Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 24 20:53:27 2022
| Host         : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -pb base_wrapper_timing_summary_routed.pb -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0               100549        0.010        0.000                      0               100484        1.101        0.000                       0                 40902  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
base_i/clk_wiz_0/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  cam_xclk_base_clk_wiz_0_0      {0.000 20.833}       41.665          24.001          
  camif_xclk_base_clk_wiz_0_0    {0.000 5.208}        10.416          96.004          
  clkfbout_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  isp_pclk_base_clk_wiz_0_0      {0.000 4.167}        8.333           120.005         
  lcd_clk_base_clk_wiz_0_0       {0.000 14.999}       29.999          33.335          
base_i/clk_wiz_1/inst/clk_in1    {0.000 4.167}        8.333           120.005         
  clkfbout_base_clk_wiz_1_0_1    {0.000 16.666}       33.332          30.001          
  dvi_clk_base_clk_wiz_1_0_1     {0.000 6.734}        13.467          74.253          
  dvi_clk_x5_base_clk_wiz_1_0_1  {0.000 1.347}        2.693           371.265         
cam_pclk                         {0.000 5.208}        10.416          96.006          
clk_fpga_0                       {0.000 4.167}        8.333           120.005         
clk_fpga_1                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  cam_xclk_base_clk_wiz_0_0                                                                                                                                                       40.073        0.000                       0                     2  
  camif_xclk_base_clk_wiz_0_0          4.626        0.000                      0                  541        0.105        0.000                      0                  541        4.708        0.000                       0                   297  
  clkfbout_base_clk_wiz_0_0                                                                                                                                                        6.741        0.000                       0                     3  
  isp_pclk_base_clk_wiz_0_0            0.588        0.000                      0                21042        0.010        0.000                      0                21042        3.312        0.000                       0                 16222  
  lcd_clk_base_clk_wiz_0_0            24.771        0.000                      0                  750        0.120        0.000                      0                  750       14.499        0.000                       0                   386  
base_i/clk_wiz_1/inst/clk_in1                                                                                                                                                      2.167        0.000                       0                     1  
  clkfbout_base_clk_wiz_1_0_1                                                                                                                                                     31.740        0.000                       0                     3  
  dvi_clk_base_clk_wiz_1_0_1           8.245        0.000                      0                  968        0.120        0.000                      0                  968        6.234        0.000                       0                   547  
  dvi_clk_x5_base_clk_wiz_1_0_1                                                                                                                                                    1.101        0.000                       0                    10  
cam_pclk                               4.657        0.000                      0                  494        0.264        0.000                      0                  494        4.708        0.000                       0                   269  
clk_fpga_0                             1.836        0.000                      0                55897        0.032        0.000                      0                55897        3.036        0.000                       0                 19972  
clk_fpga_1                             7.191        0.000                      0                 7877        0.095        0.000                      0                 7877        9.146        0.000                       0                  3474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                  lcd_clk_base_clk_wiz_0_0          7.190        0.000                      0                   21                                                                        
clk_fpga_0                  dvi_clk_base_clk_wiz_1_0_1        7.236        0.000                      0                   23                                                                        
lcd_clk_base_clk_wiz_0_0    clk_fpga_0                       28.783        0.000                      0                   10                                                                        
dvi_clk_base_clk_wiz_1_0_1  clk_fpga_0                       11.972        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           dvi_clk_base_clk_wiz_1_0_1  dvi_clk_base_clk_wiz_1_0_1       11.062        0.000                      0                   44        0.486        0.000                      0                   44  
**async_default**           isp_pclk_base_clk_wiz_0_0   isp_pclk_base_clk_wiz_0_0         1.237        0.000                      0                13697        0.264        0.000                      0                13697  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_0/inst/clk_in1
  To Clock:  base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  cam_xclk_base_clk_wiz_0_0
  To Clock:  cam_xclk_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.665
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         41.665      40.073     BUFGCTRL_X0Y3    base_i/clk_wiz_0/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.665      40.416     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.665      171.695    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  camif_xclk_base_clk_wiz_0_0
  To Clock:  camif_xclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.694ns (13.922%)  route 4.291ns (86.078%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.859 - 10.416 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.885     3.985    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDRE (Prop_fdre_C_Q)         0.379     4.364 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.221     5.585    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X74Y6          LUT2 (Prop_lut2_I0_O)        0.105     5.690 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.353     6.043    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X74Y6          LUT4 (Prop_lut4_I3_O)        0.105     6.148 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.694     6.842    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y4          LUT4 (Prop_lut4_I0_O)        0.105     6.947 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          2.022     8.970    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.623    13.859    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.280    14.139    
                         clock uncertainty           -0.067    14.071    
    RAMB18_X3Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    13.595    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.694ns (14.282%)  route 4.165ns (85.718%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.859 - 10.416 ) 
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.885     3.985    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDRE (Prop_fdre_C_Q)         0.379     4.364 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.221     5.585    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X74Y6          LUT2 (Prop_lut2_I0_O)        0.105     5.690 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.353     6.043    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X74Y6          LUT4 (Prop_lut4_I3_O)        0.105     6.148 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.694     6.842    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y4          LUT4 (Prop_lut4_I0_O)        0.105     6.947 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.897     8.844    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.623    13.859    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.280    14.139    
                         clock uncertainty           -0.067    14.071    
    RAMB18_X3Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.684    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 13.135 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052     8.168    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    13.135    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.280    13.415    
                         clock uncertainty           -0.067    13.348    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    13.212    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 13.135 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052     8.168    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    13.135    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism              0.280    13.415    
                         clock uncertainty           -0.067    13.348    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    13.212    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 13.135 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052     8.168    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    13.135    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism              0.280    13.415    
                         clock uncertainty           -0.067    13.348    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    13.212    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 13.135 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052     8.168    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    13.135    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                         clock pessimism              0.280    13.415    
                         clock uncertainty           -0.067    13.348    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    13.212    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 13.208 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942     8.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    13.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
                         clock pessimism              0.280    13.488    
                         clock uncertainty           -0.067    13.421    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    13.285    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 13.208 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942     8.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    13.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/C
                         clock pessimism              0.280    13.488    
                         clock uncertainty           -0.067    13.421    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    13.285    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 13.208 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942     8.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    13.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/C
                         clock pessimism              0.280    13.488    
                         clock uncertainty           -0.067    13.421    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    13.285    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (camif_xclk_base_clk_wiz_0_0 rise@10.416ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 13.208 - 10.416 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.992     1.994    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.105     2.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     3.751    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     4.099 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     6.874    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     7.116 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942     8.058    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                     10.416    10.416 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.416 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    11.766    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     8.915 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    10.341    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.418 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.733    12.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.084    12.236 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    13.208    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/C
                         clock pessimism              0.280    13.488    
                         clock uncertainty           -0.067    13.421    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    13.285    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  5.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.226ns (12.871%)  route 1.530ns (87.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDCE (Prop_fdce_C_Q)         0.128     0.715 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_vsync_reg/Q
                         net (fo=1, routed)           1.530     2.245    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_vsync
    SLICE_X76Y10         LUT3 (Prop_lut3_I0_O)        0.098     2.343 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_vsync_i_1/O
                         net (fo=1, routed)           0.000     2.343    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_0
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.952     2.131    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                         clock pessimism              0.000     2.131    
    SLICE_X76Y10         FDCE (Hold_fdce_C_D)         0.107     2.238    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.192ns (10.487%)  route 1.639ns (89.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.639     2.366    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X81Y9          LUT4 (Prop_lut4_I0_O)        0.051     2.417 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[3]_i_1/O
                         net (fo=1, routed)           0.000     2.417    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_6
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.107     2.254    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.186ns (10.193%)  route 1.639ns (89.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.639     2.366    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X81Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.411 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[2]_i_1/O
                         net (fo=1, routed)           0.000     2.411    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_7
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.092     2.239    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.185ns (9.951%)  route 1.674ns (90.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.674     2.402    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X81Y9          LUT4 (Prop_lut4_I0_O)        0.044     2.446 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[4]_i_1/O
                         net (fo=1, routed)           0.000     2.446    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_5
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.107     2.254    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.185ns (9.922%)  route 1.680ns (90.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.680     2.407    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X81Y9          LUT4 (Prop_lut4_I1_O)        0.044     2.451 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[7]_i_1/O
                         net (fo=1, routed)           0.000     2.451    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_2
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.107     2.254    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.186ns (9.999%)  route 1.674ns (90.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/Q
                         net (fo=9, routed)           1.674     2.402    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/gen_href
    SLICE_X81Y9          LUT4 (Prop_lut4_I0_O)        0.045     2.447 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[0]_i_1/O
                         net (fo=1, routed)           0.000     2.447    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_9
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.091     2.238    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.186ns (9.970%)  route 1.680ns (90.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data_reg[7]/Q
                         net (fo=8, routed)           1.680     2.407    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/raw_data[7]
    SLICE_X81Y9          LUT4 (Prop_lut4_I1_O)        0.045     2.452 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/out_raw[5]_i_1/O
                         net (fo=1, routed)           0.000     2.452    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator_n_4
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.967     2.147    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X81Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]/C
                         clock pessimism              0.000     2.147    
    SLICE_X81Y9          FDCE (Hold_fdce_C_D)         0.092     2.239    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_raw_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.719%)  route 0.099ns (30.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X76Y7          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y7          FDCE (Prop_fdce_C_Q)         0.128     0.715 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[6]/Q
                         net (fo=9, routed)           0.099     0.813    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg_n_0_[6]
    SLICE_X76Y7          LUT6 (Prop_lut6_I3_O)        0.099     0.912 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt[7]_i_1_n_0
    SLICE_X76Y7          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.854     0.856    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X76Y7          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X76Y7          FDCE (Hold_fdce_C_D)         0.092     0.679    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/line_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/pix_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.378%)  route 0.176ns (48.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.585     0.587    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y9          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/pix_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDCE (Prop_fdce_C_Q)         0.141     0.728 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/pix_cnt_reg[11]/Q
                         net (fo=11, routed)          0.176     0.904    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/pix_cnt[11]
    SLICE_X74Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.949 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_i_1/O
                         net (fo=1, routed)           0.000     0.949    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href0
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.852     0.854    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/cam_xclk
    SLICE_X74Y8          FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg/C
                         clock pessimism             -0.251     0.603    
    SLICE_X74Y8          FDCE (Hold_fdce_C_D)         0.091     0.694    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_colorbar_timing_generator/dvp_href_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by camif_xclk_base_clk_wiz_0_0  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             camif_xclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (camif_xclk_base_clk_wiz_0_0 rise@0.000ns - camif_xclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          0.803     0.805    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.850 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.557     1.407    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     1.571 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.124     1.694    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.804 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_5
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock camif_xclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/camif_xclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=27, routed)          1.121     1.123    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_xclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I2_O)        0.056     1.179 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.632     1.811    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism             -0.404     1.407    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134     1.541    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camif_xclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X4Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.416      8.824      BUFGCTRL_X0Y5    base_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.416      9.167      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X75Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y2      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X75Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.416      202.944    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y5      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1      base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_0_0
  To Clock:  clkfbout_base_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.333       6.741      BUFGCTRL_X0Y6    base_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 3.813ns (55.107%)  route 3.106ns (44.893%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.628 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.628    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.893 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[1]
                         net (fo=3, routed)           0.856     8.749    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[1]
    SLICE_X31Y77         LUT3 (Prop_lut3_I0_O)        0.250     8.999 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__3/O
                         net (fo=1, routed)           0.708     9.707    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_36__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 3.619ns (52.498%)  route 3.275ns (47.503%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.692 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/O[3]
                         net (fo=3, routed)           0.570     8.262    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_36[3]
    SLICE_X33Y95         LUT3 (Prop_lut3_I0_O)        0.257     8.519 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_42__3/O
                         net (fo=1, routed)           1.162     9.681    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_42__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 3.717ns (54.099%)  route 3.154ns (45.901%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.790 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[3]
                         net (fo=3, routed)           0.700     8.490    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_35[3]
    SLICE_X34Y82         LUT3 (Prop_lut3_I0_O)        0.257     8.747 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_38__3/O
                         net (fo=1, routed)           0.912     9.658    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_38__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 3.767ns (55.123%)  route 3.067ns (44.877%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 10.531 - 8.333 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.955     1.957    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.105     2.062 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.716     2.778    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y18         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     4.903 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.825     5.727    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[0]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.735     6.567    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X30Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.061 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.061    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.161 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.261 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.361 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.561 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.561    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.661 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.661    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.860 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[2]
                         net (fo=3, routed)           0.515     8.376    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_9[2]
    SLICE_X26Y94         LUT3 (Prop_lut3_I2_O)        0.244     8.620 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_24__0/O
                         net (fo=1, routed)           0.992     9.612    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_24__0_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.587     9.922    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.084    10.006 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.525    10.531    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.531    
                         clock uncertainty           -0.065    10.466    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.214    10.252    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 3.826ns (56.274%)  route 2.973ns (43.726%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 10.531 - 8.333 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.955     1.957    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pclk
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.105     2.062 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_i_1/O
                         net (fo=2, routed)           0.716     2.778    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/pong_clk
    RAMB36_X2Y18         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     4.903 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/DOBDO[0]
                         net (fo=4, routed)           0.825     5.727    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg_0[0]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     5.832 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/_carry_i_1/O
                         net (fo=1, routed)           0.735     6.567    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram_n_38
    SLICE_X30Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     7.061 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.061    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.161 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__0_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.261 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__1_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.361 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.361    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__2_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.461 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.461    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__3_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.561 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.561    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__4_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.661 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.661    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__5_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.918 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/_carry__6/O[1]
                         net (fo=3, routed)           0.469     8.387    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_9[1]
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.245     8.632 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_25__0/O
                         net (fo=1, routed)           0.945     9.577    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_25__0_n_0
    RAMB36_X2Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.587     9.922    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/pclk
    SLICE_X38Y89         LUT3 (Prop_lut3_I2_O)        0.084    10.006 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg_i_1__0/O
                         net (fo=2, routed)           0.525    10.531    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/ping_clk
    RAMB36_X2Y17         RAMB36E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.531    
                         clock uncertainty           -0.065    10.466    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.214    10.252    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.252    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 3.629ns (53.199%)  route 3.193ns (46.801%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.710 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[0]
                         net (fo=3, routed)           0.840     8.550    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_35[0]
    SLICE_X26Y78         LUT3 (Prop_lut3_I0_O)        0.249     8.799 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_41__3/O
                         net (fo=1, routed)           0.810     9.609    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_41__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 3.751ns (55.091%)  route 3.058ns (44.909%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.628 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.628    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.828 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[2]
                         net (fo=3, routed)           0.383     8.211    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.253     8.464 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_35__3/O
                         net (fo=1, routed)           1.133     9.596    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_35__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 3.555ns (49.248%)  route 3.664ns (50.752%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 10.805 - 8.333 ) 
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       2.022     2.024    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pclk
    SLICE_X56Y103        LUT3 (Prop_lut3_I0_O)        0.105     2.129 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg_i_1__3/O
                         net (fo=2, routed)           0.470     2.599    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/pong_clk
    RAMB18_X3Y41         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y41         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.724 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           1.042     5.767    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/DOADO[0]
    SLICE_X50Y99         LUT5 (Prop_lut5_I2_O)        0.105     5.872 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/_carry_i_1__1/O
                         net (fo=1, routed)           0.646     6.518    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram_n_1
    SLICE_X49Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.998 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.998    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.096 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.096    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.194 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.194    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.292 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.292    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.390 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__3_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.590 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/_carry__4/O[2]
                         net (fo=3, routed)           0.672     8.262    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_4[2]
    SLICE_X55Y103        LUT3 (Prop_lut3_I0_O)        0.253     8.515 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_43__2/O
                         net (fo=1, routed)           1.303     9.818    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_43__2_n_0
    RAMB18_X3Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.902    10.237    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/pclk
    SLICE_X56Y103        LUT3 (Prop_lut3_I2_O)        0.084    10.321 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.484    10.805    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/ping_clk
    RAMB18_X3Y40         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.805    
                         clock uncertainty           -0.065    10.740    
    RAMB18_X3Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.214    10.526    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 3.653ns (53.775%)  route 3.140ns (46.225%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.730 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/O[2]
                         net (fo=3, routed)           0.914     8.643    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_35[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I0_O)        0.253     8.896 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_39__3/O
                         net (fo=1, routed)           0.684     9.581    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_39__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 3.727ns (54.880%)  route 3.064ns (45.120%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.574 - 8.333 ) 
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.960     1.962    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pclk
    SLICE_X27Y78         LUT3 (Prop_lut3_I0_O)        0.105     2.067 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg_i_1__5/O
                         net (fo=2, routed)           0.720     2.788    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_clk
    RAMB18_X2Y32         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     4.913 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/DOADO[0]
                         net (fo=4, routed)           0.947     5.859    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/pong_rdata[0]
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.105     5.964 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/_carry_i_1__2/O
                         net (fo=1, routed)           0.595     6.560    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram_n_32
    SLICE_X33Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     7.040 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.040    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry_n_0
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.138 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.138    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__0_n_0
    SLICE_X33Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.236 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__1_n_0
    SLICE_X33Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.334 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.334    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__2_n_0
    SLICE_X33Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.432 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.432    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__3_n_0
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.530 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__4_n_0
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.628 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.628    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__5_n_0
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.808 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/_carry__6/O[0]
                         net (fo=3, routed)           0.357     8.165    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/O[0]
    SLICE_X33Y95         LUT3 (Prop_lut3_I0_O)        0.249     8.414 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_37__3/O
                         net (fo=1, routed)           1.165     9.579    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_37__3_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.591     9.926    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/pclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.084    10.010 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.564    10.574    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.574    
                         clock uncertainty           -0.065    10.509    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.214    10.295    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.184ns (13.420%)  route 1.187ns (86.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.599     0.601    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X97Y26         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[6]/Q
                         net (fo=5, routed)           1.187     1.929    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[6]
    SLICE_X95Y25         LUT2 (Prop_lut2_I1_O)        0.043     1.972 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.972    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[6]_i_1_n_0
    SLICE_X95Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.641     1.855    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X95Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]/C
                         clock pessimism              0.000     1.855    
    SLICE_X95Y25         FDCE (Hold_fdce_C_D)         0.107     1.962    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.250ns (18.928%)  route 1.071ns (81.072%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.600     0.602    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X99Y23         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y23         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_w_reg[7]/Q
                         net (fo=3, routed)           1.071     1.813    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[11]_0[7]
    SLICE_X98Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_6/O
                         net (fo=1, routed)           0.000     1.858    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[7]_i_6_n_0
    SLICE_X98Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.922 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]_i_1_n_4
    SLICE_X98Y23         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.553     1.766    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X98Y23         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/C
                         clock pessimism              0.000     1.766    
    SLICE_X98Y23         FDCE (Hold_fdce_C_D)         0.134     1.900    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.141ns (11.239%)  route 1.114ns (88.761%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.582     0.584    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X89Y17         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[21]/Q
                         net (fo=1, routed)           1.114     1.838    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[23]_0[21]
    SLICE_X91Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.527     1.740    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X91Y16         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[21]/C
                         clock pessimism              0.000     1.740    
    SLICE_X91Y16         FDCE (Hold_fdce_C_D)         0.071     1.811    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.191%)  route 0.208ns (52.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.639     0.641    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X44Y109        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg[8]/Q
                         net (fo=1, routed)           0.208     0.990    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_reg_n_0_[8]
    SLICE_X51Y109        LUT6 (Prop_lut6_I0_O)        0.045     1.035 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.035    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1[8]_i_1_n_0
    SLICE_X51Y109        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.907     0.909    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/pclk
    SLICE_X51Y109        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1_reg[8]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X51Y109        FDCE (Hold_fdce_C_D)         0.092     0.992    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/data_b_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p5_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.377%)  route 0.127ns (43.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.668     0.670    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X82Y100        FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDCE (Prop_fdce_C_Q)         0.164     0.834 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p5_reg[3]/Q
                         net (fo=12, routed)          0.127     0.961    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p32[3]
    SLICE_X82Y99         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.855     0.857    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/pclk
    SLICE_X82Y99         FDCE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[3]/C
                         clock pessimism             -0.005     0.852    
    SLICE_X82Y99         FDCE (Hold_fdce_C_D)         0.063     0.915    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.208ns (14.780%)  route 1.199ns (85.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.599     0.601    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X100Y25        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDRE (Prop_fdre_C_Q)         0.164     0.765 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_y_reg[10]/Q
                         net (fo=5, routed)           1.199     1.964    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]_0[10]
    SLICE_X95Y25         LUT2 (Prop_lut2_I1_O)        0.044     2.008 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[10]_i_1/O
                         net (fo=1, routed)           0.000     2.008    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r[10]_i_1_n_0
    SLICE_X95Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.641     1.855    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X95Y25         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]/C
                         clock pessimism              0.000     1.855    
    SLICE_X95Y25         FDCE (Hold_fdce_C_D)         0.107     1.962    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y0_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.141ns (12.000%)  route 1.034ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.580     0.582    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y58         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_rgb_fg_reg[22]/Q
                         net (fo=1, routed)           1.034     1.757    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[23]_0[22]
    SLICE_X64Y59         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.663     1.642    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X64Y59         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[22]/C
                         clock pessimism              0.000     1.642    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.063     1.705    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/color_fg_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.273ns (18.969%)  route 1.166ns (81.031%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.598     0.600    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X96Y24         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y24         FDRE (Prop_fdre_C_Q)         0.164     0.764 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[3]/Q
                         net (fo=4, routed)           1.166     1.930    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]_0[3]
    SLICE_X98Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.975 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[3]_i_6/O
                         net (fo=1, routed)           0.000     1.975    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r[3]_i_6_n_0
    SLICE_X98Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.039 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]_i_1_n_4
    SLICE_X98Y22         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.638     1.852    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X98Y22         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/C
                         clock pessimism              0.000     1.852    
    SLICE_X98Y22         FDCE (Hold_fdce_C_D)         0.134     1.986    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.173%)  route 1.226ns (86.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.599     0.601    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X99Y25         FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y25         FDRE (Prop_fdre_C_Q)         0.141     0.742 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_x_reg[4]/Q
                         net (fo=4, routed)           1.226     1.968    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[10]_0[4]
    SLICE_X99Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.013 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r[4]_i_1/O
                         net (fo=1, routed)           0.000     2.013    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r[4]_i_1_n_0
    SLICE_X99Y22         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.155     1.157    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X92Y19         LUT3 (Prop_lut3_I2_O)        0.056     1.213 r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=564, routed)         0.638     1.852    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X99Y22         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[4]/C
                         clock pessimism              0.000     1.852    
    SLICE_X99Y22         FDCE (Hold_fdce_C_D)         0.107     1.959    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x0_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             isp_pclk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.275ns (24.544%)  route 0.845ns (75.456%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.550     0.552    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X50Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_h_reg[1]/Q
                         net (fo=3, routed)           0.845     1.561    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[10]_0[1]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.606 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_8/O
                         net (fo=1, routed)           0.000     1.606    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r[3]_i_8_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.672 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.672    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[3]_i_1_n_6
    SLICE_X50Y65         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.503     1.482    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X50Y65         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[1]/C
                         clock pessimism              0.000     1.482    
    SLICE_X50Y65         FDCE (Hold_fdce_C_D)         0.134     1.616    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_y1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         isp_pclk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y17     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y19     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y18     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y16     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y23     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_map_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y32     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB18_X5Y32     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y8      base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y10     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y12     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[16]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[17]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[18]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[19]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[20]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[21]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[22]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y60     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[23]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X62Y64     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X58Y59     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/data_t3_reg[0]_srl3_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_osd_i0_data_t3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X104Y11    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/vsync_r_reg[1]_srl2_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_yuv2rgb_i0_href_r_reg_c_35/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y85     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_49/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X66Y85     base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_50/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X100Y58    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][2]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X92Y67     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][3]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X100Y58    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[28][4]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X100Y58    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[29][2]_srl1_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X92Y67     base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[29][3]_srl1_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_28/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.166       3.312      SLICE_X100Y58    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_addr_3_reg[29][4]_srl1_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_28/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.166       3.312      SLICE_X100Y56    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_runn_3_reg[29]_srl32_inst_xil_vip_v1_0_S00_AXI_inst_vip_top_i0_hist_equ_i0_hist_sum_addr_3_reg_c_27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       24.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.771ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.154ns (22.931%)  route 3.879ns (77.069%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 31.308 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.549     1.551    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.285 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.093     4.378    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X85Y13         LUT6 (Prop_lut6_I1_O)        0.105     4.483 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25/O
                         net (fo=1, routed)           0.343     4.825    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25_n_0
    SLICE_X85Y13         LUT6 (Prop_lut6_I5_O)        0.105     4.930 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.731     5.662    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X86Y13         LUT6 (Prop_lut6_I2_O)        0.105     5.767 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6/O
                         net (fo=1, routed)           0.711     6.478    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_6_n_0
    SLICE_X87Y13         LUT6 (Prop_lut6_I4_O)        0.105     6.583 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.583    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_1_n_0
    SLICE_X87Y13         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.307    31.308    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X87Y13         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.096    31.404    
                         clock uncertainty           -0.079    31.325    
    SLICE_X87Y13         FDRE (Setup_fdre_C_D)        0.030    31.355    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         31.355    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                 24.771    

Slack (MET) :             25.410ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.589ns (14.225%)  route 3.552ns (85.775%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 31.386 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          1.297     5.606    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.385    31.386    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.096    31.482    
                         clock uncertainty           -0.079    31.403    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    31.016    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         31.016    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 25.410    

Slack (MET) :             25.416ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 1.154ns (26.298%)  route 3.234ns (73.702%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 31.308 - 29.999 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.549     1.551    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.734     2.285 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[25]
                         net (fo=13, routed)          2.093     4.378    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/dout[1]
    SLICE_X85Y13         LUT6 (Prop_lut6_I1_O)        0.105     4.483 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25/O
                         net (fo=1, routed)           0.343     4.825    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_25_n_0
    SLICE_X85Y13         LUT6 (Prop_lut6_I5_O)        0.105     4.930 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12/O
                         net (fo=2, routed)           0.485     5.415    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_12_n_0
    SLICE_X86Y13         LUT6 (Prop_lut6_I0_O)        0.105     5.520 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.314     5.834    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_5_n_0
    SLICE_X89Y13         LUT5 (Prop_lut5_I4_O)        0.105     5.939 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.939    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.307    31.308    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.096    31.404    
                         clock uncertainty           -0.079    31.325    
    SLICE_X89Y13         FDSE (Setup_fdse_C_D)        0.030    31.355    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.355    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                 25.416    

Slack (MET) :             25.616ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.853ns (19.944%)  route 3.424ns (80.056%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 31.308 - 29.999 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.460     1.462    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X82Y15         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y15         FDRE (Prop_fdre_C_Q)         0.433     1.895 f  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/Q
                         net (fo=2, routed)           0.919     2.814    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg__0[31]
    SLICE_X83Y15         LUT6 (Prop_lut6_I1_O)        0.105     2.919 f  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_19/O
                         net (fo=1, routed)           0.672     3.591    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_19_n_0
    SLICE_X83Y13         LUT6 (Prop_lut6_I5_O)        0.105     3.696 f  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_10/O
                         net (fo=1, routed)           0.801     4.498    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_10_n_0
    SLICE_X83Y11         LUT3 (Prop_lut3_I2_O)        0.105     4.603 f  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           1.031     5.634    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[3]_i_4_n_0
    SLICE_X88Y13         LUT5 (Prop_lut5_I3_O)        0.105     5.739 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.739    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X88Y13         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.307    31.308    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X88Y13         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.096    31.404    
                         clock uncertainty           -0.079    31.325    
    SLICE_X88Y13         FDRE (Setup_fdre_C_D)        0.030    31.355    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         31.355    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 25.616    

Slack (MET) :             25.692ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.799ns (19.057%)  route 3.394ns (80.943%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 31.301 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.363     4.672    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X84Y28         LUT6 (Prop_lut6_I3_O)        0.105     4.777 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1/O
                         net (fo=3, routed)           0.776     5.553    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__1_n_0
    SLICE_X83Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.658 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.658    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_1__1_n_0
    SLICE_X83Y29         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.300    31.301    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X83Y29         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.096    31.397    
                         clock uncertainty           -0.079    31.318    
    SLICE_X83Y29         FDRE (Setup_fdre_C_D)        0.032    31.350    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         31.350    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 25.692    

Slack (MET) :             25.952ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.589ns (15.663%)  route 3.172ns (84.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 31.297 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.917     5.226    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.296    31.297    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.096    31.393    
                         clock uncertainty           -0.079    31.314    
    SLICE_X86Y25         FDRE (Setup_fdre_C_CE)      -0.136    31.178    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         31.178    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 25.952    

Slack (MET) :             25.952ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.589ns (15.663%)  route 3.172ns (84.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 31.297 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.917     5.226    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.296    31.297    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.096    31.393    
                         clock uncertainty           -0.079    31.314    
    SLICE_X86Y25         FDRE (Setup_fdre_C_CE)      -0.136    31.178    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         31.178    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 25.952    

Slack (MET) :             25.952ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.589ns (15.663%)  route 3.172ns (84.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 31.297 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.917     5.226    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.296    31.297    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.096    31.393    
                         clock uncertainty           -0.079    31.314    
    SLICE_X86Y25         FDRE (Setup_fdre_C_CE)      -0.136    31.178    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         31.178    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 25.952    

Slack (MET) :             25.952ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.589ns (15.663%)  route 3.172ns (84.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 31.297 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.917     5.226    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.296    31.297    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X86Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.096    31.393    
                         clock uncertainty           -0.079    31.314    
    SLICE_X86Y25         FDRE (Setup_fdre_C_CE)      -0.136    31.178    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         31.178    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                 25.952    

Slack (MET) :             25.953ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (lcd_clk_base_clk_wiz_0_0 rise@29.999ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.589ns (15.658%)  route 3.173ns (84.342%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 31.299 - 29.999 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.463     1.465    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vid_io_out_clk
    SLICE_X89Y13         FDSE                                         r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDSE (Prop_fdse_C_Q)         0.379     1.844 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.219     3.063    base_i/v_axi4s_vid_out_1/inst/SYNC_INST/state[0]
    SLICE_X87Y14         LUT5 (Prop_lut5_I4_O)        0.105     3.168 r  base_i/v_axi4s_vid_out_1/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=35, routed)          1.036     4.203    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X83Y29         LUT4 (Prop_lut4_I2_O)        0.105     4.308 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.918     5.227    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X82Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                     29.999    29.999 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    29.999 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350    31.349    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.851    28.497 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.426    29.924    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    30.001 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         1.298    31.299    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X82Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.096    31.395    
                         clock uncertainty           -0.079    31.316    
    SLICE_X82Y27         FDRE (Setup_fdre_C_CE)      -0.136    31.180    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         31.180    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 25.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.602     0.604    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.800    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.869     0.871    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.604    
    SLICE_X91Y30         FDRE (Hold_fdre_C_D)         0.076     0.680    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.600     0.602    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141     0.743 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.798    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X91Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.866     0.868    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.266     0.602    
    SLICE_X91Y27         FDRE (Hold_fdre_C_D)         0.075     0.677    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.582     0.584    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X87Y17         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.780    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X87Y17         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.848     0.850    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X87Y17         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.266     0.584    
    SLICE_X87Y17         FDRE (Hold_fdre_C_D)         0.075     0.659    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.575     0.577    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y24         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.773    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X89Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.840     0.842    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.265     0.577    
    SLICE_X89Y24         FDRE (Hold_fdre_C_D)         0.075     0.652    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.576     0.578    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X87Y23         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y23         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.774    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X87Y23         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.841     0.843    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X87Y23         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.265     0.578    
    SLICE_X87Y23         FDRE (Hold_fdre_C_D)         0.075     0.653    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.578     0.580    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y20         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.776    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X83Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.845     0.847    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X83Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.580    
    SLICE_X83Y20         FDRE (Hold_fdre_C_D)         0.075     0.655    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.597     0.599    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.795    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.863     0.865    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.266     0.599    
    SLICE_X91Y24         FDRE (Hold_fdre_C_D)         0.075     0.674    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.598     0.600    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.796    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X91Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.864     0.866    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.266     0.600    
    SLICE_X91Y26         FDRE (Hold_fdre_C_D)         0.075     0.675    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.597     0.599    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y25         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.795    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X91Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.863     0.865    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.266     0.599    
    SLICE_X91Y25         FDRE (Hold_fdre_C_D)         0.075     0.674    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lcd_clk_base_clk_wiz_0_0 rise@0.000ns - lcd_clk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.602     0.604    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y30         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.800    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lcd_clk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/lcd_clk_base_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=385, routed)         0.869     0.871    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.604    
    SLICE_X91Y30         FDRE (Hold_fdre_C_D)         0.075     0.679    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lcd_clk_base_clk_wiz_0_0
Waveform(ns):       { 0.000 14.999 }
Period(ns):         29.999
Sources:            { base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         29.999      27.829     RAMB36_X4Y6      base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         29.999      28.406     BUFGCTRL_X0Y1    base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         29.999      28.750     MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/C
Min Period        n/a     FDSE/C              n/a            1.000         29.999      28.999     SLICE_X82Y8      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         29.999      28.999     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       29.999      183.361    MMCME2_ADV_X0Y0  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X82Y8      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X85Y12     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X84Y12     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X84Y12     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X85Y12     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X84Y12     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_sof_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y15     base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[31]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X82Y8      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         14.999      14.499     SLICE_X82Y8      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         14.999      14.499     SLICE_X82Y9      base_i/v_axi4s_vid_out_1/inst/SYNC_INST/vtg_lag_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  base_i/clk_wiz_1/inst/clk_in1
  To Clock:  base_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.333       91.667     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.167       2.167      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_base_clk_wiz_1_0_1
  To Clock:  clkfbout_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 16.666 }
Period(ns):         33.332
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         33.332      31.740     BUFGCTRL_X0Y7    base_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         33.332      32.083     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       33.332      66.668     MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       33.332      180.028    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.589ns (12.330%)  route 4.188ns (87.670%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.287     6.519    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y100        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.589ns (12.330%)  route 4.188ns (87.670%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.287     6.519    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y100        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.589ns (12.330%)  route 4.188ns (87.670%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.287     6.519    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y100        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.245ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.589ns (12.330%)  route 4.188ns (87.670%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.287     6.519    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y100        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y100        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.245    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.589ns (12.615%)  route 4.080ns (87.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.179     6.411    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y101        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.589ns (12.615%)  route 4.080ns (87.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.179     6.411    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y101        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.589ns (12.615%)  route 4.080ns (87.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.179     6.411    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y101        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.589ns (12.615%)  route 4.080ns (87.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          1.823     5.127    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X101Y100       LUT4 (Prop_lut4_I2_O)        0.105     5.232 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=25, routed)          1.179     6.411    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y101        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y101        FDRE (Setup_fdre_C_CE)      -0.168    14.763    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.392ns (29.091%)  route 3.393ns (70.909%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          2.315     5.619    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X89Y100        LUT5 (Prop_lut5_I1_O)        0.105     5.724 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     5.724    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.164 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.164    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.262 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.262    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.527 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.527    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_6
    SLICE_X89Y102        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y102        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)        0.059    14.990    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.387ns (29.017%)  route 3.393ns (70.983%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 14.920 - 13.467 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.740     1.742    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/vid_io_out_clk
    SLICE_X111Y115       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.379     2.121 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          1.078     3.199    base_i/v_axi4s_vid_out_2/inst/SYNC_INST/state[3]
    SLICE_X109Y115       LUT5 (Prop_lut5_I3_O)        0.105     3.304 r  base_i/v_axi4s_vid_out_2/inst/SYNC_INST/in_data_mux[23]_i_1/O
                         net (fo=33, routed)          2.315     5.619    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X89Y100        LUT5 (Prop_lut5_I1_O)        0.105     5.724 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3/O
                         net (fo=1, routed)           0.000     5.724    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_2__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.164 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.164    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.262 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.262    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_0
    SLICE_X89Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.522 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.522    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_4
    SLICE_X89Y102        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.451    14.920    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X89Y102        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                         clock pessimism              0.111    15.031    
                         clock uncertainty           -0.100    14.931    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)        0.059    14.990    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  8.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.918    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.276     0.722    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.076     0.798    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.918    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X113Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.276     0.722    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.076     0.798    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y106       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.918    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y106       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X113Y106       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.276     0.722    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.075     0.797    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y105       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.274     0.694    
    SLICE_X101Y105       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.690     0.692    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y106        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y106        FDRE (Prop_fdre_C_Q)         0.141     0.833 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     0.888    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][11]
    SLICE_X93Y106        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.964     0.966    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y106        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.274     0.692    
    SLICE_X93Y106        FDRE (Hold_fdre_C_D)         0.075     0.767    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.611     0.613    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y99        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y99        FDRE (Prop_fdre_C_Q)         0.141     0.754 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.809    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X101Y99        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.881     0.883    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y99        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.270     0.613    
    SLICE_X101Y99        FDRE (Hold_fdre_C_D)         0.075     0.688    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.692     0.694    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y103       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.890    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.966     0.968    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y103       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.274     0.694    
    SLICE_X101Y103       FDRE (Hold_fdre_C_D)         0.075     0.769    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.611     0.613    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y98        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y98        FDRE (Prop_fdre_C_Q)         0.141     0.754 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.809    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X101Y98        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.881     0.883    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X101Y98        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.270     0.613    
    SLICE_X101Y98        FDRE (Hold_fdre_C_D)         0.075     0.688    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.720     0.722    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.918    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.996     0.998    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.276     0.722    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.075     0.797    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.718     0.720    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y109       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.916    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X107Y109       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.992     0.994    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X107Y109       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.274     0.720    
    SLICE_X107Y109       FDRE (Hold_fdre_C_D)         0.075     0.795    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.467
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB36_X5Y19     base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.467      11.297     RAMB18_X5Y40     base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.467      11.875     BUFGCTRL_X0Y0    base_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.467      11.996     OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y105   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y108   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y105   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y105   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y108   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y105   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y100   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y100   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.734       6.234      SLICE_X108Y128   base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y128   base_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y127   base_i/DVI_Transmitter_0/inst/encoder_b/n0q_m_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y128   base_i/DVI_Transmitter_0/inst/encoder_b/n1q_m_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X102Y104   base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_x5_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_x5_base_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dvi_clk_x5_base_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.693       1.101      BUFGCTRL_X0Y2    base_i/clk_wiz_1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y130    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y129    base_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y106    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y105    base_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y104    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y103    base_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y128    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.693       1.222      OLOGIC_X1Y127    base_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y0  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        4.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 0.694ns (13.922%)  route 4.291ns (86.078%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 15.746 - 10.416 ) 
    Source Clock Delay      (SCD):    6.079ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.885     6.079    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDRE (Prop_fdre_C_Q)         0.379     6.458 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.221     7.679    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X74Y6          LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.353     8.137    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X74Y6          LUT4 (Prop_lut4_I3_O)        0.105     8.242 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.694     8.936    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y4          LUT4 (Prop_lut4_I0_O)        0.105     9.041 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          2.022    11.064    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.623    15.746    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.486    16.232    
                         clock uncertainty           -0.035    16.197    
    RAMB18_X3Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.721    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         15.721    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.694ns (14.282%)  route 4.165ns (85.718%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 15.746 - 10.416 ) 
    Source Clock Delay      (SCD):    6.079ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.885     6.079    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y0          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y0          FDRE (Prop_fdre_C_Q)         0.379     6.458 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=57, routed)          1.221     7.679    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X74Y6          LUT2 (Prop_lut2_I0_O)        0.105     7.784 f  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.353     8.137    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X74Y6          LUT4 (Prop_lut4_I3_O)        0.105     8.242 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.694     8.936    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X74Y4          LUT4 (Prop_lut4_I0_O)        0.105     9.041 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=41, routed)          1.897    10.938    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.623    15.746    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y5          RAMB18E1                                     r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.486    16.232    
                         clock uncertainty           -0.035    16.197    
    RAMB18_X3Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    15.810    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         15.810    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 15.023 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052    10.262    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    15.023    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]/C
                         clock pessimism              0.486    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    15.338    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 15.023 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052    10.262    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    15.023    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]/C
                         clock pessimism              0.486    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    15.338    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 15.023 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052    10.262    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    15.023    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism              0.486    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    15.338    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.590ns (13.356%)  route 3.827ns (86.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 15.023 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          1.052    10.262    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.900    15.023    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                         clock pessimism              0.486    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X38Y67         FDCE (Setup_fdce_C_CE)      -0.136    15.338    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 15.096 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942    10.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    15.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]/C
                         clock pessimism              0.486    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    15.411    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 15.096 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942    10.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    15.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]/C
                         clock pessimism              0.486    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    15.411    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 15.096 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942    10.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    15.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]/C
                         clock pessimism              0.486    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    15.411    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (cam_pclk rise@10.416ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.590ns (13.697%)  route 3.717ns (86.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 15.096 - 10.416 ) 
    Source Clock Delay      (SCD):    5.845ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.634     4.088    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.105     4.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.652     5.845    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X76Y10         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.348     6.193 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync_reg/Q
                         net (fo=23, routed)          2.775     8.968    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_vsync
    SLICE_X43Y60         LUT2 (Prop_lut2_I0_O)        0.242     9.210 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width[15]_i_1/O
                         net (fo=64, routed)          0.942    10.152    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width0
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     10.416    10.416 r  
    T15                                               0.000    10.416 r  cam_pclk (IN)
                         net (fo=0)                   0.000    10.416    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         1.388    11.804 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.235    14.039    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.084    14.123 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.973    15.096    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y66         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]/C
                         clock pessimism              0.486    15.582    
                         clock uncertainty           -0.035    15.547    
    SLICE_X38Y66         FDCE (Setup_fdce_C_CE)      -0.136    15.411    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.557     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     2.430 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.124     2.554    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.664 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.664    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_5
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.632     2.757    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                         clock pessimism             -0.490     2.266    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134     2.400    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.407ns (70.185%)  route 0.173ns (29.815%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.643     2.353    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     2.517 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/Q
                         net (fo=2, routed)           0.173     2.690    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.880 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.880    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.933 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.933    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_7
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.806     2.931    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]/C
                         clock pessimism             -0.415     2.516    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     2.650    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.439%)  route 0.286ns (60.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.940     2.650    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X77Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDRE (Prop_fdre_C_Q)         0.141     2.791 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][7]/Q
                         net (fo=2, routed)           0.286     3.076    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[3][7]
    SLICE_X75Y4          LUT5 (Prop_lut5_I0_O)        0.045     3.121 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000     3.121    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[7]
    SLICE_X75Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.145     3.270    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X75Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.526     2.743    
    SLICE_X75Y4          FDRE (Hold_fdre_C_D)         0.092     2.835    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.192%)  route 0.328ns (63.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.851     2.561    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X76Y5          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y5          FDRE (Prop_fdre_C_Q)         0.141     2.702 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.328     3.030    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[6]
    SLICE_X72Y5          LUT2 (Prop_lut2_I1_O)        0.045     3.075 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000     3.075    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[6]
    SLICE_X72Y5          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.097     3.222    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X72Y5          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism             -0.525     2.697    
    SLICE_X72Y5          FDRE (Hold_fdre_C_D)         0.092     2.789    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.420ns (70.839%)  route 0.173ns (29.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.643     2.353    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     2.517 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]/Q
                         net (fo=2, routed)           0.173     2.690    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.880 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.880    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[8]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.946 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.946    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[12]_i_1_n_5
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.806     2.931    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[14]/C
                         clock pessimism             -0.415     2.516    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     2.650    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.861%)  route 0.293ns (61.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.945     2.655    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X77Y3          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_fdre_C_Q)         0.141     2.796 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[3][8]/Q
                         net (fo=3, routed)           0.293     3.088    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[3][8]
    SLICE_X75Y4          LUT4 (Prop_lut4_I0_O)        0.045     3.133 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[8]_INST_0/O
                         net (fo=1, routed)           0.000     3.133    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[8]
    SLICE_X75Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.145     3.270    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X75Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]/C
                         clock pessimism             -0.526     2.743    
    SLICE_X75Y4          FDRE (Hold_fdre_C_D)         0.092     2.835    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.557     2.266    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164     2.430 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]/Q
                         net (fo=2, routed)           0.124     2.554    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[30]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.700 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.700    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[28]_i_1_n_4
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.632     2.757    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y67         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]/C
                         clock pessimism             -0.490     2.266    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134     2.400    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_frame_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.800%)  route 0.366ns (72.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.617     2.326    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X40Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141     2.467 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]/Q
                         net (fo=2, routed)           0.366     2.834    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/pix_cnt_reg[13]
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.806     2.931    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X38Y63         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]/C
                         clock pessimism             -0.460     2.471    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.060     2.531    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/dvp_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_3_reg/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.129%)  route 0.249ns (63.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.940     2.650    base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X77Y4          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDRE (Prop_fdre_C_Q)         0.141     2.791 r  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gof.overflow_i_reg/Q
                         net (fo=34, routed)          0.249     3.040    base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/VID_RESET0
    SLICE_X75Y6          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         1.101     3.226    base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X75Y6          FDRE                                         r  base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_3_reg/C
                         clock pessimism             -0.483     2.743    
    SLICE_X75Y6          FDRE (Hold_fdre_C_R)        -0.018     2.725    base_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/de_3_reg
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Destination:            base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cam_pclk  {rise@0.000ns fall@5.208ns period=10.416ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.355ns (60.577%)  route 0.231ns (39.423%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.374     1.665    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.580     2.289    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y61         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     2.430 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]/Q
                         net (fo=2, routed)           0.231     2.661    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[6]
    SLICE_X41Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.706 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     2.706    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt[4]_i_3_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.821 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[4]_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.875 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.875    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]_i_1_n_7
    SLICE_X41Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cam_pclk (IN)
                         net (fo=0)                   0.000     0.000    cam_pclk
    T15                  IBUF (Prop_ibuf_I_O)         0.479     0.479 r  cam_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.590     2.069    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/cam_pclk
    SLICE_X81Y67         LUT4 (Prop_lut4_I0_O)        0.056     2.125 r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/out_pclk_INST_0/O
                         net (fo=269, routed)         0.796     2.921    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/CLK
    SLICE_X41Y62         FDCE                                         r  base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]/C
                         clock pessimism             -0.466     2.455    
    SLICE_X41Y62         FDCE (Hold_fdce_C_D)         0.105     2.560    base_i/xil_camif_0/inst/xil_camif_v1_0_S00_AXI_inst/line_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.416
Sources:            { cam_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB36_X4Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.416      8.246      RAMB18_X3Y5  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X82Y5  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X75Y5  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.416      9.416      SLICE_X74Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y6  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y6  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y6  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X76Y6  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X81Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X81Y0  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X82Y5  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y5  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y2  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X77Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X77Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X74Y1  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X75Y3  base_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.799ns (13.029%)  route 5.334ns (86.971%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.231ns = ( 10.564 - 8.333 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.463     2.542    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X67Y4          FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y4          FDRE (Prop_fdre_C_Q)         0.379     2.921 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_user_reg_out_reg[0]/Q
                         net (fo=9, routed)           1.843     4.764    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/p_96_out
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.105     4.869 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2/O
                         net (fo=4, routed)           0.248     5.117    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s2mm_tuser_fsync_top20_out
    SLICE_X25Y36         LUT6 (Prop_lut6_I2_O)        0.105     5.222 f  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_3/O
                         net (fo=2, routed)           0.321     5.543    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_user_reg_out_reg[0]_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.105     5.648 f  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sig_last_reg_out_i_3__0/O
                         net (fo=3, routed)           1.929     7.577    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tready_signal
    SLICE_X67Y3          LUT6 (Prop_lut6_I1_O)        0.105     7.682 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_dup_i_1__3/O
                         net (fo=2, routed)           0.993     8.675    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_dup_i_1__3_n_0
    SLICE_X47Y11         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.249    10.564    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X47Y11         FDRE                                         r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg/C
                         clock pessimism              0.109    10.673    
                         clock uncertainty           -0.130    10.543    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)       -0.032    10.511    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.500ns (9.114%)  route 4.986ns (90.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.698 - 8.333 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.464     2.543    base_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X72Y6          FDRE                                         r  base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y6          FDRE (Prop_fdre_C_Q)         0.379     2.922 f  base_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=30, routed)          4.573     7.495    base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_aresetn
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.121     7.616 r  base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.413     8.029    base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe
    SLICE_X1Y26          FDSE                                         r  base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.383    10.698    base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_aclk
    SLICE_X1Y26          FDSE                                         r  base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.109    10.807    
                         clock uncertainty           -0.130    10.677    
    SLICE_X1Y26          FDSE (Setup_fdse_C_S)       -0.515    10.162    base_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 0.870ns (15.102%)  route 4.891ns (84.898%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 10.701 - 8.333 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.405     2.484    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X37Y38         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.379     2.863 f  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg/Q
                         net (fo=21, routed)          1.085     3.948    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.118     4.066 f  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out[7]_i_1__2/O
                         net (fo=23, routed)          2.819     6.885    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_fifo_ainit_nosync
    SLICE_X103Y20        LUT6 (Prop_lut6_I5_O)        0.268     7.153 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup_i_1__2/O
                         net (fo=3, routed)           0.601     7.754    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt_3
    SLICE_X90Y20         LUT4 (Prop_lut4_I2_O)        0.105     7.859 r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_gate_66/O
                         net (fo=1, routed)           0.386     8.245    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1_REGCEB_cooolgate_en_sig_31
    RAMB18_X4Y8          RAMB18E1                                     r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    10.701    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y8          RAMB18E1                                     r  base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.109    10.810    
                         clock uncertainty           -0.130    10.680    
    RAMB18_X4Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    10.393    base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.393    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_status_going_full_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 0.538ns (9.622%)  route 5.054ns (90.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 10.633 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.823     8.136    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/SR[0]
    SLICE_X26Y37         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_status_going_full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.318    10.633    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X26Y37         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_status_going_full_reg/C
                         clock pessimism              0.226    10.859    
                         clock uncertainty           -0.130    10.729    
    SLICE_X26Y37         FDRE (Setup_fdre_C_R)       -0.423    10.306    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_wdc_status_going_full_reg
  -------------------------------------------------------------------
                         required time                         10.306    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.538ns (9.586%)  route 5.074ns (90.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.631 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.844     8.156    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/SR[0]
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.316    10.631    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1]/C
                         clock pessimism              0.193    10.824    
                         clock uncertainty           -0.130    10.694    
    SLICE_X17Y27         FDRE (Setup_fdre_C_R)       -0.352    10.342    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.538ns (9.586%)  route 5.074ns (90.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.631 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.844     8.156    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/SR[0]
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.316    10.631    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/C
                         clock pessimism              0.193    10.824    
                         clock uncertainty           -0.130    10.694    
    SLICE_X17Y27         FDRE (Setup_fdre_C_R)       -0.352    10.342    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.538ns (9.586%)  route 5.074ns (90.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.631 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.844     8.156    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/SR[0]
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.316    10.631    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X17Y27         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]/C
                         clock pessimism              0.193    10.824    
                         clock uncertainty           -0.130    10.694    
    SLICE_X17Y27         FDRE (Setup_fdre_C_R)       -0.352    10.342    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.342    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.761ns (14.054%)  route 4.654ns (85.946%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 10.711 - 8.333 ) 
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.492     2.571    base_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X103Y71        FDRE                                         r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.379     2.950 r  base_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          3.294     6.244    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/aresetn
    SLICE_X85Y26         LUT4 (Prop_lut4_I2_O)        0.115     6.359 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           0.443     6.802    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X86Y23         LUT4 (Prop_lut4_I0_O)        0.267     7.069 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          0.917     7.986    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.395    10.711    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y6          RAMB36E1                                     r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.097    10.807    
                         clock uncertainty           -0.130    10.678    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.476    10.202    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 0.538ns (9.784%)  route 4.961ns (90.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.631 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.730     8.043    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/SR[0]
    SLICE_X18Y28         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.316    10.631    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X18Y28         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/C
                         clock pessimism              0.193    10.824    
                         clock uncertainty           -0.130    10.694    
    SLICE_X18Y28         FDRE (Setup_fdre_C_R)       -0.423    10.271    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 0.538ns (9.784%)  route 4.961ns (90.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.631 - 8.333 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.465     2.544    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X26Y29         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.433     2.977 f  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=45, routed)          2.231     5.208    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.105     5.313 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_reg_out_i_1/O
                         net (fo=303, routed)         2.730     8.043    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/SR[0]
    SLICE_X18Y28         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     9.239    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.316    10.631    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X18Y28         FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/C
                         clock pessimism              0.193    10.824    
                         clock uncertainty           -0.130    10.694    
    SLICE_X18Y28         FDRE (Setup_fdre_C_R)       -0.423    10.271    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  2.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.546%)  route 0.170ns (42.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.559     0.895    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X53Y49         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/Q
                         net (fo=9, routed)           0.170     1.193    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
    SLICE_X53Y50         LUT5 (Prop_lut5_I1_O)        0.103     1.296 r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.296    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[4]_i_1__1_n_0
    SLICE_X53Y50         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.821     1.187    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X53Y50         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.107     1.264    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1042]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.595     0.931    base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X19Y3          FDRE                                         r  base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1042]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  base_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1042]/Q
                         net (fo=1, routed)           0.055     1.127    base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X18Y3          RAMD32                                       r  base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.865     1.231    base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X18Y3          RAMD32                                       r  base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.593     0.929    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y12          FDRE                                         r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.070 r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][1]/Q
                         net (fo=1, routed)           0.245     1.314    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[57]
    RAMB36_X0Y3          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.895     1.261    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.283     0.977    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.273    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.119%)  route 0.170ns (42.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.559     0.895    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X53Y49         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/Q
                         net (fo=9, routed)           0.170     1.193    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.099     1.292 r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.292    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[3]_i_1__1_n_0
    SLICE_X53Y50         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.821     1.187    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X53Y50         FDRE                                         r  base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.092     1.249    base_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.559     0.895    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X43Y12         FDRE                                         r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[0]/Q
                         net (fo=1, routed)           0.108     1.144    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[0]
    SLICE_X42Y11         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.827     1.193    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y11         SRL16E                                       r  base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16/CLK
                         clock pessimism             -0.281     0.912    
    SLICE_X42Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    base_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1031]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.497%)  route 0.231ns (52.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.563     0.899    base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y47         FDRE                                         r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[97]/Q
                         net (fo=3, routed)           0.231     1.294    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/s_axi_arid[2]
    SLICE_X36Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.339 r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1031]_i_1__1/O
                         net (fo=1, routed)           0.000     1.339    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1031]_i_1__1_n_0
    SLICE_X36Y50         FDRE                                         r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1031]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.825     1.191    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X36Y50         FDRE                                         r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1031]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.120     1.281    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1031]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.226ns (53.410%)  route 0.197ns (46.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.557     0.893    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X39Y50         FDRE                                         r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1087]/Q
                         net (fo=1, routed)           0.197     1.218    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg_n_0_[1087]
    SLICE_X39Y49         LUT5 (Prop_lut5_I3_O)        0.098     1.316 r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1087]_i_1__4/O
                         net (fo=1, routed)           0.000     1.316    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1087]_i_1__4_n_0
    SLICE_X39Y49         FDRE                                         r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.830     1.196    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X39Y49         FDRE                                         r  base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1087]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.247ns (59.240%)  route 0.170ns (40.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.553     0.889    base_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y52         FDRE                                         r  base_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  base_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[134]/Q
                         net (fo=1, routed)           0.170     1.207    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[274]
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.099     1.306 r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][134]_i_1/O
                         net (fo=1, routed)           0.000     1.306    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][134]_i_1_n_0
    SLICE_X47Y53         FDRE                                         r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.824     1.190    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y53         FDRE                                         r  base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y53         FDRE (Hold_fdre_C_D)         0.092     1.247    base_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][134]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.321%)  route 0.243ns (59.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.561     0.896    base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X32Y37         FDRE                                         r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  base_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1067]/Q
                         net (fo=1, routed)           0.243     1.303    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.862     1.228    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y6          RAMB36E1                                     r  base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.280     0.947    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.243    base_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.553%)  route 0.267ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.594     0.929    base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X9Y10          FDRE                                         r  base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.071 r  base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=6, routed)           0.267     1.338    base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/A1
    SLICE_X10Y9          RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     1.230    base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/WCLK
    SLICE_X10Y9          RAMD32                                       r  base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X10Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.276    base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X5Y4   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y8   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y0   base_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y6   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y8   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X3Y5   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X4Y7   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB18_X4Y18  base_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y3   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y0   base_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y39  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X36Y38  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X36Y38  base_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X16Y26  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X14Y25  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X14Y25  base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.366ns  (logic 1.127ns (9.114%)  route 11.239ns (90.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 22.338 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        11.239    14.909    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X100Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.356    22.338    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[1]/C
                         clock pessimism              0.097    22.435    
                         clock uncertainty           -0.302    22.133    
    SLICE_X100Y29        FDRE (Setup_fdre_C_D)       -0.033    22.100    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_x_reg[1]
  -------------------------------------------------------------------
                         required time                         22.100    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.262ns  (logic 1.127ns (9.191%)  route 11.135ns (90.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 22.403 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        11.135    14.804    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X106Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.421    22.403    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[1]/C
                         clock pessimism              0.097    22.500    
                         clock uncertainty           -0.302    22.198    
    SLICE_X106Y29        FDRE (Setup_fdre_C_D)       -0.059    22.139    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_min_reg[1]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -14.804    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 1.127ns (9.335%)  route 10.946ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 22.337 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        10.946    14.615    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X105Y27        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.355    22.337    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y27        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_max_reg[1]/C
                         clock pessimism              0.097    22.434    
                         clock uncertainty           -0.302    22.132    
    SLICE_X105Y27        FDRE (Setup_fdre_C_D)       -0.059    22.073    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/equ_max_reg[1]
  -------------------------------------------------------------------
                         required time                         22.073    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        12.101ns  (logic 1.127ns (9.313%)  route 10.974ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 22.336 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        10.974    14.643    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X100Y28        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.354    22.336    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X100Y28        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_w_reg[1]/C
                         clock pessimism              0.097    22.433    
                         clock uncertainty           -0.302    22.131    
    SLICE_X100Y28        FDRE (Setup_fdre_C_D)       -0.012    22.119    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_w_reg[1]
  -------------------------------------------------------------------
                         required time                         22.119    
                         arrival time                         -14.643    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.963ns  (logic 1.127ns (9.421%)  route 10.836ns (90.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 22.338 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        10.836    14.505    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X101Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.356    22.338    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[1]/C
                         clock pessimism              0.097    22.435    
                         clock uncertainty           -0.302    22.133    
    SLICE_X101Y29        FDRE (Setup_fdre_C_D)       -0.072    22.061    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/crop_h_reg[1]
  -------------------------------------------------------------------
                         required time                         22.061    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/sobel_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.953ns  (logic 1.127ns (9.429%)  route 10.826ns (90.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 22.339 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        10.826    14.495    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X105Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/sobel_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.357    22.339    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X105Y29        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/sobel_en_reg/C
                         clock pessimism              0.097    22.436    
                         clock uncertainty           -0.302    22.134    
    SLICE_X105Y29        FDRE (Setup_fdre_C_D)       -0.059    22.075    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/sobel_en_reg
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 1.797ns (15.436%)  route 9.845ns (84.564%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 22.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.033     3.575 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=11, routed)          2.953     6.528    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X44Y66         LUT5 (Prop_lut5_I4_O)        0.121     6.649 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=14, routed)          1.359     8.008    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.271     8.279 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_w[15]_i_5/O
                         net (fo=12, routed)          1.358     9.637    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/stat_ae_rect_w[15]_i_5_n_0
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.267     9.904 f  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_done_i_4/O
                         net (fo=18, routed)          1.895    11.799    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/int_frame_done_i_4_n_0
    SLICE_X58Y130        LUT6 (Prop_lut6_I2_O)        0.105    11.904 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[80]_i_1/O
                         net (fo=14, routed)          2.280    14.184    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_x[80]_i_1_n_0
    SLICE_X39Y148        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.391    22.373    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y148        FDRE                                         r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[40]/C
                         clock pessimism              0.109    22.482    
                         clock uncertainty           -0.302    22.180    
    SLICE_X39Y148        FDRE (Setup_fdre_C_CE)      -0.168    22.012    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/nr2d_color_curve_y_reg[40]
  -------------------------------------------------------------------
                         required time                         22.012    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.990ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.335ns  (logic 2.944ns (28.486%)  route 7.391ns (71.514%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 22.255 - 20.000 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.965     3.044    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_aclk
    SLICE_X28Y77         LUT3 (Prop_lut3_I0_O)        0.105     3.149 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg_i_1__6/O
                         net (fo=2, routed)           0.651     3.800    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_clk
    RAMB18_X2Y30         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125     5.925 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.547     7.472    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/ping_rdata[9]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.116     7.588 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/s00_axi_rdata[9]_INST_0_i_4/O
                         net (fo=1, routed)           1.104     8.692    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.283     8.975 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.519     9.493    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[1]
    SLICE_X38Y99         LUT5 (Prop_lut5_I2_O)        0.105     9.598 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           2.142    11.741    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[169]
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.105    11.846 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_2/O
                         net (fo=1, routed)           0.805    12.650    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_2_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.105    12.755 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1/O
                         net (fo=2, routed)           1.275    14.030    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]_i_1_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I0_O)        0.105    14.135 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000    14.135    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X30Y63         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.272    22.255    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y63         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.097    22.351    
                         clock uncertainty           -0.302    22.049    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.076    22.125    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         22.125    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  7.990    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.230ns  (logic 2.755ns (26.930%)  route 7.475ns (73.070%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.213ns = ( 22.213 - 20.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        2.031     3.110    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/s00_axi_aclk
    SLICE_X86Y112        LUT3 (Prop_lut3_I2_O)        0.105     3.215 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg_i_1__1/O
                         net (fo=2, routed)           0.631     3.846    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/pong_clk
    RAMB18_X4Y44         RAMB18E1                                     r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.125     5.971 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/pong_ram/mem_reg/DOADO[14]
                         net (fo=2, routed)           1.581     7.552    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/pong_rdata[14]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.105     7.657 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ping_ram/s00_axi_rdata[14]_INST_0_i_5/O
                         net (fo=1, routed)           1.111     8.768    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[14]_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.105     8.873 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/pong_ram/s00_axi_rdata[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.464     9.337    base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/stat_awb_hist_data[6]
    SLICE_X39Y97         LUT5 (Prop_lut5_I2_O)        0.105     9.442 r  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/s00_axi_rdata[14]_INST_0/O
                         net (fo=1, routed)           1.837    11.280    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[174]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.105    11.385 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_2/O
                         net (fo=1, routed)           1.134    12.519    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_2_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.105    12.624 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_1/O
                         net (fo=2, routed)           1.347    13.971    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]_i_1_n_0
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.105    14.076 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=1, routed)           0.000    14.076    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X32Y66         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.230    22.213    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y66         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.097    22.309    
                         clock uncertainty           -0.302    22.007    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.072    22.079    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/osd_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        11.506ns  (logic 1.127ns (9.795%)  route 10.379ns (90.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 22.334 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.463     2.542    base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     3.669 r  base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=108, routed)        10.379    14.048    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X101Y23        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/osd_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    20.906    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    20.983 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        1.352    22.334    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X101Y23        FDRE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/osd_h_reg[1]/C
                         clock pessimism              0.097    22.431    
                         clock uncertainty           -0.302    22.129    
    SLICE_X101Y23        FDRE (Setup_fdre_C_D)       -0.070    22.059    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/osd_h_reg[1]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  8.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.554     0.890    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y65         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.110     1.128    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X32Y65         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.819     1.185    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y65         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X32Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.033    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.231ns (51.582%)  route 0.217ns (48.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.553     0.889    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y61         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/axi_awaddr_reg[7]/Q
                         net (fo=2, routed)           0.063     1.093    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/p_0_in0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.138 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_i_2/O
                         net (fo=11, routed)          0.153     1.291    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/int_frame_done_reg
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.045     1.336 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/mux_yuv444to422_i0/int_frame_done_i_1/O
                         net (fo=1, routed)           0.000     1.336    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0_n_77
    SLICE_X51Y60         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.818     1.184    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y60         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.092     1.241    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/int_frame_done_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.967%)  route 0.140ns (46.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.556     0.892    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y60         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.140     1.195    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y61         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.823     1.189    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y61         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.363%)  route 0.118ns (45.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.546     0.882    base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X44Y71         FDRE                                         r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  base_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/Q
                         net (fo=1, routed)           0.118     1.141    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[3]
    SLICE_X42Y71         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.812     1.178    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X42Y71         SRL16E                                       r  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.031    base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.554     0.890    base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y65         FDRE                                         r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.057     1.075    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X32Y65         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.819     1.185    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y65         SRLC32E                                      r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X32Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.958    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.979%)  route 0.102ns (42.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.577     0.913    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.102     1.156    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y97         SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.845     1.211    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.589     0.924    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X83Y5          FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y5          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.121    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X83Y5          FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.858     1.224    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X83Y5          FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.299     0.924    
    SLICE_X83Y5          FDRE (Hold_fdre_C_D)         0.078     1.002    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.571     0.907    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X57Y23         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.103    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X57Y23         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.837     1.203    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X57Y23         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.296     0.907    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.078     0.985    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.573     0.909    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X57Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.105    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X57Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.840     1.206    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X57Y21         FDRE                                         r  base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.298     0.909    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.078     0.987    base_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.583     0.919    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X83Y17         FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y17         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.055     1.115    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/srst_d4
    SLICE_X83Y17         FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3466, routed)        0.850     1.216    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X83Y17         FDRE                                         r  base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.297     0.919    
    SLICE_X83Y17         FDRE (Hold_fdre_C_D)         0.078     0.997    base_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { base_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y11  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y5   base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y44  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/gamma_i0/table_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y17  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y18  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y30  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y30  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ping_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X2Y32  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/pong_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X3Y40  base_i/xil_isp_lite_0/inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ping_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X50Y73  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X50Y73  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X46Y71  base_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.000      9.146      SLICE_X42Y71  base_i/axi_iic/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lcd_clk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.190ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        1.106ns  (logic 0.433ns (39.152%)  route 0.673ns (60.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y27         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.673     1.106    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X90Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X90Y24         FDRE (Setup_fdre_C_D)       -0.037     8.296    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.296    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.199ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.925ns  (logic 0.348ns (37.628%)  route 0.577ns (62.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.577     0.925    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X83Y20         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X83Y20         FDRE (Setup_fdre_C_D)       -0.209     8.124    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  7.199    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.857ns  (logic 0.398ns (46.417%)  route 0.459ns (53.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y27         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.857    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X91Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X91Y27         FDRE (Setup_fdre_C_D)       -0.202     8.131    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.279ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.842ns  (logic 0.348ns (41.312%)  route 0.494ns (58.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.494     0.842    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y27         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X80Y27         FDRE (Setup_fdre_C_D)       -0.212     8.121    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  7.279    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.887ns  (logic 0.398ns (44.855%)  route 0.489ns (55.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y27         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.489     0.887    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X90Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X90Y26         FDRE (Setup_fdre_C_D)       -0.163     8.170    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.832ns  (logic 0.398ns (47.815%)  route 0.434ns (52.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.434     0.832    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X88Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X88Y30         FDRE (Setup_fdre_C_D)       -0.200     8.133    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.822ns  (logic 0.348ns (42.318%)  route 0.474ns (57.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.474     0.822    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X84Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X84Y26         FDRE (Setup_fdre_C_D)       -0.208     8.125    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.897ns  (logic 0.433ns (48.279%)  route 0.464ns (51.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y27                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y27         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.464     0.897    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X91Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X91Y26         FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.889ns  (logic 0.433ns (48.729%)  route 0.456ns (51.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.456     0.889    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X91Y30         FDRE (Setup_fdre_C_D)       -0.073     8.260    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Path Group:             lcd_clk_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.880ns  (logic 0.433ns (49.189%)  route 0.447ns (50.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.447     0.880    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X91Y30         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X91Y30         FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  7.378    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.927ns  (logic 0.348ns (37.560%)  route 0.579ns (62.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.579     0.927    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X102Y106       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X102Y106       FDRE (Setup_fdre_C_D)       -0.170     8.163    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.921ns  (logic 0.348ns (37.776%)  route 0.573ns (62.224%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.573     0.921    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X104Y107       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X104Y107       FDRE (Setup_fdre_C_D)       -0.170     8.163    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.163    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.866ns  (logic 0.348ns (40.170%)  route 0.518ns (59.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.518     0.866    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X101Y98        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y98        FDRE (Setup_fdre_C_D)       -0.209     8.124    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.985ns  (logic 0.379ns (38.464%)  route 0.606ns (61.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105                                     0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.606     0.985    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[11]
    SLICE_X93Y106        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X93Y106        FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.984ns  (logic 0.379ns (38.527%)  route 0.605ns (61.473%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     0.984    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y104       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X113Y104       FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.848ns  (logic 0.348ns (41.042%)  route 0.500ns (58.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.500     0.848    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X113Y105       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X113Y105       FDRE (Setup_fdre_C_D)       -0.207     8.126    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.774ns  (logic 0.398ns (51.421%)  route 0.376ns (48.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X98Y99         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.774    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X101Y99        FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X101Y99        FDRE (Setup_fdre_C_D)       -0.205     8.128    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.806ns  (logic 0.398ns (49.397%)  route 0.408ns (50.603%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.408     0.806    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X104Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)       -0.158     8.175    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.905ns  (logic 0.433ns (47.849%)  route 0.472ns (52.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.472     0.905    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X104Y108       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)       -0.033     8.300    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.300    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             dvi_clk_base_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.189%)  route 0.479ns (55.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y104                                    0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X106Y104       FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.479     0.858    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X106Y109       FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X106Y109       FDRE (Setup_fdre_C_D)       -0.075     8.258    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  7.400    





---------------------------------------------------------------------------------------------------
From Clock:  lcd_clk_base_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.783ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.783ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        1.007ns  (logic 0.348ns (34.561%)  route 0.659ns (65.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.659     1.007    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X85Y24         FDRE (Setup_fdre_C_D)       -0.209    29.790    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         29.790    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 28.783    

Slack (MET) :             29.062ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.875%)  route 0.485ns (56.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X85Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.485     0.864    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X85Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X85Y24         FDRE (Setup_fdre_C_D)       -0.073    29.926    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 29.062    

Slack (MET) :             29.064ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.983%)  route 0.377ns (52.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.377     0.725    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X84Y25         FDRE (Setup_fdre_C_D)       -0.210    29.789    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 29.064    

Slack (MET) :             29.069ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.775%)  route 0.412ns (54.225%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.412     0.760    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X82Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y25         FDRE (Setup_fdre_C_D)       -0.170    29.829    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         29.829    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                 29.069    

Slack (MET) :             29.092ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.855%)  route 0.350ns (50.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X85Y26         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.350     0.698    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X83Y26         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X83Y26         FDRE (Setup_fdre_C_D)       -0.209    29.790    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         29.790    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 29.092    

Slack (MET) :             29.168ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.995%)  route 0.379ns (50.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X85Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.379     0.758    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X84Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X84Y25         FDRE (Setup_fdre_C_D)       -0.073    29.926    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 29.168    

Slack (MET) :             29.189ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.735ns  (logic 0.379ns (51.583%)  route 0.356ns (48.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.356     0.735    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X83Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X83Y25         FDRE (Setup_fdre_C_D)       -0.075    29.924    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.735    
  -------------------------------------------------------------------
                         slack                                 29.189    

Slack (MET) :             29.248ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.608%)  route 0.341ns (47.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y26                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X85Y26         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.341     0.720    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X82Y25         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X82Y25         FDRE (Setup_fdre_C_D)       -0.031    29.968    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         29.968    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 29.248    

Slack (MET) :             29.285ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.639ns  (logic 0.379ns (59.353%)  route 0.260ns (40.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.260     0.639    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X84Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X84Y24         FDRE (Setup_fdre_C_D)       -0.075    29.924    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         29.924    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                 29.285    

Slack (MET) :             29.293ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lcd_clk_base_clk_wiz_0_0  {rise@0.000ns fall@14.999ns period=29.999ns})
  Destination:            base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.999ns  (MaxDelay Path 29.999ns)
  Data Path Delay:        0.633ns  (logic 0.379ns (59.841%)  route 0.254ns (40.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 29.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25                                      0.000     0.000 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y25         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.254     0.633    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y24         FDRE                                         r  base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   29.999    29.999    
    SLICE_X84Y24         FDRE (Setup_fdre_C_D)       -0.073    29.926    base_i/v_axi4s_vid_out_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         29.926    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                 29.293    





---------------------------------------------------------------------------------------------------
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.972ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.294ns  (logic 0.398ns (30.749%)  route 0.896ns (69.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.896     1.294    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X91Y90         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X91Y90         FDRE (Setup_fdre_C_D)       -0.201    13.266    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.045ns  (logic 0.348ns (33.299%)  route 0.697ns (66.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.697     1.045    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X88Y86         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X88Y86         FDRE (Setup_fdre_C_D)       -0.210    13.257    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.172ns  (logic 0.433ns (36.947%)  route 0.739ns (63.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.739     1.172    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X91Y93         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X91Y93         FDRE (Setup_fdre_C_D)       -0.075    13.392    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 12.220    

Slack (MET) :             12.254ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.008ns  (logic 0.398ns (39.482%)  route 0.610ns (60.518%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.008    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X89Y87         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.205    13.262    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 12.254    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.999ns  (logic 0.398ns (39.835%)  route 0.601ns (60.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     0.999    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X89Y87         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.202    13.265    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.342ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        1.050ns  (logic 0.433ns (41.236%)  route 0.617ns (58.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.617     1.050    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X88Y89         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)       -0.075    13.392    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 12.342    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.922ns  (logic 0.379ns (41.118%)  route 0.543ns (58.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y88                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X91Y88         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.543     0.922    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X88Y86         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X88Y86         FDRE (Setup_fdre_C_D)       -0.075    13.392    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.507ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.887ns  (logic 0.433ns (48.834%)  route 0.454ns (51.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.454     0.887    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X89Y94         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X89Y94         FDRE (Setup_fdre_C_D)       -0.073    13.394    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.394    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 12.507    

Slack (MET) :             12.527ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.740ns  (logic 0.398ns (53.765%)  route 0.342ns (46.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.342     0.740    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X91Y93         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X91Y93         FDRE (Setup_fdre_C_D)       -0.200    13.267    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 12.527    

Slack (MET) :             12.532ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (MaxDelay Path 13.467ns)
  Data Path Delay:        0.860ns  (logic 0.433ns (50.365%)  route 0.427ns (49.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.467ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.427     0.860    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y94         FDRE                                         r  base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.467    13.467    
    SLICE_X89Y94         FDRE (Setup_fdre_C_D)       -0.075    13.392    base_i/v_axi4s_vid_out_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 12.532    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dvi_clk_base_clk_wiz_1_0_1
  To Clock:  dvi_clk_base_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X113Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X113Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    14.709    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.135ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X112Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X112Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X112Y128       FDCE (Recov_fdce_C_CLR)     -0.258    14.782    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.135    

Slack (MET) :             11.135ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X112Y128       FDCE (Recov_fdce_C_CLR)     -0.258    14.782    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.135    

Slack (MET) :             11.135ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X112Y128       FDCE (Recov_fdce_C_CLR)     -0.258    14.782    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.135    

Slack (MET) :             11.135ns  (required time - arrival time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
                            (recovery check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.467ns  (dvi_clk_base_clk_wiz_1_0_1 rise@13.467ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.433ns (22.555%)  route 1.487ns (77.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 15.029 - 13.467 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.552     1.552    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.726     1.728    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.433     2.161 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.487     3.648    base_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X112Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.386    14.853    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    11.938 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    13.392    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.469 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         1.560    15.029    base_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X112Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]/C
                         clock pessimism              0.111    15.140    
                         clock uncertainty           -0.100    15.040    
    SLICE_X112Y128       FDCE (Recov_fdce_C_CLR)     -0.258    14.782    base_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                 11.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.800%)  route 0.270ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.270     1.142    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.092     0.656    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.800%)  route 0.270ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.270     1.142    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X111Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X111Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X111Y121       FDCE (Remov_fdce_C_CLR)     -0.092     0.656    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.399%)  route 0.313ns (65.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.313     1.185    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X108Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.981     0.983    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
                         clock pessimism             -0.238     0.745    
    SLICE_X108Y128       FDCE (Remov_fdce_C_CLR)     -0.067     0.678    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.399%)  route 0.313ns (65.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.313     1.185    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X108Y128       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.981     0.983    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X108Y128       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]/C
                         clock pessimism             -0.238     0.745    
    SLICE_X108Y128       FDCE (Remov_fdce_C_CLR)     -0.067     0.678    base_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.512%)  route 0.392ns (70.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.392     1.264    base_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X112Y121       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.984     0.986    base_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X112Y121       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067     0.681    base_i/DVI_Transmitter_0/inst/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.672%)  route 0.389ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.389     1.261    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y130       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y130       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X111Y130       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.672%)  route 0.389ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.389     1.261    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y130       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y130       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X111Y130       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.672%)  route 0.389ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.389     1.261    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y130       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y130       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X111Y130       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.672%)  route 0.389ns (70.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.389     1.261    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X111Y130       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X111Y130       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X111Y130       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Destination:            base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock dvi_clk_base_clk_wiz_1_0_1  {rise@0.000ns fall@6.734ns period=13.467ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns - dvi_clk_base_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.473%)  route 0.392ns (70.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.597     0.597    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.706     0.708    base_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y124       FDPE                                         r  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDPE (Prop_fdpe_C_Q)         0.164     0.872 f  base_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.392     1.265    base_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X110Y130       FDCE                                         f  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dvi_clk_base_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.864     0.864    base_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  base_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    base_i/clk_wiz_1/inst/dvi_clk_base_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=545, routed)         0.986     0.988    base_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X110Y130       FDCE                                         r  base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/C
                         clock pessimism             -0.238     0.750    
    SLICE_X110Y130       FDCE (Remov_fdce_C_CLR)     -0.092     0.658    base_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  isp_pclk_base_clk_wiz_0_0
  To Clock:  isp_pclk_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[0]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.484ns (7.519%)  route 5.953ns (92.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 9.690 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.925     6.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/rst_n
    SLICE_X103Y15        LUT3 (Prop_lut3_I2_O)        0.105     7.028 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         1.028     8.056    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X93Y17         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.355     9.690    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X93Y17         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[0]/C
                         clock pessimism              0.000     9.690    
                         clock uncertainty           -0.065     9.625    
    SLICE_X93Y17         FDCE (Recov_fdce_C_CLR)     -0.331     9.294    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[0]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.484ns (7.519%)  route 5.953ns (92.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 9.690 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.925     6.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/rst_n
    SLICE_X103Y15        LUT3 (Prop_lut3_I2_O)        0.105     7.028 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         1.028     8.056    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X93Y17         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.355     9.690    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X93Y17         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[1]/C
                         clock pessimism              0.000     9.690    
                         clock uncertainty           -0.065     9.625    
    SLICE_X93Y17         FDCE (Recov_fdce_C_CLR)     -0.331     9.294    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[1]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.484ns (7.519%)  route 5.953ns (92.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns = ( 9.690 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.925     6.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/rst_n
    SLICE_X103Y15        LUT3 (Prop_lut3_I2_O)        0.105     7.028 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         1.028     8.056    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X93Y17         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.355     9.690    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X93Y17         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[2]/C
                         clock pessimism              0.000     9.690    
                         clock uncertainty           -0.065     9.625    
    SLICE_X93Y17         FDCE (Recov_fdce_C_CLR)     -0.331     9.294    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/XOUT_reg[2]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[0]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.484ns (7.593%)  route 5.890ns (92.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 9.692 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.943     6.941    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/rst_n
    SLICE_X106Y36        LUT3 (Prop_lut3_I0_O)        0.105     7.046 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/prev_vsync_i_1/O
                         net (fo=93, routed)          0.947     7.993    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data_n_1
    SLICE_X104Y31        FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.357     9.692    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X104Y31        FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[0]/C
                         clock pessimism              0.000     9.692    
                         clock uncertainty           -0.065     9.627    
    SLICE_X104Y31        FDCE (Recov_fdce_C_CLR)     -0.258     9.369    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.484ns (7.593%)  route 5.890ns (92.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 9.692 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.943     6.941    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/rst_n
    SLICE_X106Y36        LUT3 (Prop_lut3_I0_O)        0.105     7.046 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/prev_vsync_i_1/O
                         net (fo=93, routed)          0.947     7.993    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data_n_1
    SLICE_X104Y31        FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.357     9.692    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X104Y31        FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[1]/C
                         clock pessimism              0.000     9.692    
                         clock uncertainty           -0.065     9.627    
    SLICE_X104Y31        FDCE (Recov_fdce_C_CLR)     -0.258     9.369    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[2]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.484ns (7.593%)  route 5.890ns (92.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 9.692 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.943     6.941    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/rst_n
    SLICE_X106Y36        LUT3 (Prop_lut3_I0_O)        0.105     7.046 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/prev_vsync_i_1/O
                         net (fo=93, routed)          0.947     7.993    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data_n_1
    SLICE_X104Y31        FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.357     9.692    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X104Y31        FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[2]/C
                         clock pessimism              0.000     9.692    
                         clock uncertainty           -0.065     9.627    
    SLICE_X104Y31        FDCE (Recov_fdce_C_CLR)     -0.258     9.369    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[3]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 0.484ns (7.593%)  route 5.890ns (92.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 9.692 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.943     6.941    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/rst_n
    SLICE_X106Y36        LUT3 (Prop_lut3_I0_O)        0.105     7.046 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data/prev_vsync_i_1/O
                         net (fo=93, routed)          0.947     7.993    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_ram_data_n_1
    SLICE_X104Y31        FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.357     9.692    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/pclk
    SLICE_X104Y31        FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[3]/C
                         clock pessimism              0.000     9.692    
                         clock uncertainty           -0.065     9.627    
    SLICE_X104Y31        FDCE (Recov_fdce_C_CLR)     -0.258     9.369    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/hist_sum_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.369    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][0]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.484ns (7.606%)  route 5.879ns (92.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 9.764 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.745     6.743    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n
    SLICE_X106Y37        LUT3 (Prop_lut3_I0_O)        0.105     6.848 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp[28][0]_i_2/O
                         net (fo=121, routed)         1.134     7.982    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/rst_n_0
    SLICE_X109Y46        FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.429     9.764    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/pclk
    SLICE_X109Y46        FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][0]/C
                         clock pessimism              0.000     9.764    
                         clock uncertainty           -0.065     9.699    
    SLICE_X109Y46        FDCE (Recov_fdce_C_CLR)     -0.331     9.368    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/hist_equ_i0/div_hist_sum_3/num_tmp_reg[28][0]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[0]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 9.691 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.925     6.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/rst_n
    SLICE_X103Y15        LUT3 (Prop_lut3_I2_O)        0.105     7.028 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.874     7.902    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X95Y18         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.356     9.691    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X95Y18         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[0]/C
                         clock pessimism              0.000     9.691    
                         clock uncertainty           -0.065     9.626    
    SLICE_X95Y18         FDCE (Recov_fdce_C_CLR)     -0.331     9.295    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[1]/CLR
                            (recovery check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (isp_pclk_base_clk_wiz_0_0 rise@8.333ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.484ns (7.703%)  route 5.799ns (92.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 9.691 - 8.333 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.515     1.515    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165    -1.650 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567    -0.083    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.617     1.619    base_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X67Y102        FDRE                                         r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.379     1.998 r  base_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=121, routed)         4.925     6.923    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/rst_n
    SLICE_X103Y15        LUT3 (Prop_lut3_I2_O)        0.105     7.028 f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/in_v_reg[7]_i_1/O
                         net (fo=112, routed)         0.874     7.902    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/s_yuv2rgb_en_reg
    SLICE_X95Y18         FDCE                                         f  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.333 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       1.350     9.683    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     6.832 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426     8.258    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     8.335 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       1.356     9.691    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/pclk
    SLICE_X95Y18         FDCE                                         r  base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[1]/C
                         clock pessimism              0.000     9.691    
                         clock uncertainty           -0.065     9.626    
    SLICE_X95Y18         FDCE (Recov_fdce_C_CLR)     -0.331     9.295    base_i/xil_vip_1/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/yuv2rgb_i0/R_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.187ns (17.138%)  route 0.904ns (82.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.444     1.670    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y64         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.580     1.560    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y64         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]/C
                         clock pessimism              0.000     1.560    
    SLICE_X57Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.406    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.187ns (17.138%)  route 0.904ns (82.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.444     1.670    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y64         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.580     1.560    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y64         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]/C
                         clock pessimism              0.000     1.560    
    SLICE_X57Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.406    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.187ns (17.138%)  route 0.904ns (82.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.444     1.670    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y64         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.580     1.560    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y64         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]/C
                         clock pessimism              0.000     1.560    
    SLICE_X57Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.406    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.187ns (17.138%)  route 0.904ns (82.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.444     1.670    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y64         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.580     1.560    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y64         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]/C
                         clock pessimism              0.000     1.560    
    SLICE_X57Y64         FDCE (Remov_fdce_C_CLR)     -0.154     1.406    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.187ns (15.945%)  route 0.986ns (84.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.526     1.752    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]/C
                         clock pessimism              0.000     1.617    
    SLICE_X57Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[1]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.187ns (15.945%)  route 0.986ns (84.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.526     1.752    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[1]/C
                         clock pessimism              0.000     1.617    
    SLICE_X57Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.187ns (15.945%)  route 0.986ns (84.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.526     1.752    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]/C
                         clock pessimism              0.000     1.617    
    SLICE_X57Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.187ns (15.945%)  route 0.986ns (84.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.526     1.752    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X57Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X57Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]/C
                         clock pessimism              0.000     1.617    
    SLICE_X57Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/osd_x1_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.187ns (15.894%)  route 0.990ns (84.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.530     1.755    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X56Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X56Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_reg/C
                         clock pessimism              0.000     1.617    
    SLICE_X56Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t1_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t2_reg/CLR
                            (removal check against rising-edge clock isp_pclk_base_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (isp_pclk_base_clk_wiz_0_0 rise@0.000ns - isp_pclk_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.187ns (15.894%)  route 0.990ns (84.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.580     0.580    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.577     0.579    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/pclk
    SLICE_X64Y64         FDRE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en_reg/Q
                         net (fo=30, routed)          0.460     1.180    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/s_osd_en
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.046     1.226 f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/href_t1_i_2/O
                         net (fo=73, routed)          0.530     1.755    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/pix_y_t1_reg[10]_0
    SLICE_X56Y63         FDCE                                         f  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock isp_pclk_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19974, routed)       0.846     0.846    base_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  base_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    base_i/clk_wiz_0/inst/isp_pclk_base_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  base_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=15096, routed)       0.921     0.923    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/pclk
    SLICE_X51Y61         LUT3 (Prop_lut3_I2_O)        0.056     0.979 r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/dscale_i0/out_pclk_INST_0/O
                         net (fo=554, routed)         0.638     1.617    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/CLK
    SLICE_X56Y63         FDCE                                         r  base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t2_reg/C
                         clock pessimism              0.000     1.617    
    SLICE_X56Y63         FDCE (Remov_fdce_C_CLR)     -0.154     1.463    base_i/xil_vip_0/inst/xil_vip_v1_0_S00_AXI_inst/vip_top_i0/osd_i0/href_t2_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.292    





