Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Feb  8 11:20:56 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rom_m_mem_onboard_timing_summary_routed.rpt -pb rom_m_mem_onboard_timing_summary_routed.pb -rpx rom_m_mem_onboard_timing_summary_routed.rpx -warn_on_violation
| Design       : rom_m_mem_onboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk_divider/clock_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.502        0.000                      0                   54        0.265        0.000                      0                   54        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.502        0.000                      0                   54        0.265        0.000                      0                   54        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.890ns (22.736%)  route 3.024ns (77.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          1.021     9.161    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.523    14.946    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.663    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.890ns (22.736%)  route 3.024ns (77.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          1.021     9.161    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.523    14.946    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.663    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.890ns (22.736%)  route 3.024ns (77.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          1.021     9.161    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.523    14.946    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.663    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.890ns (22.736%)  route 3.024ns (77.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          1.021     9.161    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.523    14.946    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism              0.277    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.663    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.890ns (23.579%)  route 2.885ns (76.421%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.881     9.021    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.945    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[5]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y59          FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.890ns (23.579%)  route 2.885ns (76.421%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.881     9.021    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.945    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[6]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y59          FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.890ns (23.579%)  route 2.885ns (76.421%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.881     9.021    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.945    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y59          FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.890ns (23.579%)  route 2.885ns (76.421%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.881     9.021    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.522    14.945    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[8]/C
                         clock pessimism              0.277    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y59          FDRE (Setup_fdre_C_R)       -0.524    14.662    clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.890ns (24.288%)  route 2.774ns (75.712%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.770     8.911    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.944    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[13]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y61          FDRE (Setup_fdre_C_R)       -0.524    14.661    clk_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.890ns (24.288%)  route 2.774ns (75.712%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.644     5.247    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.518     5.765 f  clk_divider/counter_reg[12]/Q
                         net (fo=2, routed)           0.677     6.442    clk_divider/counter[12]
    SLICE_X9Y60          LUT4 (Prop_lut4_I2_O)        0.124     6.566 f  clk_divider/counter[26]_i_6/O
                         net (fo=1, routed)           0.401     6.967    clk_divider/counter[26]_i_6_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124     7.091 f  clk_divider/counter[26]_i_3/O
                         net (fo=1, routed)           0.925     8.017    clk_divider/counter[26]_i_3_n_0
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.124     8.141 r  clk_divider/counter[26]_i_1/O
                         net (fo=27, routed)          0.770     8.911    clk_divider/counter[26]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.521    14.944    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[14]/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y61          FDRE (Setup_fdre_C_R)       -0.524    14.661    clk_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  5.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.574     1.493    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  clk_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.783    clk_divider/counter[3]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  clk_divider/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.893    clk_divider/data0[3]
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.010    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.134     1.627    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.573     1.492    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.782    clk_divider/counter[11]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  clk_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.892    clk_divider/data0[11]
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.009    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[11]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.134     1.626    clk_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.573     1.492    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  clk_divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.782    clk_divider/counter[15]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  clk_divider/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.892    clk_divider/data0[15]
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.009    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[15]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.626    clk_divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.571     1.490    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  clk_divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.780    clk_divider/counter[23]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  clk_divider/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.890    clk_divider/data0[23]
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.841     2.006    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[23]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.134     1.624    clk_divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.574     1.493    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  clk_divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.783    clk_divider/counter[7]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  clk_divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.893    clk_divider/data0[7]
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.010    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.134     1.627    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.574     1.493    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  clk_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.783    clk_divider/counter[3]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.929 r  clk_divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.929    clk_divider/data0[4]
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.010    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  clk_divider/counter_reg[4]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.134     1.627    clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.573     1.492    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.782    clk_divider/counter[11]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.928 r  clk_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.928    clk_divider/data0[12]
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.009    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  clk_divider/counter_reg[12]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.134     1.626    clk_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.573     1.492    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  clk_divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.125     1.782    clk_divider/counter[15]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.928 r  clk_divider/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.928    clk_divider/data0[16]
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.009    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  clk_divider/counter_reg[16]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.626    clk_divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.571     1.490    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  clk_divider/counter_reg[23]/Q
                         net (fo=2, routed)           0.125     1.780    clk_divider/counter[23]
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.926 r  clk_divider/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.926    clk_divider/data0[24]
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.841     2.006    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  clk_divider/counter_reg[24]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.134     1.624    clk_divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.574     1.493    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  clk_divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.126     1.783    clk_divider/counter[7]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.929 r  clk_divider/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.929    clk_divider/data0[8]
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.010    clk_divider/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  clk_divider/counter_reg[8]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.134     1.627    clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y62     clk_divider/clock_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y62     clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     clk_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     clk_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     clk_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     clk_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     clk_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     clk_divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/clock_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/clock_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/clock_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/clock_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y62     clk_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     clk_divider/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_m_mem_inst/rom/output_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 6.130ns (65.960%)  route 3.163ns (34.040%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1                     0.000     0.000 r  rom_m_mem_inst/rom/output_reg/CLKARDCLK
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  rom_m_mem_inst/rom/output_reg/DOADO[0]
                         net (fo=1, routed)           1.001     3.455    rom_m_mem_inst/m_comb/DOADO[0]
    SLICE_X9Y60          LUT2 (Prop_lut2_I1_O)        0.124     3.579 r  rom_m_mem_inst/m_comb/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.162     5.741    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     9.293 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.293    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/rom/output_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 6.147ns (66.211%)  route 3.137ns (33.789%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1                     0.000     0.000 r  rom_m_mem_inst/rom/output_reg/CLKARDCLK
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     2.454 r  rom_m_mem_inst/rom/output_reg/DOADO[6]
                         net (fo=1, routed)           1.017     3.471    rom_m_mem_inst/m_comb/DOADO[6]
    SLICE_X9Y62          LUT2 (Prop_lut2_I1_O)        0.124     3.595 r  rom_m_mem_inst/m_comb/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.120     5.715    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.284 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.284    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/rom/output_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.240ns  (logic 6.148ns (66.543%)  route 3.091ns (33.457%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1                     0.000     0.000 r  rom_m_mem_inst/rom/output_reg/CLKARDCLK
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     2.454 r  rom_m_mem_inst/rom/output_reg/DOADO[5]
                         net (fo=1, routed)           1.018     3.472    rom_m_mem_inst/m_comb/DOADO[5]
    SLICE_X9Y60          LUT2 (Prop_lut2_I0_O)        0.124     3.596 r  rom_m_mem_inst/m_comb/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.073     5.669    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.240 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.240    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/rom/output_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.118ns  (logic 6.132ns (67.253%)  route 2.986ns (32.747%))
  Logic Levels:           3  (LUT2=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1                     0.000     0.000 r  rom_m_mem_inst/rom/output_reg/CLKARDCLK
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     2.454 r  rom_m_mem_inst/rom/output_reg/DOADO[2]
                         net (fo=1, routed)           1.012     3.466    rom_m_mem_inst/m_comb/DOADO[2]
    SLICE_X9Y60          LUT2 (Prop_lut2_I1_O)        0.124     3.590 r  rom_m_mem_inst/m_comb/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.974     5.564    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     9.118 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.118    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X6Y61          FDSE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X6Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X7Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X7Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/read_rom_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X6Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/read_rom_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            rom_m_mem_inst/ctrl_unit/reset_counter_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.652ns  (logic 1.486ns (40.683%)  route 2.166ns (59.317%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=6, routed)           2.166     3.652    rom_m_mem_inst/ctrl_unit/SR[0]
    SLICE_X6Y61          FDSE                                         r  rom_m_mem_inst/ctrl_unit/reset_counter_reg/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.102%)  route 0.139ns (45.898%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.139     0.303    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X7Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.150     0.291    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045     0.336 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X6Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.151     0.292    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X6Y61          LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X6Y61          FDSE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.425%)  route 0.208ns (59.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.208     0.349    rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X7Y61          FDRE                                         r  rom_m_mem_inst/ctrl_unit/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/rom/output_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.128ns (36.344%)  route 0.224ns (63.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/count/count_reg[2]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rom_m_mem_inst/count/count_reg[2]/Q
                         net (fo=3, routed)           0.224     0.352    rom_m_mem_inst/rom/Q[2]
    RAMB18_X0Y24         RAMB18E1                                     r  rom_m_mem_inst/rom/output_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/count/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/count/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/count/Q_reg/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/count/Q_reg/Q
                         net (fo=3, routed)           0.168     0.309    rom_m_mem_inst/count/Q_reg_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  rom_m_mem_inst/count/Q_i_1/O
                         net (fo=1, routed)           0.000     0.354    rom_m_mem_inst/count/Q_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  rom_m_mem_inst/count/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/ctrl_unit/reset_counter_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            rom_m_mem_inst/ctrl_unit/reset_counter_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDSE                         0.000     0.000 r  rom_m_mem_inst/ctrl_unit/reset_counter_reg/C
    SLICE_X6Y61          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  rom_m_mem_inst/ctrl_unit/reset_counter_reg/Q
                         net (fo=5, routed)           0.149     0.313    rom_m_mem_inst/ctrl_unit/reset_counter
    SLICE_X6Y61          LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  rom_m_mem_inst/ctrl_unit/reset_counter_i_1/O
                         net (fo=1, routed)           0.000     0.358    rom_m_mem_inst/ctrl_unit/reset_counter_i_1_n_0
    SLICE_X6Y61          FDSE                                         r  rom_m_mem_inst/ctrl_unit/reset_counter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/count/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/rom/output_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.141ns (38.572%)  route 0.225ns (61.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/count/count_reg[1]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/count/count_reg[1]/Q
                         net (fo=4, routed)           0.225     0.366    rom_m_mem_inst/rom/Q[1]
    RAMB18_X0Y24         RAMB18E1                                     r  rom_m_mem_inst/rom/output_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/count/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/rom/output_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.868%)  route 0.231ns (62.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/count/count_reg[0]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_m_mem_inst/count/count_reg[0]/Q
                         net (fo=5, routed)           0.231     0.372    rom_m_mem_inst/rom/Q[0]
    RAMB18_X0Y24         RAMB18E1                                     r  rom_m_mem_inst/rom/output_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_m_mem_inst/count/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_m_mem_inst/count/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.230ns (57.811%)  route 0.168ns (42.189%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE                         0.000     0.000 r  rom_m_mem_inst/count/count_reg[2]/C
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rom_m_mem_inst/count/count_reg[2]/Q
                         net (fo=3, routed)           0.168     0.296    rom_m_mem_inst/count/Q[2]
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.102     0.398 r  rom_m_mem_inst/count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    rom_m_mem_inst/count/count[2]_i_1_n_0
    SLICE_X9Y61          FDRE                                         r  rom_m_mem_inst/count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





