#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b65b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b65ca0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1b4ed50 .functor NOT 1, L_0x1ba5fb0, C4<0>, C4<0>, C4<0>;
L_0x1ba5e00 .functor XOR 10, L_0x1ba5c30, L_0x1ba5d60, C4<0000000000>, C4<0000000000>;
L_0x1ba5f10 .functor XOR 10, L_0x1ba5e00, L_0x1ba5e70, C4<0000000000>, C4<0000000000>;
v0x1ba1ff0_0 .net *"_ivl_10", 9 0, L_0x1ba5e70;  1 drivers
v0x1ba20f0_0 .net *"_ivl_12", 9 0, L_0x1ba5f10;  1 drivers
v0x1ba21d0_0 .net *"_ivl_2", 9 0, L_0x1ba5b90;  1 drivers
v0x1ba2290_0 .net *"_ivl_4", 9 0, L_0x1ba5c30;  1 drivers
v0x1ba2370_0 .net *"_ivl_6", 9 0, L_0x1ba5d60;  1 drivers
v0x1ba24a0_0 .net *"_ivl_8", 9 0, L_0x1ba5e00;  1 drivers
v0x1ba2580_0 .var "clk", 0 0;
v0x1ba2620_0 .net "in", 3 0, v0x1b9f7b0_0;  1 drivers
v0x1ba26c0_0 .net "out_any_dut", 3 1, L_0x1ba4880;  1 drivers
v0x1ba2780_0 .net "out_any_ref", 3 1, L_0x1b4f310;  1 drivers
v0x1ba2850_0 .net "out_both_dut", 2 0, L_0x1ba3d40;  1 drivers
v0x1ba2920_0 .net "out_both_ref", 2 0, L_0x1b4f040;  1 drivers
v0x1ba29f0_0 .net "out_different_dut", 3 0, L_0x1ba5190;  1 drivers
v0x1ba2ac0_0 .net "out_different_ref", 3 0, L_0x1b4f560;  1 drivers
v0x1ba2b90_0 .var/2u "stats1", 287 0;
v0x1ba2c50_0 .var/2u "strobe", 0 0;
v0x1ba2d10_0 .net "tb_match", 0 0, L_0x1ba5fb0;  1 drivers
v0x1ba2de0_0 .net "tb_mismatch", 0 0, L_0x1b4ed50;  1 drivers
v0x1ba2e80_0 .net "wavedrom_enable", 0 0, v0x1b9f910_0;  1 drivers
v0x1ba2f50_0 .net "wavedrom_title", 511 0, v0x1b9f9b0_0;  1 drivers
E_0x1b5f880/0 .event negedge, v0x1b9f6f0_0;
E_0x1b5f880/1 .event posedge, v0x1b9f6f0_0;
E_0x1b5f880 .event/or E_0x1b5f880/0, E_0x1b5f880/1;
L_0x1ba5b90 .concat [ 4 3 3 0], L_0x1b4f560, L_0x1b4f310, L_0x1b4f040;
L_0x1ba5c30 .concat [ 4 3 3 0], L_0x1b4f560, L_0x1b4f310, L_0x1b4f040;
L_0x1ba5d60 .concat [ 4 3 3 0], L_0x1ba5190, L_0x1ba4880, L_0x1ba3d40;
L_0x1ba5e70 .concat [ 4 3 3 0], L_0x1b4f560, L_0x1b4f310, L_0x1b4f040;
L_0x1ba5fb0 .cmp/eeq 10, L_0x1ba5b90, L_0x1ba5f10;
S_0x1b65e30 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1b65ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1b4f040 .functor AND 3, L_0x1ba3050, L_0x1ba30f0, C4<111>, C4<111>;
L_0x1b4f310 .functor OR 3, L_0x1ba3280, L_0x1ba3320, C4<000>, C4<000>;
L_0x1b4f560 .functor XOR 4, v0x1b9f7b0_0, L_0x1ba3770, C4<0000>, C4<0000>;
v0x1b4e540_0 .net *"_ivl_1", 2 0, L_0x1ba3050;  1 drivers
v0x1b4e880_0 .net *"_ivl_13", 0 0, L_0x1ba34e0;  1 drivers
v0x1b4eb50_0 .net *"_ivl_15", 2 0, L_0x1ba3690;  1 drivers
v0x1b4ee60_0 .net *"_ivl_16", 3 0, L_0x1ba3770;  1 drivers
v0x1b4f150_0 .net *"_ivl_3", 2 0, L_0x1ba30f0;  1 drivers
v0x1b4f420_0 .net *"_ivl_7", 2 0, L_0x1ba3280;  1 drivers
v0x1b4f630_0 .net *"_ivl_9", 2 0, L_0x1ba3320;  1 drivers
v0x1b9eac0_0 .net "in", 3 0, v0x1b9f7b0_0;  alias, 1 drivers
v0x1b9eba0_0 .net "out_any", 3 1, L_0x1b4f310;  alias, 1 drivers
v0x1b9ed10_0 .net "out_both", 2 0, L_0x1b4f040;  alias, 1 drivers
v0x1b9edf0_0 .net "out_different", 3 0, L_0x1b4f560;  alias, 1 drivers
L_0x1ba3050 .part v0x1b9f7b0_0, 0, 3;
L_0x1ba30f0 .part v0x1b9f7b0_0, 1, 3;
L_0x1ba3280 .part v0x1b9f7b0_0, 0, 3;
L_0x1ba3320 .part v0x1b9f7b0_0, 1, 3;
L_0x1ba34e0 .part v0x1b9f7b0_0, 0, 1;
L_0x1ba3690 .part v0x1b9f7b0_0, 1, 3;
L_0x1ba3770 .concat [ 3 1 0 0], L_0x1ba3690, L_0x1ba34e0;
S_0x1b9ef50 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1b65ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b9f6f0_0 .net "clk", 0 0, v0x1ba2580_0;  1 drivers
v0x1b9f7b0_0 .var "in", 3 0;
v0x1b9f870_0 .net "tb_match", 0 0, L_0x1ba5fb0;  alias, 1 drivers
v0x1b9f910_0 .var "wavedrom_enable", 0 0;
v0x1b9f9b0_0 .var "wavedrom_title", 511 0;
E_0x1b5f410 .event posedge, v0x1b9f6f0_0;
E_0x1b5fd00 .event negedge, v0x1b9f6f0_0;
S_0x1b9f1f0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1b9ef50;
 .timescale -12 -12;
v0x1b9f3f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b9f4f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1b9ef50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9fb80 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1b65ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1b66a70 .functor AND 1, L_0x1ba3950, L_0x1ba39f0, C4<1>, C4<1>;
L_0x1b77650 .functor AND 1, L_0x1ba3b30, L_0x1ba3bd0, C4<1>, C4<1>;
L_0x1b776c0 .functor AND 1, L_0x1ba3ed0, L_0x1ba3fb0, C4<1>, C4<1>;
L_0x1ba44e0 .functor OR 1, L_0x1ba4350, L_0x1ba4440, C4<0>, C4<0>;
L_0x1ba47c0 .functor OR 1, L_0x1ba4620, L_0x1ba4720, C4<0>, C4<0>;
L_0x1ba4a10 .functor OR 1, L_0x1ba4a80, L_0x1ba4b20, C4<0>, C4<0>;
L_0x1ba4f40 .functor XOR 1, L_0x1ba4d70, L_0x1ba4e10, C4<0>, C4<0>;
L_0x1ba5230 .functor XOR 1, L_0x1ba5050, L_0x1ba50f0, C4<0>, C4<0>;
L_0x1ba5580 .functor XOR 1, L_0x1ba5390, L_0x1ba5430, C4<0>, C4<0>;
L_0x1ba59d0 .functor XOR 1, L_0x1ba57d0, L_0x1ba5930, C4<0>, C4<0>;
v0x1b9fdf0_0 .net *"_ivl_11", 0 0, L_0x1ba3b30;  1 drivers
v0x1b9fed0_0 .net *"_ivl_13", 0 0, L_0x1ba3bd0;  1 drivers
v0x1b9ffb0_0 .net *"_ivl_15", 0 0, L_0x1b77650;  1 drivers
v0x1ba0080_0 .net *"_ivl_20", 0 0, L_0x1ba3ed0;  1 drivers
v0x1ba0160_0 .net *"_ivl_22", 0 0, L_0x1ba3fb0;  1 drivers
v0x1ba0290_0 .net *"_ivl_24", 0 0, L_0x1b776c0;  1 drivers
v0x1ba0350_0 .net *"_ivl_28", 0 0, L_0x1ba4350;  1 drivers
v0x1ba0430_0 .net *"_ivl_3", 0 0, L_0x1ba3950;  1 drivers
v0x1ba0510_0 .net *"_ivl_30", 0 0, L_0x1ba4440;  1 drivers
v0x1ba0680_0 .net *"_ivl_32", 0 0, L_0x1ba44e0;  1 drivers
v0x1ba0740_0 .net *"_ivl_36", 0 0, L_0x1ba4620;  1 drivers
v0x1ba0820_0 .net *"_ivl_38", 0 0, L_0x1ba4720;  1 drivers
v0x1ba0900_0 .net *"_ivl_40", 0 0, L_0x1ba47c0;  1 drivers
v0x1ba09c0_0 .net *"_ivl_45", 0 0, L_0x1ba4a80;  1 drivers
v0x1ba0aa0_0 .net *"_ivl_47", 0 0, L_0x1ba4b20;  1 drivers
v0x1ba0b80_0 .net *"_ivl_49", 0 0, L_0x1ba4a10;  1 drivers
v0x1ba0c40_0 .net *"_ivl_5", 0 0, L_0x1ba39f0;  1 drivers
v0x1ba0d20_0 .net *"_ivl_53", 0 0, L_0x1ba4d70;  1 drivers
v0x1ba0e00_0 .net *"_ivl_55", 0 0, L_0x1ba4e10;  1 drivers
v0x1ba0ee0_0 .net *"_ivl_56", 0 0, L_0x1ba4f40;  1 drivers
v0x1ba0fa0_0 .net *"_ivl_61", 0 0, L_0x1ba5050;  1 drivers
v0x1ba1080_0 .net *"_ivl_63", 0 0, L_0x1ba50f0;  1 drivers
v0x1ba1160_0 .net *"_ivl_64", 0 0, L_0x1ba5230;  1 drivers
v0x1ba1220_0 .net *"_ivl_69", 0 0, L_0x1ba5390;  1 drivers
v0x1ba1300_0 .net *"_ivl_7", 0 0, L_0x1b66a70;  1 drivers
v0x1ba13c0_0 .net *"_ivl_71", 0 0, L_0x1ba5430;  1 drivers
v0x1ba14a0_0 .net *"_ivl_72", 0 0, L_0x1ba5580;  1 drivers
v0x1ba1560_0 .net *"_ivl_78", 0 0, L_0x1ba57d0;  1 drivers
v0x1ba1640_0 .net *"_ivl_80", 0 0, L_0x1ba5930;  1 drivers
v0x1ba1720_0 .net *"_ivl_81", 0 0, L_0x1ba59d0;  1 drivers
v0x1ba17e0_0 .net "in", 3 0, v0x1b9f7b0_0;  alias, 1 drivers
v0x1ba18a0_0 .net "out_any", 3 1, L_0x1ba4880;  alias, 1 drivers
v0x1ba1980_0 .net "out_both", 2 0, L_0x1ba3d40;  alias, 1 drivers
v0x1ba1c70_0 .net "out_different", 3 0, L_0x1ba5190;  alias, 1 drivers
L_0x1ba3950 .part v0x1b9f7b0_0, 3, 1;
L_0x1ba39f0 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba3b30 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba3bd0 .part v0x1b9f7b0_0, 1, 1;
L_0x1ba3d40 .concat8 [ 1 1 1 0], L_0x1b776c0, L_0x1b77650, L_0x1b66a70;
L_0x1ba3ed0 .part v0x1b9f7b0_0, 1, 1;
L_0x1ba3fb0 .part v0x1b9f7b0_0, 0, 1;
L_0x1ba4350 .part v0x1b9f7b0_0, 3, 1;
L_0x1ba4440 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba4620 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba4720 .part v0x1b9f7b0_0, 1, 1;
L_0x1ba4880 .concat8 [ 1 1 1 0], L_0x1ba4a10, L_0x1ba47c0, L_0x1ba44e0;
L_0x1ba4a80 .part v0x1b9f7b0_0, 1, 1;
L_0x1ba4b20 .part v0x1b9f7b0_0, 0, 1;
L_0x1ba4d70 .part v0x1b9f7b0_0, 3, 1;
L_0x1ba4e10 .part v0x1b9f7b0_0, 0, 1;
L_0x1ba5050 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba50f0 .part v0x1b9f7b0_0, 3, 1;
L_0x1ba5390 .part v0x1b9f7b0_0, 1, 1;
L_0x1ba5430 .part v0x1b9f7b0_0, 2, 1;
L_0x1ba5190 .concat8 [ 1 1 1 1], L_0x1ba59d0, L_0x1ba5580, L_0x1ba5230, L_0x1ba4f40;
L_0x1ba57d0 .part v0x1b9f7b0_0, 0, 1;
L_0x1ba5930 .part v0x1b9f7b0_0, 1, 1;
S_0x1ba1dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1b65ca0;
 .timescale -12 -12;
E_0x1b47a20 .event anyedge, v0x1ba2c50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba2c50_0;
    %nor/r;
    %assign/vec4 v0x1ba2c50_0, 0;
    %wait E_0x1b47a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9ef50;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5fd00;
    %wait E_0x1b5f410;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5f410;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5f410;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5f410;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5f410;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5fd00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b9f4f0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b5fd00;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %wait E_0x1b5f410;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1b9f7b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b65ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba2c50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b65ca0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba2580_0;
    %inv;
    %store/vec4 v0x1ba2580_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b65ca0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9f6f0_0, v0x1ba2de0_0, v0x1ba2620_0, v0x1ba2920_0, v0x1ba2850_0, v0x1ba2780_0, v0x1ba26c0_0, v0x1ba2ac0_0, v0x1ba29f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b65ca0;
T_7 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b65ca0;
T_8 ;
    %wait E_0x1b5f880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba2b90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
    %load/vec4 v0x1ba2d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba2b90_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ba2920_0;
    %load/vec4 v0x1ba2920_0;
    %load/vec4 v0x1ba2850_0;
    %xor;
    %load/vec4 v0x1ba2920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1ba2780_0;
    %load/vec4 v0x1ba2780_0;
    %load/vec4 v0x1ba26c0_0;
    %xor;
    %load/vec4 v0x1ba2780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1ba2ac0_0;
    %load/vec4 v0x1ba2ac0_0;
    %load/vec4 v0x1ba29f0_0;
    %xor;
    %load/vec4 v0x1ba2ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1ba2b90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba2b90_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/gatesv/iter0/response1/top_module.sv";
