library ieee;
use ieee.std_logic_1164.all;
entity fulladder is
	port
	(
		y, x, input:  in std_logic ;
		hasel, output: out std_logic
	);
end entity;

architecture behavioral of fulladder is

	
begin
	hasel  <= y xor x xor input;
	output <= (y and x) or (y and input) or (x and input);
	
end architecture;
