# Primality-Test-Verilog
Vivado Project - Use a finite state machine written in Verilog to determine if a number is prime

For overview, read through the Primes PDF

For the full Vivado project, open Vivado->Primes

For the Verilog code, look in Vivado->Primes.srcs->sources_1->new
