
ubuntu-preinstalled/sg_copy_results:     file format elf32-littlearm


Disassembly of section .init:

000007b4 <.init>:
 7b4:	push	{r3, lr}
 7b8:	bl	1180 <abort@plt+0x8a4>
 7bc:	pop	{r3, pc}

Disassembly of section .plt:

000007c0 <__cxa_finalize@plt-0x14>:
 7c0:	push	{lr}		; (str lr, [sp, #-4]!)
 7c4:	ldr	lr, [pc, #4]	; 7d0 <__cxa_finalize@plt-0x4>
 7c8:	add	lr, pc, lr
 7cc:	ldr	pc, [lr, #8]!
 7d0:	andeq	r2, r1, r0, lsr #15

000007d4 <__cxa_finalize@plt>:
 7d4:	add	ip, pc, #0, 12
 7d8:	add	ip, ip, #73728	; 0x12000
 7dc:	ldr	pc, [ip, #1952]!	; 0x7a0

000007e0 <free@plt>:
 7e0:	add	ip, pc, #0, 12
 7e4:	add	ip, ip, #73728	; 0x12000
 7e8:	ldr	pc, [ip, #1944]!	; 0x798

000007ec <sg_cmds_close_device@plt>:
 7ec:	add	ip, pc, #0, 12
 7f0:	add	ip, ip, #73728	; 0x12000
 7f4:	ldr	pc, [ip, #1936]!	; 0x790

000007f8 <__stack_chk_fail@plt>:
 7f8:	add	ip, pc, #0, 12
 7fc:	add	ip, ip, #73728	; 0x12000
 800:	ldr	pc, [ip, #1928]!	; 0x788

00000804 <pr2serr@plt>:
 804:	add	ip, pc, #0, 12
 808:	add	ip, ip, #73728	; 0x12000
 80c:	ldr	pc, [ip, #1920]!	; 0x780

00000810 <hex2stdout@plt>:
 810:	add	ip, pc, #0, 12
 814:	add	ip, ip, #73728	; 0x12000
 818:	ldr	pc, [ip, #1912]!	; 0x778

0000081c <puts@plt>:
 81c:	add	ip, pc, #0, 12
 820:	add	ip, ip, #73728	; 0x12000
 824:	ldr	pc, [ip, #1904]!	; 0x770

00000828 <__libc_start_main@plt>:
 828:	add	ip, pc, #0, 12
 82c:	add	ip, ip, #73728	; 0x12000
 830:	ldr	pc, [ip, #1896]!	; 0x768

00000834 <__gmon_start__@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #73728	; 0x12000
 83c:	ldr	pc, [ip, #1888]!	; 0x760

00000840 <getopt_long@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #73728	; 0x12000
 848:	ldr	pc, [ip, #1880]!	; 0x758

0000084c <sg_if_can2stderr@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #73728	; 0x12000
 854:	ldr	pc, [ip, #1872]!	; 0x750

00000858 <memset@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #73728	; 0x12000
 860:	ldr	pc, [ip, #1864]!	; 0x748

00000864 <putchar@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #73728	; 0x12000
 86c:	ldr	pc, [ip, #1856]!	; 0x740

00000870 <__printf_chk@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #73728	; 0x12000
 878:	ldr	pc, [ip, #1848]!	; 0x738

0000087c <sg_convert_errno@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #73728	; 0x12000
 884:	ldr	pc, [ip, #1840]!	; 0x730

00000888 <sg_ll_receive_copy_results@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #73728	; 0x12000
 890:	ldr	pc, [ip, #1832]!	; 0x728

00000894 <safe_strerror@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #73728	; 0x12000
 89c:	ldr	pc, [ip, #1824]!	; 0x720

000008a0 <sg_get_sense_str@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #73728	; 0x12000
 8a8:	ldr	pc, [ip, #1816]!	; 0x718

000008ac <sg_get_category_sense_str@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #73728	; 0x12000
 8b4:	ldr	pc, [ip, #1808]!	; 0x710

000008b8 <sg_get_num@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #73728	; 0x12000
 8c0:	ldr	pc, [ip, #1800]!	; 0x708

000008c4 <sg_cmds_open_device@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #73728	; 0x12000
 8cc:	ldr	pc, [ip, #1792]!	; 0x700

000008d0 <sg_memalign@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #73728	; 0x12000
 8d8:	ldr	pc, [ip, #1784]!	; 0x6f8

000008dc <abort@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #73728	; 0x12000
 8e4:	ldr	pc, [ip, #1776]!	; 0x6f0

Disassembly of section .text:

000008e8 <.text>:
     8e8:			; <UNDEFINED> instruction: 0xc708f8df
     8ec:	addvc	pc, r0, #1325400064	; 0x4f000000
     8f0:	svcmi	0x00f0e92d
     8f4:			; <UNDEFINED> instruction: 0xf8df44fc
     8f8:	vabdl.s32	<illegal reg q2.5>, d13, d0
     8fc:	strcs	r5, [r0], #-3396	; 0xfffff2bc
     900:	movwls	sl, #47885	; 0xbb0d
     904:			; <UNDEFINED> instruction: 0xf85c4606
     908:	stmdage	pc, {r0, r2, ip, lr}	; <UNPREDICTABLE>
     90c:	strtmi	r4, [r1], -pc, lsl #12
     910:			; <UNDEFINED> instruction: 0xf8cd682d
     914:			; <UNDEFINED> instruction: 0xf04f553c
     918:			; <UNDEFINED> instruction: 0xf8df0500
     91c:	strls	fp, [sp], #-1760	; 0xfffff920
     920:	svc	0x009af7ff
     924:	andvc	pc, r2, #1325400064	; 0x4f000000
     928:			; <UNDEFINED> instruction: 0x36d4f8df
     92c:	ldrbtmi	r9, [fp], #519	; 0x207
     930:			; <UNDEFINED> instruction: 0x26d0f8df
     934:	cfstrsge	mvf4, [lr, #-492]	; 0xfffffe14
     938:	ldrbtmi	r9, [sl], #-1029	; 0xfffffbfb
     93c:	strmi	lr, [r8], #-2509	; 0xfffff633
     940:	strtmi	r9, [r1], sl, lsl #8
     944:			; <UNDEFINED> instruction: 0xf04f46a2
     948:	andls	r0, r6, #196608	; 0x30000
     94c:	strls	r4, [r0, #-1593]	; 0xfffff9c7
     950:			; <UNDEFINED> instruction: 0x4630465a
     954:	andge	pc, r0, r5, asr #17
     958:			; <UNDEFINED> instruction: 0xf7ff9304
     95c:	mcrrne	15, 7, lr, r1, cr2
     960:	addhi	pc, r6, r0
     964:	ldfeqd	f7, [pc], #-640	; 6ec <__cxa_finalize@plt-0xe8>
     968:			; <UNDEFINED> instruction: 0xf1bc9b04
     96c:	ldmdale	r2!, {r0, r3, r4, r5, r8, r9, sl, fp}^
     970:			; <UNDEFINED> instruction: 0xf00ce8df
     974:	cmnvc	r1, sl, asr r1
     978:	cmnvc	r1, r1, ror r1
     97c:	cmnvc	r1, r1, ror r0
     980:	cmnvc	r1, r1, ror r1
     984:			; <UNDEFINED> instruction: 0x57717171
     988:	ldrbtpl	r7, [r1], #-369	; 0xfffffe8f
     98c:	cmnvc	r1, r1, ror r1
     990:	cmnvc	r1, r1, ror r1
     994:	cmnvc	r1, r1, ror r1
     998:	cmnpl	r1, r1, ror r1
     99c:	cmnvc	r1, r1, ror sl
     9a0:	cmnvc	r1, r1, ror r3
     9a4:	rsbsmi	r1, r1, r1, ror sp
     9a8:			; <UNDEFINED> instruction: 0x3771713d
     9ac:			; <UNDEFINED> instruction: 0xf04f2371
     9b0:	strb	r0, [fp, r3, lsl #16]
     9b4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9b8:	movwls	lr, #18376	; 0x47c8
     9bc:			; <UNDEFINED> instruction: 0x2648f8df
     9c0:	ldmpl	r9, {r1, r2, r8, r9, fp, ip, pc}
     9c4:			; <UNDEFINED> instruction: 0xf7ff6808
     9c8:			; <UNDEFINED> instruction: 0x4603ef78
     9cc:	andls	r3, r7, r1, lsl #6
     9d0:			; <UNDEFINED> instruction: 0xd1bb9b04
     9d4:			; <UNDEFINED> instruction: 0x0634f8df
     9d8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     9dc:	svc	0x0012f7ff
     9e0:	bls	178a88 <abort@plt+0x1781ac>
     9e4:	andls	r3, r5, #268435456	; 0x10000000
     9e8:	andls	r2, r9, #268435456	; 0x10000000
     9ec:			; <UNDEFINED> instruction: 0xf04fe7ae
     9f0:	str	r0, [fp, r0, lsl #16]!
     9f4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     9f8:	movwls	lr, #18344	; 0x47a8
     9fc:			; <UNDEFINED> instruction: 0x2608f8df
     a00:	ldmpl	sl, {r1, r2, r8, r9, fp, ip, pc}
     a04:			; <UNDEFINED> instruction: 0xf7ff6810
     a08:	blls	13c770 <abort@plt+0x13be94>
     a0c:			; <UNDEFINED> instruction: 0xf0001c42
     a10:			; <UNDEFINED> instruction: 0x460480fd
     a14:			; <UNDEFINED> instruction: 0xf04fe79a
     a18:	ldr	r0, [r7, r4, lsl #16]
     a1c:	andls	r2, r8, #268435456	; 0x10000000
     a20:	andcs	lr, r1, #148, 14	; 0x2500000
     a24:	ldr	r9, [r1, sl, lsl #4]
     a28:	strbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a2c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     a30:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a34:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
     a38:	ldrcc	pc, [ip, #2271]!	; 0x8df
     a3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     a40:			; <UNDEFINED> instruction: 0xf8dd681a
     a44:	subsmi	r3, sl, ip, lsr r5
     a48:	sbcshi	pc, r2, #64	; 0x40
     a4c:	vmax.s8	d4, d13, d16
     a50:	pop	{r2, r6, r8, sl, fp, ip, lr}
     a54:			; <UNDEFINED> instruction: 0x46018ff0
     a58:	ldreq	pc, [ip, #2271]!	; 0x8df
     a5c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     a60:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     a64:	ldreq	pc, [r4, #2271]!	; 0x8df
     a68:			; <UNDEFINED> instruction: 0xf7ff4478
     a6c:	strb	lr, [r1, ip, asr #29]!
     a70:			; <UNDEFINED> instruction: 0xf8df9a06
     a74:			; <UNDEFINED> instruction: 0xf85235ac
     a78:			; <UNDEFINED> instruction: 0xf8daa003
     a7c:	adcsmi	r2, r2, #0
     a80:	strcs	sp, [r0, #-2917]	; 0xfffff49b
     a84:	blcs	276b0 <abort@plt+0x26dd4>
     a88:	addshi	pc, ip, r0
     a8c:	blcs	276b4 <abort@plt+0x26dd8>
     a90:	stfcsd	f5, [r0, #-488]	; 0xfffffe18
     a94:	sbcshi	pc, r6, r0
     a98:	vpmax.s8	d25, d2, d7
     a9c:	addsmi	r7, sl, #1006632960	; 0x3c000000
     aa0:	addhi	pc, r1, r0, lsl #6
     aa4:	tstcs	r0, r5, lsl #22
     aa8:	blcs	e72dc <abort@plt+0xe6a00>
     aac:	svclt	0x00d49807
     ab0:	movwcs	r2, #4864	; 0x1300
     ab4:	svc	0x000cf7ff
     ab8:	stmdacs	r0, {r1, r2, r9, sl, lr}
     abc:	adcshi	pc, r8, r0
     ac0:	strtmi	r9, [r8], -sl, lsl #18
     ac4:			; <UNDEFINED> instruction: 0xf7ff9a05
     ac8:	mcrne	14, 0, lr, cr7, cr14, {7}
     acc:	addhi	pc, sp, r0, asr #5
     ad0:	ldrbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     ad4:			; <UNDEFINED> instruction: 0xf853447b
     ad8:	blls	168b80 <abort@plt+0x1682a4>
     adc:			; <UNDEFINED> instruction: 0xf0402b00
     ae0:	blls	160d58 <abort@plt+0x16047c>
     ae4:	strcs	r4, [r1, #-1570]	; 0xfffff9de
     ae8:	ldrtmi	r4, [r8], -r1, asr #12
     aec:	movwls	r9, #9473	; 0x2501
     af0:	movwls	r9, #2823	; 0xb07
     af4:			; <UNDEFINED> instruction: 0xf7ff4633
     af8:	strmi	lr, [r4], -r8, asr #29
     afc:			; <UNDEFINED> instruction: 0xf0402800
     b00:			; <UNDEFINED> instruction: 0xf1b980ad
     b04:	tstle	fp, r0, lsl #30
     b08:	svceq	0x0003f1b8
     b0c:	teqhi	fp, r0	; <UNPREDICTABLE>
     b10:	svceq	0x0004f1b8
     b14:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
     b18:	svceq	0x0000f1b8
     b1c:	adcshi	pc, ip, r0
     b20:	strtmi	r9, [sl], -r7, lsl #18
     b24:			; <UNDEFINED> instruction: 0xf7ff4630
     b28:	blls	2fc500 <abort@plt+0x2fbc24>
     b2c:	tstlt	r8, r8, lsl r8
     b30:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     b34:			; <UNDEFINED> instruction: 0xf7ff4638
     b38:	stmdacs	r0, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
     b3c:	addshi	pc, fp, r0, asr #5
     b40:	blcs	2775c <abort@plt+0x26e80>
     b44:	stccs	0, cr13, [r0], {67}	; 0x43
     b48:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     b4c:	mrrcne	7, 7, lr, r3, cr2
     b50:	eorpl	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     b54:			; <UNDEFINED> instruction: 0xf8ca42b3
     b58:	ble	fe4ccb60 <abort@plt+0xfe4cc284>
     b5c:	strbmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     b60:			; <UNDEFINED> instruction: 0xf857447c
     b64:	strtmi	r1, [r0], -r3, lsr #32
     b68:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     b6c:	ldrdcc	pc, [r0], -sl
     b70:			; <UNDEFINED> instruction: 0xf8ca3301
     b74:	adcsmi	r3, r3, #0
     b78:			; <UNDEFINED> instruction: 0xf8dfdbf3
     b7c:	strcs	r0, [r1], #-1200	; 0xfffffb50
     b80:			; <UNDEFINED> instruction: 0xf7ff4478
     b84:	ldrb	lr, [r5, -r0, asr #28]
     b88:	strteq	pc, [r4], #2271	; 0x8df
     b8c:			; <UNDEFINED> instruction: 0xf7ff4478
     b90:			; <UNDEFINED> instruction: 0xf8dfee3a
     b94:	strcs	r1, [r0], #-1184	; 0xfffffb60
     b98:	ldreq	pc, [ip], #2271	; 0x8df
     b9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     ba0:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     ba4:			; <UNDEFINED> instruction: 0xf8dfe746
     ba8:			; <UNDEFINED> instruction: 0x46110494
     bac:	andsvc	pc, r0, #536870916	; 0x20000004
     bb0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     bb4:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     bb8:	streq	pc, [r4], #2271	; 0x8df
     bbc:			; <UNDEFINED> instruction: 0xf7ff4478
     bc0:	ldr	lr, [r7, -r2, lsr #28]!
     bc4:	blcs	277ec <abort@plt+0x26f10>
     bc8:	svcge	0x0063f43f
     bcc:			; <UNDEFINED> instruction: 0xf8dfe7e1
     bd0:			; <UNDEFINED> instruction: 0x46210474
     bd4:			; <UNDEFINED> instruction: 0xf7ff4478
     bd8:	stmdacs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     bdc:			; <UNDEFINED> instruction: 0xf8dfd1b3
     be0:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
     be4:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     be8:	blls	17aaa4 <abort@plt+0x17a1c8>
     bec:			; <UNDEFINED> instruction: 0x4638427f
     bf0:			; <UNDEFINED> instruction: 0xf0402b00
     bf4:			; <UNDEFINED> instruction: 0xf7ff8198
     bf8:	blls	2fc508 <abort@plt+0x2fbc2c>
     bfc:			; <UNDEFINED> instruction: 0x4604681b
     c00:	rscle	r2, r4, r0, lsl #22
     c04:			; <UNDEFINED> instruction: 0xf7ff4618
     c08:	ldr	lr, [r9, ip, ror #27]
     c0c:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     c10:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     c14:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
     c18:	blls	1fa850 <abort@plt+0x1f9f74>
     c1c:			; <UNDEFINED> instruction: 0xf8df462a
     c20:			; <UNDEFINED> instruction: 0x46510430
     c24:	movwls	r9, #1025	; 0x401
     c28:			; <UNDEFINED> instruction: 0xf7ff4478
     c2c:	ldrb	lr, [r8, -ip, ror #27]
     c30:	strteq	pc, [r0], #-2271	; 0xfffff721
     c34:			; <UNDEFINED> instruction: 0xf7ff4478
     c38:	andcs	lr, ip, r6, ror #27
     c3c:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     c40:	ldrbt	r4, [r7], r4, lsl #12
     c44:	ldreq	pc, [r0], #-2271	; 0xfffff721
     c48:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     c4c:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
     c50:	streq	pc, [r8], #-2271	; 0xfffff721
     c54:			; <UNDEFINED> instruction: 0xf7ff4478
     c58:	usat	lr, #11, r6, asr #27
     c5c:	blls	16b5a0 <abort@plt+0x16acc4>
     c60:	andls	r2, r4, #80, 2
     c64:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     c68:	bls	113064 <abort@plt+0x112788>
     c6c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
     c70:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     c74:	submi	lr, r5, #23330816	; 0x1640000
     c78:			; <UNDEFINED> instruction: 0xf7ff4628
     c7c:	strmi	lr, [r1], -ip, lsl #28
     c80:	ldrbtmi	r4, [r8], #-2296	; 0xfffff708
     c84:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     c88:			; <UNDEFINED> instruction: 0xf47f2c00
     c8c:	qsaxmi	sl, r8, r9
     c90:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     c94:	ldrb	r4, [r3, -r4, lsl #12]
     c98:	blcs	e78bc <abort@plt+0xe6fe0>
     c9c:	orrhi	pc, lr, r0, asr #4
     ca0:	bls	1dad6c <abort@plt+0x1da490>
     ca4:	vstrne	s22, [fp, #-36]	; 0xffffffdc
     ca8:			; <UNDEFINED> instruction: 0xf0c0429a
     cac:	stmiami	lr!, {r1, r7, r8, pc}^
     cb0:			; <UNDEFINED> instruction: 0xf7ff4478
     cb4:			; <UNDEFINED> instruction: 0xf996edb4
     cb8:	blcs	ccd0 <abort@plt+0xc3f4>
     cbc:	msrhi	(UNDEF: 107), r0
     cc0:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
     cc4:	andcs	r4, r1, sl, ror #19
     cc8:			; <UNDEFINED> instruction: 0xf7ff4479
     ccc:	stmibmi	r9!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
     cd0:	ldrbtmi	r2, [r9], #-1
     cd4:	stcl	7, cr15, [ip, #1020]	; 0x3fc
     cd8:			; <UNDEFINED> instruction: 0xf0037933
     cdc:	blcs	41ae0 <abort@plt+0x41204>
     ce0:	cmphi	ip, r0	; <UNPREDICTABLE>
     ce4:			; <UNDEFINED> instruction: 0xf0002b02
     ce8:	blcs	212bc <abort@plt+0x209e0>
     cec:	msrhi	SPSR_fxc, r0
     cf0:	ldrbtmi	r4, [r8], #-2273	; 0xfffff71f
     cf4:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     cf8:			; <UNDEFINED> instruction: 0x2005f8b6
     cfc:	ldmibmi	pc, {r0, sp}^	; <UNPREDICTABLE>
     d00:	blt	1489d08 <abort@plt+0x148942c>
     d04:	addslt	r4, r2, #2030043136	; 0x79000000
     d08:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
     d0c:	ldmibvc	r2!, {r2, r3, r4, r6, r7, r8, fp, lr}^
     d10:	ldrbtmi	r2, [r9], #-1
     d14:	stc	7, cr15, [ip, #1020]!	; 0x3fc
     d18:	ldmibmi	sl, {r1, r4, r5, r7, fp, sp, lr}^
     d1c:	blt	488d28 <abort@plt+0x48844c>
     d20:			; <UNDEFINED> instruction: 0xf7ff4479
     d24:	str	lr, [r0, -r6, lsr #27]
     d28:	blcs	e794c <abort@plt+0xe7070>
     d2c:	cmphi	fp, r0, asr #4	; <UNPREDICTABLE>
     d30:	bls	1dae0c <abort@plt+0x1da530>
     d34:	vstmdbne	fp!, {s22-s66}
     d38:			; <UNDEFINED> instruction: 0xf0c0429a
     d3c:	ldfcsd	f0, [r3, #-312]!	; 0xfffffec8
     d40:	teqhi	r1, r0, asr #4	; <UNPREDICTABLE>
     d44:	stclge	8, cr4, [pc, #-832]	; a0c <abort@plt+0x130>
     d48:			; <UNDEFINED> instruction: 0xf7ff4478
     d4c:	stmibmi	pc, {r3, r5, r6, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     d50:	mlascs	r8, r6, r8, pc	; <UNPREDICTABLE>
     d54:	ldrbtmi	r2, [r9], #-1
     d58:	stc	7, cr15, [sl, #1020]	; 0x3fc
     d5c:			; <UNDEFINED> instruction: 0xf44f8f72
     d60:	andls	r6, r0, r0, lsl #1
     d64:	stmiami	sl, {r1, r4, r6, r9, fp, ip, sp, pc}^
     d68:	teqeq	ip, r6, lsl #2	; <UNPREDICTABLE>
     d6c:	addslt	r2, r2, #0, 6
     d70:	ldrbtmi	r9, [r8], #-1281	; 0xfffffaff
     d74:	ldc	7, cr15, [r4, #1020]	; 0x3fc
     d78:	strtmi	r4, [sl], -r6, asr #19
     d7c:	ldrbtmi	r2, [r9], #-1
     d80:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     d84:	ldmdavs	r1!, {r0, r4, r6, r7, r9, sl, sp, lr, pc}
     d88:	blt	2675ac <abort@plt+0x266cd0>
     d8c:	addsmi	r1, sl, #704	; 0x2c0
     d90:	rscshi	pc, ip, r0, asr #1
     d94:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
     d98:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     d9c:			; <UNDEFINED> instruction: 0x07db7933
     da0:	rscshi	pc, r1, r0, lsl #2
     da4:	ldrbtmi	r4, [sl], #-2749	; 0xfffff543
     da8:			; <UNDEFINED> instruction: 0x200149bd
     dac:			; <UNDEFINED> instruction: 0xf7ff4479
     db0:	ldmdbhi	r2!, {r5, r6, r8, sl, fp, sp, lr, pc}
     db4:			; <UNDEFINED> instruction: 0x200149bb
     db8:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
     dbc:			; <UNDEFINED> instruction: 0xf7ffb292
     dc0:	ldmdbhi	r2!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}^
     dc4:			; <UNDEFINED> instruction: 0x200149b8
     dc8:	ldrbtmi	fp, [r9], #-2642	; 0xfffff5ae
     dcc:			; <UNDEFINED> instruction: 0xf7ffb292
     dd0:	ldmvs	r2!, {r4, r6, r8, sl, fp, sp, lr, pc}^
     dd4:			; <UNDEFINED> instruction: 0x200149b5
     dd8:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
     ddc:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     de0:	ldmibmi	r3!, {r1, r4, r5, r8, fp, sp, lr}
     de4:	blt	488df0 <abort@plt+0x488514>
     de8:			; <UNDEFINED> instruction: 0xf7ff4479
     dec:	ldmdbvs	r3!, {r1, r6, r8, sl, fp, sp, lr, pc}^
     df0:	blcs	2f660 <abort@plt+0x2ed84>
     df4:	sbchi	pc, r1, r0, asr #32
     df8:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
     dfc:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
     e00:			; <UNDEFINED> instruction: 0x200169b2
     e04:	blt	4934bc <abort@plt+0x492be0>
     e08:			; <UNDEFINED> instruction: 0xf7ff4479
     e0c:	ldmibvs	r2!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}^
     e10:	andcs	r4, r1, sl, lsr #19
     e14:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
     e18:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     e1c:	stmibmi	r8!, {r1, r4, r5, r6, sl, fp, pc}
     e20:	blt	1488e2c <abort@plt+0x1488550>
     e24:	addslt	r4, r2, #2030043136	; 0x79000000
     e28:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     e2c:			; <UNDEFINED> instruction: 0xf89649a5
     e30:	andcs	r2, r1, r4, lsr #32
     e34:			; <UNDEFINED> instruction: 0xf7ff4479
     e38:			; <UNDEFINED> instruction: 0xf896ed1c
     e3c:	bcs	788ed8 <abort@plt+0x7885fc>
     e40:	addshi	pc, r3, r0, asr #4
     e44:	andcs	r4, r1, r0, lsr #19
     e48:			; <UNDEFINED> instruction: 0xf7ff4479
     e4c:			; <UNDEFINED> instruction: 0xf896ed12
     e50:	bcs	788ef0 <abort@plt+0x788614>
     e54:	addhi	pc, r1, r0, asr #4
     e58:	mulcs	r1, ip, r9
     e5c:			; <UNDEFINED> instruction: 0xf7ff4479
     e60:			; <UNDEFINED> instruction: 0xf896ed08
     e64:	bcs	788f08 <abort@plt+0x78862c>
     e68:	ldmibmi	r9, {r0, r1, r2, r3, r5, r6, r8, fp, ip, lr, pc}
     e6c:	ldrbtmi	r2, [r9], #-1
     e70:	ldcl	7, cr15, [lr], #1020	; 0x3fc
     e74:			; <UNDEFINED> instruction: 0xf64f4897
     e78:			; <UNDEFINED> instruction: 0xf8df78d5
     e7c:			; <UNDEFINED> instruction: 0xf6cfa25c
     e80:	ldrbtmi	r7, [r8], #-2303	; 0xfffff701
     e84:	subsls	pc, r4, #14614528	; 0xdf0000
     e88:	stcl	7, cr15, [r8], {255}	; 0xff
     e8c:	subslt	pc, r0, #14614528	; 0xdf0000
     e90:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
     e94:	streq	pc, [fp, #-262]!	; 0xfffffefa
     e98:	ldrbtmi	r4, [r9], #1274	; 0x4fa
     e9c:			; <UNDEFINED> instruction: 0xf89644fb
     ea0:	bl	20cf54 <abort@plt+0x20c678>
     ea4:	addsmi	r0, sl, #1342177280	; 0x50000000
     ea8:			; <UNDEFINED> instruction: 0xf815d237
     eac:	bcs	54cab8 <abort@plt+0x54c1dc>
     eb0:	bcs	feff82dc <abort@plt+0xfeff7a00>
     eb4:	bcs	ff7f8320 <abort@plt+0xff7f7a44>
     eb8:	stmibmi	sl, {r0, r2, r3, r4, sl, fp, ip, lr, pc}
     ebc:	ldrbtmi	r2, [r9], #-1
     ec0:	ldcl	7, cr15, [r6], {255}	; 0xff
     ec4:	blmi	fe23ae78 <abort@plt+0xfe23a59c>
     ec8:	and	r4, r3, fp, ror r4
     ecc:	addmi	r6, sl, #1638400	; 0x190000
     ed0:	orrcc	sp, r0, #33	; 0x21
     ed4:	stmdbcs	r0, {r0, r3, r4, r8, fp, ip, sp, lr}
     ed8:	blmi	fe1356c0 <abort@plt+0xfe134de4>
     edc:	stmibmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
     ee0:	ldrbtmi	r2, [r9], #-1
     ee4:	stcl	7, cr15, [r4], {255}	; 0xff
     ee8:	stmibmi	r2, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
     eec:	ldrbtmi	r2, [r9], #-1
     ef0:	ldc	7, cr15, [lr], #1020	; 0x3fc
     ef4:			; <UNDEFINED> instruction: 0xf50ae7d3
     ef8:	and	r6, r3, r8, lsr r3
     efc:	addmi	r6, sl, #1638400	; 0x190000
     f00:	orrcc	sp, r0, #15
     f04:	stmdbcs	r0, {r0, r3, r4, r8, fp, ip, sp, lr}
     f08:			; <UNDEFINED> instruction: 0x465bd1f8
     f0c:	andcs	r4, r1, r9, asr #12
     f10:	stc	7, cr15, [lr], #1020	; 0x3fc
     f14:	movwcc	lr, #18371	; 0x47c3
     f18:	andcs	lr, sl, r1, ror #15
     f1c:	stc	7, cr15, [r2], #1020	; 0x3fc
     f20:	movwcc	lr, #17923	; 0x4603
     f24:			; <UNDEFINED> instruction: 0xf7ffe7f2
     f28:			; <UNDEFINED> instruction: 0x4629ecb6
     f2c:	ldmdami	r2!, {r1, r9, sl, lr}^
     f30:			; <UNDEFINED> instruction: 0xf7ff4478
     f34:	ldrtmi	lr, [r8], -r8, ror #24
     f38:	stc	7, cr15, [r0], #1020	; 0x3fc
     f3c:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
     f40:	blcs	12758 <abort@plt+0x11e7c>
     f44:	mrcge	4, 2, APSR_nzcv, cr14, cr15, {3}
     f48:	stmdbmi	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
     f4c:	blx	8f58 <abort@plt+0x867c>
     f50:	ldrbtmi	pc, [r9], #-514	; 0xfffffdfe	; <UNPREDICTABLE>
     f54:	stc	7, cr15, [ip], {255}	; 0xff
     f58:	stmdbmi	r9!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}^
     f5c:	blx	8f68 <abort@plt+0x868c>
     f60:	ldrbtmi	pc, [r9], #-514	; 0xfffffdfe	; <UNPREDICTABLE>
     f64:	stc	7, cr15, [r4], {255}	; 0xff
     f68:	stmdbmi	r6!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
     f6c:	blx	8f78 <abort@plt+0x869c>
     f70:	ldrbtmi	pc, [r9], #-514	; 0xfffffdfe	; <UNPREDICTABLE>
     f74:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
     f78:	stmdbmi	r3!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
     f7c:	ldrbtmi	r2, [r9], #-1
     f80:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
     f84:	bmi	187ac7c <abort@plt+0x187a3a0>
     f88:	smlsdx	sp, sl, r4, r4
     f8c:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
     f90:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
     f94:	bmi	17fab94 <abort@plt+0x17fa2b8>
     f98:			; <UNDEFINED> instruction: 0xe693447a
     f9c:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
     fa0:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
     fa4:	ldmdami	sp, {r3, r5, r7, r9, sl, sp, lr, pc}^
     fa8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     fac:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
     fb0:	ldmdami	fp, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
     fb4:			; <UNDEFINED> instruction: 0xf7ff4478
     fb8:	ldrbt	lr, [r8], -r6, lsr #24
     fbc:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
     fc0:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
     fc4:	ldmdami	r8, {r0, r4, r5, r7, r8, sl, sp, lr, pc}^
     fc8:			; <UNDEFINED> instruction: 0xf7ff4478
     fcc:	ldr	lr, [r3], r8, lsr #24
     fd0:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
     fd4:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
     fd8:	ldmdami	r5, {r1, r2, r3, r7, r9, sl, sp, lr, pc}^
     fdc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     fe0:	ldc	7, cr15, [r0], {255}	; 0xff
     fe4:	ldmdami	r3, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}^
     fe8:			; <UNDEFINED> instruction: 0xf7ff4478
     fec:	ldr	lr, [ip, #3084]	; 0xc0c
     ff0:	stc	7, cr15, [r2], {255}	; 0xff
     ff4:	andeq	r2, r1, r8, ror r6
     ff8:	andeq	r0, r0, r4, ror r0
     ffc:	andeq	r0, r0, r6, ror r9
    1000:	ldrdeq	r3, [r1], -r0
    1004:	andeq	r2, r1, r2, lsr r6
    1008:	andeq	r0, r0, ip, lsl #1
    100c:	andeq	r0, r0, sl, ror #25
    1010:	andeq	r0, r0, r6, lsl #17
    1014:	andeq	r2, r1, r0, lsr r5
    1018:	andeq	r0, r0, r6, lsl #25
    101c:	andeq	r0, r0, ip, asr #16
    1020:	andeq	r0, r0, r8, ror r0
    1024:	andeq	r2, r1, ip, ror r3
    1028:	andeq	r0, r0, r8, lsr #23
    102c:	andeq	r0, r0, r4, lsr r7
    1030:	muleq	r0, ip, fp
    1034:	andeq	r0, r0, r0, asr #23
    1038:	andeq	r0, r0, lr, asr #23
    103c:	strdeq	r0, [r0], -r2
    1040:	strdeq	r0, [r0], -r8
    1044:			; <UNDEFINED> instruction: 0x000012bc
    1048:	andeq	r1, r0, sl, asr #5
    104c:	muleq	r0, r2, sl
    1050:	andeq	r0, r0, ip, ror #23
    1054:	muleq	r0, r8, fp
    1058:	andeq	r0, r0, r2, asr #22
    105c:	andeq	r0, r0, r0, ror #12
    1060:	strdeq	r0, [r0], -r2
    1064:	andeq	r1, r0, sl, ror #3
    1068:	muleq	r0, r8, r0
    106c:	ldrdeq	r0, [r0], -lr
    1070:	andeq	r1, r0, r4, lsr #1
    1074:	strheq	r1, [r0], -sl
    1078:	andeq	r1, r0, r2, lsl r1
    107c:	andeq	r1, r0, r4, lsl r1
    1080:	andeq	r1, r0, r2, lsr #2
    1084:	andeq	r1, r0, r4, lsr r1
    1088:	ldrdeq	r0, [r0], -r8
    108c:	strdeq	r0, [r0], -sl
    1090:	andeq	r0, r0, r6, lsl #24
    1094:	andeq	r0, r0, r2, lsl #24
    1098:	andeq	r0, r0, lr, ror #23
    109c:	strdeq	r0, [r0], -r2
    10a0:	andeq	r0, r0, ip, lsl #24
    10a4:	andeq	r0, r0, lr, lsr #24
    10a8:	andeq	r0, r0, sl, asr #24
    10ac:	andeq	r0, r0, r6, ror #24
    10b0:	andeq	r0, r0, r8, lsl #25
    10b4:	muleq	r0, lr, ip
    10b8:	ldrdeq	r0, [r0], -ip
    10bc:	andeq	r0, r0, lr, ror #25
    10c0:	andeq	r0, r0, r4, lsl sp
    10c4:	andeq	r0, r0, r8, lsr #26
    10c8:	andeq	r0, r0, r8, lsr sp
    10cc:	andeq	r0, r0, r8, ror sp
    10d0:	andeq	r0, r0, lr, lsl #27
    10d4:	andeq	r0, r0, sl, asr #27
    10d8:	andeq	r2, r1, ip, ror #2
    10dc:	andeq	r0, r0, sl, asr lr
    10e0:	andeq	r0, r0, r0, ror pc
    10e4:	andeq	r0, r0, sl, lsl #28
    10e8:	andeq	r2, r1, ip, lsr r1
    10ec:	andeq	r0, r0, r0, lsr pc
    10f0:	andeq	r0, r0, lr, lsl #27
    10f4:	andeq	r0, r0, sl, lsr #27
    10f8:			; <UNDEFINED> instruction: 0x000008bc
    10fc:	ldrdeq	r0, [r0], -r2
    1100:	andeq	r0, r0, r2, ror ip
    1104:	andeq	r0, r0, sl, lsr ip
    1108:	andeq	r0, r0, sl, lsr fp
    110c:	andeq	r0, r0, ip, lsl #6
    1110:	andeq	r0, r0, r6, lsl r9
    1114:	andeq	r0, r0, r4, lsl #6
    1118:	andeq	r0, r0, r2, lsr #28
    111c:	andeq	r0, r0, r2, asr #18
    1120:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1124:	andeq	r0, r0, lr, asr sp
    1128:	andeq	r0, r0, r0, ror #27
    112c:	andeq	r0, r0, r2, lsl lr
    1130:	andeq	r0, r0, r6, asr #17
    1134:	muleq	r0, r0, r8
    1138:	bleq	3d27c <abort@plt+0x3c9a0>
    113c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1140:	strbtmi	fp, [sl], -r2, lsl #24
    1144:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1148:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    114c:	ldrmi	sl, [sl], #776	; 0x308
    1150:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1154:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1158:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    115c:			; <UNDEFINED> instruction: 0xf85a4b06
    1160:	stmdami	r6, {r0, r1, ip, sp}
    1164:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1168:	bl	17bf16c <abort@plt+0x17be890>
    116c:	bl	fedbf170 <abort@plt+0xfedbe894>
    1170:	andeq	r1, r1, r0, lsl #28
    1174:	andeq	r0, r0, r8, rrx
    1178:	andeq	r0, r0, r0, lsl #1
    117c:	andeq	r0, r0, r4, lsl #1
    1180:	ldr	r3, [pc, #20]	; 119c <abort@plt+0x8c0>
    1184:	ldr	r2, [pc, #20]	; 11a0 <abort@plt+0x8c4>
    1188:	add	r3, pc, r3
    118c:	ldr	r2, [r3, r2]
    1190:	cmp	r2, #0
    1194:	bxeq	lr
    1198:	b	834 <__gmon_start__@plt>
    119c:	andeq	r1, r1, r0, ror #27
    11a0:	andeq	r0, r0, ip, ror r0
    11a4:	blmi	1d31c4 <abort@plt+0x1d28e8>
    11a8:	bmi	1d2390 <abort@plt+0x1d1ab4>
    11ac:	addmi	r4, r3, #2063597568	; 0x7b000000
    11b0:	andle	r4, r3, sl, ror r4
    11b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11b8:	ldrmi	fp, [r8, -r3, lsl #2]
    11bc:	svclt	0x00004770
    11c0:	andeq	r3, r1, ip, lsr #2
    11c4:	andeq	r3, r1, r8, lsr #2
    11c8:			; <UNDEFINED> instruction: 0x00011dbc
    11cc:	andeq	r0, r0, r0, ror r0
    11d0:	stmdbmi	r9, {r3, fp, lr}
    11d4:	bmi	2523bc <abort@plt+0x251ae0>
    11d8:	bne	2523c4 <abort@plt+0x251ae8>
    11dc:	svceq	0x00cb447a
    11e0:			; <UNDEFINED> instruction: 0x01a1eb03
    11e4:	andle	r1, r3, r9, asr #32
    11e8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11ec:	ldrmi	fp, [r8, -r3, lsl #2]
    11f0:	svclt	0x00004770
    11f4:	andeq	r3, r1, r0, lsl #2
    11f8:	strdeq	r3, [r1], -ip
    11fc:	muleq	r1, r0, sp
    1200:	andeq	r0, r0, r8, lsl #1
    1204:	blmi	2ae62c <abort@plt+0x2add50>
    1208:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    120c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1210:	blmi	26f7c4 <abort@plt+0x26eee8>
    1214:	ldrdlt	r5, [r3, -r3]!
    1218:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    121c:			; <UNDEFINED> instruction: 0xf7ff6818
    1220:			; <UNDEFINED> instruction: 0xf7ffeada
    1224:	blmi	1c1128 <abort@plt+0x1c084c>
    1228:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    122c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1230:	andeq	r3, r1, sl, asr #1
    1234:	andeq	r1, r1, r0, ror #26
    1238:	andeq	r0, r0, ip, rrx
    123c:	andeq	r1, r1, r6, ror #27
    1240:	andeq	r3, r1, sl, lsr #1
    1244:	svclt	0x0000e7c4
    1248:	mvnsmi	lr, #737280	; 0xb4000
    124c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1250:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1254:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1258:	b	feb3f25c <abort@plt+0xfeb3e980>
    125c:	blne	1d92458 <abort@plt+0x1d91b7c>
    1260:	strhle	r1, [sl], -r6
    1264:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1268:	svccc	0x0004f855
    126c:	strbmi	r3, [sl], -r1, lsl #8
    1270:	ldrtmi	r4, [r8], -r1, asr #12
    1274:	adcmi	r4, r6, #152, 14	; 0x2600000
    1278:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    127c:	svclt	0x000083f8
    1280:	strdeq	r1, [r1], -r6
    1284:	andeq	r1, r1, ip, ror #23
    1288:	svclt	0x00004770

Disassembly of section .fini:

0000128c <.fini>:
    128c:	push	{r3, lr}
    1290:	pop	{r3, pc}
