#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jan  6 14:46:02 2019
# Process ID: 15500
# Current directory: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim/webtalk.log
# Journal file: H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.sim/sim_1/behav/xsim/xsim.dir/dds_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jan  6 14:46:12 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.4/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 52.430 ; gain = 1.258
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  6 14:46:12 2019...
