<?xml version="1.0" encoding="UTF-8"?>
<envconfig>
  <!-- module load tool -->
  <!-- standard setup modulefiles and put these after the other loads so they can see those vars -->
  <module> <name>verdi</name>  <ver>Verdi_O-2018.09-SP2</ver> </module>
  <module> <name>vcs-mx</name>  <ver>O-2018.09-SP2</ver> </module>

  <!-- COmponents -->
  <!-- import PCIE Components ====================================== -->
  <component>
    <name>PCIe</name>
    <vc_type>git</vc_type>
    <git_repo>git@github.com:HailiangQin/PCIe.git</git_repo>
    <git_branch>master</git_branch>
    <tag>LSA_v_1.0</tag>
    <dis>this is PCIe LSA delivery</dis>
    <destination>import/PCIe</destination>
  </component>

  <component>
    <name>NoC</name>
    <vc_type>git</vc_type>
    <git_repo>git@github.com:HailiangQin/NoC.git</git_repo>
    <git_branch>master</git_branch>
    <tag>LSA_v_1.0</tag>
    <dis>this is NoC LSA delivery</dis>
    <destination>import/NoC</destination>
  </component>
</envconfig>
