starter (add "--l3_assoc=2")
./build/X86/gem5.opt configs/example/se.py -c quicksort --cpu-type=TimingSimpleCPU --caches --l1i_size=32kB --l1d_size=32kB --l2cache --l2_size=128kB --l3cache --l3_size=1MB --l3_assoc=2 --mem-type=NVMainMemory --nvmain-config=../NVmain/Config/PCM_ISSCC_2012_4GB.config
gem5/m5out/config.ini
	[system.l3.tags]
	type=BaseSetAssoc
	assoc=2
	block_size=64
	clk_domain=system.cpu_clk_domain
	data_latency=20
	default_p_state=UNDEFINED
	eventq_index=0
	p_state_clk_gate_bins=20
	p_state_clk_gate_max=1000000000000
	p_state_clk_gate_min=1000
	power_model=
	replacement_policy=system.l3.replacement_policy
	sequential_access=false
	size=1048576
	tag_latency=20
	warmup_percentage=0

gem5/m5out/stats.txt


---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088022                       # Number of seconds simulated
sim_ticks                                 88021905000                       # Number of ticks simulated
final_tick                                88021905000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 879049                       # Simulator instruction rate (inst/s)
host_op_rate                                  1447371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1735277592                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664044                       # Number of bytes of host memory used
host_seconds                                    50.73                       # Real time elapsed on the host
sim_insts                                    44589714                       # Number of instructions simulated
sim_ops                                      73417832                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6833                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             258845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4709373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4968218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        258845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           258845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            258845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4709373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4968218                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877741                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916907                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176043810                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589714                       # Number of instructions committed
system.cpu.committedOps                      73417832                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895910                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232451                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895910                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691543                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686385                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933078                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176043810                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574735                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175844      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543753     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417832                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.956451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.630308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.956451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433991                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839012                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793852                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632864                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632864                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22689                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61418                       # number of overall misses
system.cpu.dcache.overall_misses::total         61418                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    885589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    885589000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    531694500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    531694500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1417283500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1417283500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1417283500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1417283500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877741                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694282                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003901                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22866.301738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22866.301738                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23434.020891                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23434.020891                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23076.028200                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23076.028200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23076.028200                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23076.028200                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43578                       # number of writebacks
system.cpu.dcache.writebacks::total             43578                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22689                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61418                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61418                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    846860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    846860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    509005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    509005500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1355865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1355865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1355865500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1355865500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21866.301738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21866.301738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22434.020891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22434.020891                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22076.028200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22076.028200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22076.028200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22076.028200                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.278327                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916907                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.918539                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.278327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834170                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916551                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916551                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916551                       # number of overall hits
system.cpu.icache.overall_hits::total        59916551                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55210500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55210500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55210500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55210500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55210500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916907                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916907                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916907                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916907                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916907                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 155085.674157                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 155085.674157                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 155085.674157                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 155085.674157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 155085.674157                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 155085.674157                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     54854500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54854500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     54854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     54854500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54854500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 154085.674157                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 154085.674157                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 154085.674157                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 154085.674157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 154085.674157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 154085.674157                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.104928                       # Cycle average of tags in use
system.l2.tags.total_refs                      106735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.412543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.430866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.545868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2005.128193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985403                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    878069                       # Number of tag accesses
system.l2.tags.data_accesses                   878069                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43578                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15991                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15991                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   259                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21359                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21359                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21618                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21618                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21618                       # number of overall hits
system.l2.overall_hits::total                   21618                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6439                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17370                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24165                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23809                       # number of overall misses
system.l2.overall_misses::total                 24165                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    304345500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     304345500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     54318500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54318500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    564496500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    564496500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      54318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     868842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        923160500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     54318500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    868842000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       923160500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15991                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45783                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45783                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961332                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448501                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524116                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527816                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524116                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527816                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 47265.957447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47265.957447                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 152580.056180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 152580.056180                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 32498.359240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 32498.359240                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 152580.056180                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 36492.166828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 38202.379474                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 152580.056180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 36492.166828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 38202.379474                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21746                       # number of writebacks
system.l2.writebacks::total                     21746                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6439                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17370                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17370                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24165                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    239955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50758500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50758500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    390796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    390796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50758500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    630752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    681510500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50758500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    630752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    681510500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448501                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527816                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 37265.957447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37265.957447                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 142580.056180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 142580.056180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 22498.359240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 22498.359240                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 142580.056180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 26492.166828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28202.379474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 142580.056180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 26492.166828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28202.379474                       # average overall mshr miss latency
system.l2.replacements                          22141                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6323.074778                       # Cycle average of tags in use
system.l3.tags.total_refs                       46010                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6833                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.733499                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        316.348090                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6006.726688                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.019308                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.366622                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.385930                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6832                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6778                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.416992                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98853                       # Number of tag accesses
system.l3.tags.data_accesses                    98853                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21746                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21746                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 60                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    60                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17272                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17272                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17332                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17332                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17332                       # number of overall hits
system.l3.overall_hits::total                   17332                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6477                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6833                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data               6477                       # number of overall misses
system.l3.overall_misses::total                  6833                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    168496500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     168496500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     46842500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18370500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     65213000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      46842500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     186867000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        233709500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     46842500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    186867000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       233709500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21746                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21746                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17370                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17726                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23809                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24165                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23809                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24165                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990682                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990682                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005642                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025612                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272040                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282764                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272040                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282764                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26414.249882                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26414.249882                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 131580.056180                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 187454.081633                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 143640.969163                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 131580.056180                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 28850.856878                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 34203.058686                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 131580.056180                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 28850.856878                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 34203.058686                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6833                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6833                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    104706500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    104706500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     43282500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17390500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     60673000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     43282500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    122097000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    165379500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     43282500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    122097000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    165379500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990682                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990682                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005642                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025612                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272040                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282764                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272040                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282764                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16414.249882                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16414.249882                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 121580.056180                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 177454.081633                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 133640.969163                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 121580.056180                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 18850.856878                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 24203.058686                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 121580.056180                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 18850.856878                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 24203.058686                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.membus.snoop_filter.tot_requests          6833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6833                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6833    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6833                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6837000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34169000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            297                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5696320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5722048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22142                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003539                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059387                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83619     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    297      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96991500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76136000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88021905000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17726                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21746                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             100                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17726                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70175                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2938304                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            46011                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.004662                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46010    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              46011                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44751000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36247500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

NVmain:

i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.subArrayEnergy 13.3658nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activeEnergy 10.7996nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.burstEnergy 2.56621nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.reads 1588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.activates 133
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.precharges 132
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankEnergy 13.3658nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeEnergy 10.7996nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstEnergy 2.56621nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bankPower 759.232W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activePower 613.461W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.burstPower 145.771W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.bandwidth 18.4739MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.dataCycles 6352
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.powerCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.utilization 0.000360819
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.reads 1588
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activates 133
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.precharges 132
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.activeCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.subArrayEnergy 7.43858nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activeEnergy 5.6028nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.burstEnergy 1.83578nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.reads 1136
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.activates 69
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.precharges 68
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankEnergy 7.43858nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeEnergy 5.6028nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstEnergy 1.83578nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bankPower 422.541W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activePower 318.262W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.burstPower 104.28W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.bandwidth 13.2156MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.dataCycles 4544
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.powerCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.utilization 0.000258118
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.reads 1136
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activates 69
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.precharges 68
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.activeCycles 17603240
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.standbyCycles 1139
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank1.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.subArrayEnergy 8.71925nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activeEnergy 5.7652nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.burstEnergy 2.95405nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.reads 1828
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.activates 71
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.precharges 70
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankEnergy 8.71925nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeEnergy 5.7652nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstEnergy 2.95405nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bankPower 495.289W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activePower 327.487W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.burstPower 167.802W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.bandwidth 21.266MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.dataCycles 7312
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.powerCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.utilization 0.000415351
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.reads 1828
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activates 71
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.precharges 70
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.activeCycles 17601712
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.standbyCycles 2667
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank2.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.subArrayEnergy 16.6781nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activeEnergy 12.992nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.burstEnergy 3.6861nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writeEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelledWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.pausedWrites 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausesPerRequest 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredPauses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averagePausedRequestProgress 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredProgresses 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.reads 2281
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.activates 160
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.precharges 159
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.worstCaseWrite 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num00Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num01Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num10Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.num11Writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.averageWriteTime 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.measuredWriteTimes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.mlcTimingHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.cancelCountHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpPauseHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.subarray0.wpCancelHisto {}
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankEnergy 16.6781nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeEnergy 12.992nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstEnergy 3.6861nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bankPower 947.383W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activePower 737.998W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.burstPower 209.385W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.bandwidth 26.5359MB/s
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.dataCycles 9124
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.powerCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.utilization 0.00051828
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.reads 2281
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activates 160
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.precharges 159
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.refreshes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.activeCycles 17604310
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.standbyCycles 69
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.slowExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.averageEndurance 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.bank3.worstCaseEndurance 18446744073709551615
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalEnergy 1.58607e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundEnergy 1.58598e+06nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activateEnergy 35.1596nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstEnergy 11.0421nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshEnergy 0nJ
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.totalPower 0.036037W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.backgroundPower 0.036036W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activatePower 7.98883e-07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.burstPower 2.50895e-07W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.refreshPower 0W
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.reads 6833
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.activeCycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.standbyCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitActiveCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fastExitPrechargeCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.slowExitCycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaits 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitTotal 0
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.actWaitAverage -nan
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitTotal 3
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.rrdWaitAverage 3
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaits 1
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitTotal 19
i0.defaultMemory.channel0.FRFCFS-WQF.channel0.rank0.fawWaitAverage 19
i0.defaultMemory.channel0.FRFCFS-WQF.mem_reads 6833
i0.defaultMemory.channel0.FRFCFS-WQF.mem_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_hits 6400
i0.defaultMemory.channel0.FRFCFS-WQF.rq_rb_miss 433
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_hits 0
i0.defaultMemory.channel0.FRFCFS-WQF.wq_rb_miss 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drains 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_writes_per_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_writes 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_writes 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_cycles 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_non_drain_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_drain_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_drain_spacing 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_drain_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_read_cycles 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_read_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_read_spacing 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_read_spacing 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_predrain_readqueue_size 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_predrain_readqueue_size 0
i0.defaultMemory.channel0.FRFCFS-WQF.total_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.average_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.minimum_reads_during_drain 10000000000
i0.defaultMemory.channel0.FRFCFS-WQF.maximum_reads_during_drain 0
i0.defaultMemory.channel0.FRFCFS-WQF.starvation_precharges 221
i0.defaultMemory.channel0.FRFCFS-WQF.averageLatency 18.1073
i0.defaultMemory.channel0.FRFCFS-WQF.averageQueueLatency 1
i0.defaultMemory.channel0.FRFCFS-WQF.averageTotalLatency 19.1073
i0.defaultMemory.channel0.FRFCFS-WQF.measuredLatencies 6833
i0.defaultMemory.channel0.FRFCFS-WQF.measuredQueueLatencies 6833
i0.defaultMemory.channel0.FRFCFS-WQF.measuredTotalLatencies 6833
i0.defaultMemory.channel0.FRFCFS-WQF.simulation_cycles 17604379
i0.defaultMemory.channel0.FRFCFS-WQF.wakeupCount 8129
i0.defaultMemory.totalReadRequests 6833
i0.defaultMemory.totalWriteRequests 0
i0.defaultMemory.successfulPrefetches 0
i0.defaultMemory.unsuccessfulPrefetches 0

