#
# Hermann Kopetz and J. Reisinger. The non-blocking write protocol
# nbw: A solution to a real-time synchronisation problem. In IEEE Real-
# Time Systems Symposium’93, pages 131–137, 1993.
#
# Writer, Locker-Reader, Reader-Locker.
#
# IS robust. But NOT triangular-race-free.
#
# Memory layout:
# 0 — buf
# 1 — counter
# 2 — spinlock counter
# 3 — z

thread release
initial	rel0
transition	rel0	rel1	write	1	2
end

thread writer
initial w00
transition w00 w0 local rounds 5
transition	w0	w0_1	local	buf	0
transition	w0_1	w1	local	counter	1
transition	w1	w21	read	cnt	counter
transition	w21	finish	check	>=	rounds	5
transition	w21	w22	check	<	rounds	5
transition	w22	w2	local	rounds + rounds 1
transition	w2	w3	write	+ cnt 1	counter
transition	w3	w4	write	666	buf
transition	w4	w5	write	+ cnt 2	counter

transition w5 w1 noop
end

thread lockerreader
initial acq0
transition	acq0	acq1	lock
transition	acq1	acq2	read	counter	2
transition	acq2	acq3	check 	== counter 1
transition	acq3	acq4	write	0	2
transition	acq4	enter	unlock

transition	enter	rel0	write	1	3

transition	rel0	r0	write	1	2

transition	r0	r0_1	local	buf	0
transition	r0_1	r1	local	counter	1
transition	r1	r2	read	cnt_b	counter
transition	r2	r3	read	value	buf
transition	r4	r5	read	cnt_e	counter
transition	r5	r0	check	|| != cnt_b cnt_e  == & cnt_b 1 1
transition	r5	r6	check	&& == cnt_b cnt_e  == & cnt_b 1 0
transition r6 acq0 noop
end

thread readerlocker
initial r0
transition	r0	r0_1	local	buf	0
transition	r0_1	r1	local	counter	1
transition	r1	r2	read	cnt_b	counter
transition	r2	r3	read	value	buf
transition	r4	r5	read	cnt_e	counter
transition	r5	r0	check	|| != cnt_b cnt_e  == & cnt_b 1 1
transition	r5	acq0	check	&& == cnt_b cnt_e  == & cnt_b 1 0

transition	acq0	acq1	lock
transition	acq1	acq2	read	counter	2
transition	acq2	acq3	check 	== counter 1
transition	acq3	acq4	write	0	2
transition	acq4	enter	unlock

transition	enter	rel0	read	z	3

transition	rel0	rel1	write	1	2
transition rel11	r0		noop
end
