
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000df66  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001ee  00802000  0000df66  0000dffa  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005d5  008021ee  008021ee  0000e1ea  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000e244  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000a90  00000000  00000000  0000e288  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001ee0e  00000000  00000000  0000ed18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006c28  00000000  00000000  0002db26  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00010da2  00000000  00000000  0003474e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002f5c  00000000  00000000  000454f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0004245a  00000000  00000000  0004844c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000cefc  00000000  00000000  0008a8a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a40  00000000  00000000  000977a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ee4c  00000000  00000000  000981e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 18 	jmp	0x3094	; 0x3094 <__ctors_end>
       4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
       8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
       c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      10:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      14:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      18:	0c 94 1c 19 	jmp	0x3238	; 0x3238 <__vector_6>
      1c:	0c 94 44 19 	jmp	0x3288	; 0x3288 <__vector_7>
      20:	0c 94 6c 19 	jmp	0x32d8	; 0x32d8 <__vector_8>
      24:	0c 94 94 19 	jmp	0x3328	; 0x3328 <__vector_9>
      28:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      2c:	0c 94 62 1a 	jmp	0x34c4	; 0x34c4 <__vector_11>
      30:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      34:	0c 94 65 3f 	jmp	0x7eca	; 0x7eca <__vector_13>
      38:	0c 94 bd 37 	jmp	0x6f7a	; 0x6f7a <__vector_14>
      3c:	0c 94 ea 37 	jmp	0x6fd4	; 0x6fd4 <__vector_15>
      40:	0c 94 17 38 	jmp	0x702e	; 0x702e <__vector_16>
      44:	0c 94 44 38 	jmp	0x7088	; 0x7088 <__vector_17>
      48:	0c 94 71 38 	jmp	0x70e2	; 0x70e2 <__vector_18>
      4c:	0c 94 9e 38 	jmp	0x713c	; 0x713c <__vector_19>
      50:	0c 94 cb 38 	jmp	0x7196	; 0x7196 <__vector_20>
      54:	0c 94 f8 38 	jmp	0x71f0	; 0x71f0 <__vector_21>
      58:	0c 94 25 39 	jmp	0x724a	; 0x724a <__vector_22>
      5c:	0c 94 52 39 	jmp	0x72a4	; 0x72a4 <__vector_23>
      60:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      64:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      68:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      6c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      70:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      74:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      78:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      7c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      80:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      84:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      88:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      8c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      90:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      94:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      98:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      9c:	0c 94 c0 34 	jmp	0x6980	; 0x6980 <__vector_39>
      a0:	0c 94 f2 34 	jmp	0x69e4	; 0x69e4 <__vector_40>
      a4:	0c 94 24 35 	jmp	0x6a48	; 0x6a48 <__vector_41>
      a8:	0c 94 56 35 	jmp	0x6aac	; 0x6aac <__vector_42>
      ac:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b8:	0c 94 8c 3f 	jmp	0x7f18	; 0x7f18 <__vector_46>
      bc:	0c 94 41 3b 	jmp	0x7682	; 0x7682 <__vector_47>
      c0:	0c 94 6e 3b 	jmp	0x76dc	; 0x76dc <__vector_48>
      c4:	0c 94 9b 3b 	jmp	0x7736	; 0x7736 <__vector_49>
      c8:	0c 94 c8 3b 	jmp	0x7790	; 0x7790 <__vector_50>
      cc:	0c 94 f5 3b 	jmp	0x77ea	; 0x77ea <__vector_51>
      d0:	0c 94 22 3c 	jmp	0x7844	; 0x7844 <__vector_52>
      d4:	0c 94 4f 3c 	jmp	0x789e	; 0x789e <__vector_53>
      d8:	0c 94 7c 3c 	jmp	0x78f8	; 0x78f8 <__vector_54>
      dc:	0c 94 a9 3c 	jmp	0x7952	; 0x7952 <__vector_55>
      e0:	0c 94 d6 3c 	jmp	0x79ac	; 0x79ac <__vector_56>
      e4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      e8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      ec:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      fc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     100:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     104:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     108:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     10c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     110:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     114:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     118:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     11c:	0c 94 f8 33 	jmp	0x67f0	; 0x67f0 <__vector_71>
     120:	0c 94 2a 34 	jmp	0x6854	; 0x6854 <__vector_72>
     124:	0c 94 5c 34 	jmp	0x68b8	; 0x68b8 <__vector_73>
     128:	0c 94 8e 34 	jmp	0x691c	; 0x691c <__vector_74>
     12c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     130:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     134:	0c 94 7f 39 	jmp	0x72fe	; 0x72fe <__vector_77>
     138:	0c 94 ac 39 	jmp	0x7358	; 0x7358 <__vector_78>
     13c:	0c 94 d9 39 	jmp	0x73b2	; 0x73b2 <__vector_79>
     140:	0c 94 06 3a 	jmp	0x740c	; 0x740c <__vector_80>
     144:	0c 94 33 3a 	jmp	0x7466	; 0x7466 <__vector_81>
     148:	0c 94 60 3a 	jmp	0x74c0	; 0x74c0 <__vector_82>
     14c:	0c 94 8d 3a 	jmp	0x751a	; 0x751a <__vector_83>
     150:	0c 94 ba 3a 	jmp	0x7574	; 0x7574 <__vector_84>
     154:	0c 94 e7 3a 	jmp	0x75ce	; 0x75ce <__vector_85>
     158:	0c 94 14 3b 	jmp	0x7628	; 0x7628 <__vector_86>
     15c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     160:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     164:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     168:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     16c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     170:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     174:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     178:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     17c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     180:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     184:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     188:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     18c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     190:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     194:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     198:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     19c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1ac:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1b0:	0c 94 03 3d 	jmp	0x7a06	; 0x7a06 <__vector_108>
     1b4:	0c 94 30 3d 	jmp	0x7a60	; 0x7a60 <__vector_109>
     1b8:	0c 94 5d 3d 	jmp	0x7aba	; 0x7aba <__vector_110>
     1bc:	0c 94 8a 3d 	jmp	0x7b14	; 0x7b14 <__vector_111>
     1c0:	0c 94 b7 3d 	jmp	0x7b6e	; 0x7b6e <__vector_112>
     1c4:	0c 94 e4 3d 	jmp	0x7bc8	; 0x7bc8 <__vector_113>
     1c8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1cc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1dc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1ec:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1f0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1f4:	0c 94 49 46 	jmp	0x8c92	; 0x8c92 <__vector_125>
     1f8:	0c 94 05 47 	jmp	0x8e0a	; 0x8e0a <__vector_126>
     1fc:	2a 41       	sbci	r18, 0x1A	; 26
     1fe:	2d 41       	sbci	r18, 0x1D	; 29
     200:	30 41       	sbci	r19, 0x10	; 16
     202:	33 41       	sbci	r19, 0x13	; 19
     204:	36 41       	sbci	r19, 0x16	; 22
     206:	39 41       	sbci	r19, 0x19	; 25
     208:	3c 41       	sbci	r19, 0x1C	; 28
     20a:	7d 48       	sbci	r23, 0x8D	; 141
     20c:	90 48       	sbci	r25, 0x80	; 128
     20e:	a3 48       	sbci	r26, 0x83	; 131
     210:	b6 48       	sbci	r27, 0x86	; 134
     212:	c9 48       	sbci	r28, 0x89	; 137
     214:	dc 48       	sbci	r29, 0x8C	; 140
     216:	ef 48       	sbci	r30, 0x8F	; 143
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE+0x23e>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE+0x16e>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <__trampolines_end>:
     2b8:	63 64       	ori	r22, 0x43	; 67
     2ba:	69 6e       	ori	r22, 0xE9	; 233
     2bc:	6f 70       	andi	r22, 0x0F	; 15
     2be:	73 75       	andi	r23, 0x53	; 83
     2c0:	78 58       	subi	r23, 0x88	; 136
     2c2:	5b 00       	.word	0x005b	; ????

000002c4 <PM_SINE_IP>:
     2c4:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     2d4:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     2e4:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     2f4:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     304:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     314:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     324:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     334:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     344:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     354:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     364:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     374:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     384:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     394:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     3a4:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     3b4:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     3c4:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     3d4:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     3e4:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     3f4:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     404:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     414:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     424:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     434:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     444:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     454:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     464:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     474:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     484:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     494:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     4a4:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     4b4:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     4c4:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     4d4:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     4e4:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     4f4:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     504:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     514:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     524:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     534:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     544:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     554:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     564:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     574:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     584:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     594:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     5a4:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     5b4:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     5c4:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     5d4:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     5e4:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     5fc:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     61c:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     62c:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     63c:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     64c:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     65c:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     66c:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     67c:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     68c:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     69c:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     6ac:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     6bc:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     6cc:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     6dc:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     6ec:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     6fc:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     70c:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     71c:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     72c:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     73c:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     74c:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     75c:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     76c:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     77c:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     78c:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     79c:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     7ac:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     7bc:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     7cc:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     7dc:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     7ec:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     7fc:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     80c:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     81c:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     82c:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     83c:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     84c:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     85c:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     86c:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     87c:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     88c:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     89c:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     8ac:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     8bc:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     8cc:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     8dc:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     8ec:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     8fc:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     90c:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     91c:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     92c:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     93c:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000944 <PM_SINE>:
     944:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     954:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     964:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     974:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     984:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     994:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     9a4:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     9b4:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     9c4:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     9d4:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     9e4:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     9f4:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     a04:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     a14:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     a24:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     a34:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     a44:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     a54:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     a64:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     a74:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     a84:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     a94:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     aa4:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     ab4:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     ac4:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     ad4:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     ae4:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     af4:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     b04:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     b14:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     b24:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     b34:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     b44:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     b54:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     b64:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     b74:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     b84:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     b94:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     ba4:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     bb4:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     bc4:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     bd4:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     be4:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     bf4:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     c04:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     c14:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     c24:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     c34:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     c44:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     c54:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     c64:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     c74:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     c84:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     c94:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     ca4:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     cb4:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     cc4:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     cd4:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     ce4:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     cf4:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     d04:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     d14:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     d24:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     d34:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     d44:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     d54:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     d64:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     d74:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     d84:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     d94:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     da4:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     db4:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     dc4:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     dd4:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     de4:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     df4:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     e04:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     e14:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     e24:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     e34:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     e44:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     e54:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     e64:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     e74:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     e84:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     e94:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     ea4:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     eb4:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     ec4:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     ed4:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     ee4:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     ef4:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     f04:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     f14:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     f24:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     f34:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     f44:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
     f54:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
     f64:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
     f74:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
     f84:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
     f94:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
     fa4:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
     fb4:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
     fc4:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
     fd4:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
     fe4:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
     ff4:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    1004:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1014:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1024:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1034:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1044:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1054:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1064:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1074:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1084:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1094:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    10a4:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    10b4:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    10c4:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    10d4:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    10e4:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    10f4:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    1104:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1114:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1124:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1134:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1144:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1154:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1164:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1174:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1184:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1194:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    11a4:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    11b4:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    11c4:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    11d4:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    11e4:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    11f4:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    1204:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1214:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1224:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1234:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1244:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1254:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1264:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1274:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1284:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1294:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    12a4:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    12b4:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    12c4:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    12d4:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    12e4:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    12f4:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    1304:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1314:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1324:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1334:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1344:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1354:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1364:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1374:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1384:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1394:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    13a4:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    13b4:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    13c4:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    13d4:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    13e4:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    13f4:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    1404:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1414:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1424:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1434:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1444:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1454:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1464:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1474:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1484:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1494:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    14a4:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    14b4:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    14c4:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    14d4:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    14e4:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    14f4:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    1504:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1514:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1524:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1534:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1544:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1554:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1564:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1574:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1584:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1594:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    15a4:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    15b4:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    15c4:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    15d4:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    15e4:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    15f4:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1604:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1614:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1624:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1634:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1644:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1654:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1664:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1674:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1684:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1694:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    16a4:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    16b4:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    16c4:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    16d4:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    16e4:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    16f4:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1704:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1714:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1724:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1734:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1744:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1754:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1764:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1774:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1784:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1794:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    17a4:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    17b4:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    17c4:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    17d4:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    17e4:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    17f4:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1804:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1814:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1824:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1834:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1844:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1854:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1864:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1874:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1884:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1894:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    18a4:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    18b4:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    18c4:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    18d4:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    18e4:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    18f4:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1904:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1914:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1924:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1934:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1944:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1954:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1964:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1974:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1984:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1994:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    19a4:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    19b4:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    19c4:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    19d4:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    19e4:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    19f4:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1a04:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1a14:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1a24:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1a34:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1a44:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1a54:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1a64:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1a74:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1a84:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1a94:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1aa4:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1ab4:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1ac4:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1ad4:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1ae4:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1af4:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1b04:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1b14:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1b24:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1b34:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1b44:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1b54:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1b64:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1b74:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1b84:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1b94:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1ba4:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1bb4:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1bc4:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1bd4:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1be4:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1bf4:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1c04:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1c14:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1c24:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1c34:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1c44:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1c54:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1c64:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1c74:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1c84:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1c94:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1ca4:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1cb4:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1cc4:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1cd4:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1ce4:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1cf4:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1d04:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1d14:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1d24:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1d34:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1d44:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1d54:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1d64:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1d74:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1d84:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1d94:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1da4:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1db4:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1dc4:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1dd4:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1de4:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1df4:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1e04:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1e14:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1e24:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1e34:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1e44:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1e54:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1e64:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1e74:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1e84:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1e94:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1ea4:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1eb4:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1ec4:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1ed4:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1ee4:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1ef4:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1f04:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1f14:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1f24:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1f34:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1f44:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    1f54:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    1f64:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    1f74:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    1f84:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    1f94:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    1fa4:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    1fb4:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    1fc4:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    1fd4:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    1fe4:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    1ff4:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    2004:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2014:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2024:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2034:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2044:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2054:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2064:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2074:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2084:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2094:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    20a4:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    20b4:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    20c4:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    20d4:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    20e4:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    20f4:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    2104:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2114:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2124:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2134:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2144:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2154:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2164:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2174:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2184:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2194:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    21a4:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    21b4:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    21c4:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    21d4:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    21e4:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    21f4:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    2204:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2214:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2224:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2234:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2244:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2254:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2264:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2274:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2284:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2294:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    22a4:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    22b4:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    22c4:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    22d4:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    22e4:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    22f4:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    2304:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2314:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2324:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2334:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2344:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2354:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2364:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2374:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2384:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2394:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    23a4:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    23b4:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    23c4:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    23d4:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    23e4:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    23f4:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    2404:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2414:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2424:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2434:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2444:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2454:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2464:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2474:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2484:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2494:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    24a4:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    24b4:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    24c4:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    24d4:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    24e4:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    24f4:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    2504:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2514:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2524:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2534:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2544:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2554:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2564:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2574:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2584:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2594:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    25a4:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    25b4:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    25c4:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    25d4:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    25e4:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    25f4:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2604:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2614:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2624:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2634:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2644:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2654:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2664:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2674:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2684:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2694:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    26a4:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    26b4:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    26c4:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    26d4:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    26e4:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    26f4:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2704:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2714:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2724:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2734:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2744:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2754:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2764:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2774:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2784:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2794:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    27a4:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    27b4:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    27c4:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    27d4:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    27e4:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    27f4:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2804:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2814:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2824:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2834:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2844:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2854:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2864:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2874:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2884:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2894:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    28a4:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    28b4:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    28c4:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    28d4:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    28e4:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    28f4:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2904:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2914:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2924:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2934:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002944 <PM_IP_CMD_3LONGARG>:
    2944:	25 6c 64 2c 25 6c 64 2c 25 6c 64 00                 %ld,%ld,%ld.

00002950 <PM_IP_CMD_1INTARG>:
    2950:	25 64 00                                            %d.

00002953 <PM_UNKNOWN_01>:
    2953:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    2963:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    2973:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    2983:	6c 70 0d 0a 00                                      lp...

00002988 <PM_IP_CMD_help>:
    2988:	68 65 6c 70 00                                      help.

0000298d <PM_IP_CMD_info>:
    298d:	69 6e 66 6f 3d 00                                   info=.

00002993 <PM_IP_CMD_dds>:
    2993:	64 64 73 3d 00                                      dds=.

00002998 <PM_IP_CMD_dac>:
    2998:	64 61 63 3d 00                                      dac=.

0000299d <PM_IP_CMD_adc>:
    299d:	61 64 63 3d 00                                      adc=.

000029a2 <PM_IP_CMD_CmdLine>:
    29a2:	0d 0a 3e 20 00                                      ..> .

000029a7 <PM_IP_CMD_NewLine>:
    29a7:	0d 0a 00                                            ...

000029aa <PM_HELP_06>:
    29aa:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 31     info=..0: OFF, 1
    29ba:	3a 20 4f 4e 0d 0a 00                                : ON...

000029c1 <PM_HELP_05>:
    29c1:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    29d1:	6d 61 74 69 6f 6e 20 70 61 67 65 20 61 62 6f 75     mation page abou
    29e1:	74 20 61 6c 6c 20 61 76 61 69 6c 61 62 6c 65 20     t all available 
    29f1:	63 6f 6d 6d 61 6e 64 73 0d 0a 00                    commands...

000029fc <PM_HELP_04B>:
    29fc:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    2a0c:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    2a1c:	65 67 0d 0a 00                                      eg...

00002a21 <PM_HELP_04A>:
    2a21:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    2a31:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    2a41:	20 62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00         b: DDS1 mHz, .

00002a50 <PM_HELP_03>:
    2a50:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    2a60:	43 42 20 6f 66 66 2c 20 31 3a 20 74 75 72 6e 20     CB off, 1: turn 
    2a70:	44 41 43 42 20 6f 6e 0d 0a 00                       DACB on...

00002a7a <PM_HELP_02>:
    2a7a:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    2a8a:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    2a9a:	20 31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e      1: turn ADCA an
    2aaa:	64 20 41 44 43 42 20 6f 6e 0d 0a 00                 d ADCB on...

00002ab6 <PM_HELP_01>:
    2ab6:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    2ac6:	2a 2a 0d 0a 2a 20 43 4f 4d 4d 41 4e 44 53 20 2a     **..* COMMANDS *
    2ad6:	0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a     ..************..
    2ae6:	0d 0a 00                                            ...

00002ae9 <PM_TWI1_INIT_ONBOARD_01>:
    2ae9:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00002af9 <PM_TWI1_INIT_BARO_06>:
    2af9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2b09:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2b19:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002b2a <PM_TWI1_INIT_BARO_05>:
    2b2a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2b3a:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002b48 <PM_TWI1_INIT_BARO_04>:
    2b48:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2b58:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    2b68:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    2b78:	64 29 0d 0a 00                                      d)...

00002b7d <PM_TWI1_INIT_BARO_03>:
    2b7d:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    2b8d:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    2b9d:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    2bad:	20 25 64 0d 0a 00                                    %d...

00002bb3 <PM_TWI1_INIT_BARO_02>:
    2bb3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2bc3:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    2bd3:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    2be3:	64 29 0d 0a 00                                      d)...

00002be8 <PM_TWI1_INIT_BARO_01>:
    2be8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    2bf8:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    2c08:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    2c18:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00002c24 <PM_TWI1_INIT_GYRO_05>:
    2c24:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2c34:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2c44:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002c55 <PM_TWI1_INIT_GYRO_04>:
    2c55:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2c65:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002c73 <PM_TWI1_INIT_GYRO_03>:
    2c73:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2c83:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    2c93:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    2ca3:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00002cae <PM_TWI1_INIT_GYRO_02>:
    2cae:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2cbe:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    2cce:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    2cde:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00002ce8 <PM_TWI1_INIT_GYRO_01>:
    2ce8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    2cf8:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    2d08:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    2d18:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00002d25 <PM_TWI1_INIT_HYGRO_05>:
    2d25:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2d35:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2d45:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002d56 <PM_TWI1_INIT_HYGRO_04>:
    2d56:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2d66:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002d74 <PM_TWI1_INIT_HYGRO_03>:
    2d74:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2d84:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2d94:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    2da4:	0a 00                                               ..

00002da6 <PM_TWI1_INIT_HYGRO_02>:
    2da6:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2db6:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2dc6:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    2dd6:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    2de6:	6f 6e 73 65 0d 0a 00                                onse...

00002ded <PM_TWI1_INIT_HYGRO_01>:
    2ded:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    2dfd:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    2e0d:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    2e1d:	25 30 32 58 0d 0a 00                                %02X...

00002e24 <PM_INFO_PART_L2P4>:
    2e24:	47 79 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 64     Gyro_Temp=%c%02d
    2e34:	2e 25 30 32 64 43 20 28 25 2b 30 36 64 29 0d 0a     .%02dC (%+06d)..
    2e44:	0d 0a 00                                            ...

00002e47 <PM_INFO_PART_L2P3B>:
    2e47:	4d 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mz=%c%03ld.%03ld
    2e57:	75 54 20 28 25 2b 30 36 64 29 09 20 09 00           uT (%+06d). ..

00002e65 <PM_INFO_PART_L2P3A>:
    2e65:	4d 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mx=%c%03ld.%03ld
    2e75:	75 54 20 28 25 2b 30 36 64 29 2c 20 4d 79 3d 25     uT (%+06d), My=%
    2e85:	63 25 30 33 6c 64 2e 25 30 33 6c 64 75 54 20 28     c%03ld.%03lduT (
    2e95:	25 2b 30 36 64 29 2c 20 00                          %+06d), .

00002e9e <PM_INFO_PART_L2P2B>:
    2e9e:	47 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gz=%c%03ld.%03ld
    2eae:	64 70 73 20 28 25 30 36 64 29 09 20 09 00           dps (%06d). ..

00002ebc <PM_INFO_PART_L2P2A>:
    2ebc:	47 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gx=%c%03ld.%03ld
    2ecc:	64 70 73 20 28 25 2b 30 36 64 29 2c 20 47 79 3d     dps (%+06d), Gy=
    2edc:	25 63 25 30 33 6c 64 2e 25 30 33 6c 64 64 70 73     %c%03ld.%03lddps
    2eec:	20 28 25 2b 30 36 64 29 2c 20 00                     (%+06d), .

00002ef7 <PM_INFO_PART_L2P1B>:
    2ef7:	41 7a 3d 25 63 25 30 31 64 2e 25 30 33 64 67 20     Az=%c%01d.%03dg 
    2f07:	28 25 2b 30 36 64 29 09 20 09 00                    (%+06d). ..

00002f12 <PM_INFO_PART_L2P1A>:
    2f12:	09 41 78 3d 25 63 25 30 31 64 2e 25 30 33 64 67     .Ax=%c%01d.%03dg
    2f22:	20 28 25 2b 30 36 64 29 2c 20 41 79 3d 25 63 25      (%+06d), Ay=%c%
    2f32:	30 31 64 2e 25 30 33 64 67 20 28 25 2b 30 36 64     01d.%03dg (%+06d
    2f42:	29 2c 20 00                                         ), .

00002f46 <PM_INFO_PART_L1P3>:
    2f46:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32     Hygro_Temp=%c%02
    2f56:	64 2e 25 30 32 64 43 2c 20 48 79 67 72 6f 5f 52     d.%02dC, Hygro_R
    2f66:	65 6c 48 3d 25 30 32 64 2e 25 30 32 64 25 25 0d     elH=%02d.%02d%%.
    2f76:	0a 00                                               ..

00002f78 <PM_INFO_PART_L1P2>:
    2f78:	42 61 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 6c     Baro_Temp=%c%02l
    2f88:	64 2e 25 30 32 6c 64 43 2c 20 42 61 72 6f 5f 50     d.%02ldC, Baro_P
    2f98:	3d 25 34 6c 64 2e 25 30 32 6c 64 68 50 61 09 20     =%4ld.%02ldhPa. 
    2fa8:	09 00                                               ..

00002faa <PM_INFO_PART_L1P1C>:
    2faa:	6d 50 5f 54 65 6d 70 3d 25 63 25 30 32 64 2e 25     mP_Temp=%c%02d.%
    2fba:	30 32 64 43 09 20 09 00                             02dC. ..

00002fc2 <PM_INFO_PART_L1P1B>:
    2fc2:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
    2fd2:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
    2fe2:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

00002fec <PM_INFO_PART_L1P1A>:
    2fec:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
    2ffc:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
    300c:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
    301c:	6d 56 2c 20 00                                      mV, .

00003021 <PM_USBINIT_HEADER_04>:
    3021:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3031:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
    3041:	0a 0d 0a 00                                         ....

00003045 <PM_USBINIT_HEADER_03>:
    3045:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
    3055:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
    3065:	0a 00                                               ..

00003067 <PM_USBINIT_HEADER_02>:
    3067:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
    3077:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3087:	3d 3d 3d 0d 0a 00                                   ===...

0000308d <PM_USBINIT_HEADER_01>:
    308d:	0d 0a 0d 0a 0d 0a 00                                .......

00003094 <__ctors_end>:
    3094:	11 24       	eor	r1, r1
    3096:	1f be       	out	0x3f, r1	; 63
    3098:	cf ef       	ldi	r28, 0xFF	; 255
    309a:	cd bf       	out	0x3d, r28	; 61
    309c:	df e5       	ldi	r29, 0x5F	; 95
    309e:	de bf       	out	0x3e, r29	; 62
    30a0:	00 e0       	ldi	r16, 0x00	; 0
    30a2:	0c bf       	out	0x3c, r16	; 60

000030a4 <__do_copy_data>:
    30a4:	11 e2       	ldi	r17, 0x21	; 33
    30a6:	a0 e0       	ldi	r26, 0x00	; 0
    30a8:	b0 e2       	ldi	r27, 0x20	; 32
    30aa:	e6 e6       	ldi	r30, 0x66	; 102
    30ac:	ff ed       	ldi	r31, 0xDF	; 223
    30ae:	00 e0       	ldi	r16, 0x00	; 0
    30b0:	0b bf       	out	0x3b, r16	; 59
    30b2:	02 c0       	rjmp	.+4      	; 0x30b8 <__do_copy_data+0x14>
    30b4:	07 90       	elpm	r0, Z+
    30b6:	0d 92       	st	X+, r0
    30b8:	ae 3e       	cpi	r26, 0xEE	; 238
    30ba:	b1 07       	cpc	r27, r17
    30bc:	d9 f7       	brne	.-10     	; 0x30b4 <__do_copy_data+0x10>

000030be <__do_clear_bss>:
    30be:	27 e2       	ldi	r18, 0x27	; 39
    30c0:	ae ee       	ldi	r26, 0xEE	; 238
    30c2:	b1 e2       	ldi	r27, 0x21	; 33
    30c4:	01 c0       	rjmp	.+2      	; 0x30c8 <.do_clear_bss_start>

000030c6 <.do_clear_bss_loop>:
    30c6:	1d 92       	st	X+, r1

000030c8 <.do_clear_bss_start>:
    30c8:	a3 3c       	cpi	r26, 0xC3	; 195
    30ca:	b2 07       	cpc	r27, r18
    30cc:	e1 f7       	brne	.-8      	; 0x30c6 <.do_clear_bss_loop>
    30ce:	0e 94 03 51 	call	0xa206	; 0xa206 <main>
    30d2:	0c 94 b1 6f 	jmp	0xdf62	; 0xdf62 <_exit>

000030d6 <__bad_interrupt>:
    30d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000030da <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    30da:	83 30       	cpi	r24, 0x03	; 3
    30dc:	10 f4       	brcc	.+4      	; 0x30e2 <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    30de:	80 e0       	ldi	r24, 0x00	; 0
    30e0:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    30e2:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    30e4:	08 95       	ret

000030e6 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    30e6:	cf 93       	push	r28
    30e8:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    30ea:	48 2f       	mov	r20, r24
    30ec:	50 e0       	ldi	r21, 0x00	; 0
    30ee:	fa 01       	movw	r30, r20
    30f0:	71 96       	adiw	r30, 0x11	; 17
    30f2:	e2 95       	swap	r30
    30f4:	f2 95       	swap	r31
    30f6:	f0 7f       	andi	r31, 0xF0	; 240
    30f8:	fe 27       	eor	r31, r30
    30fa:	e0 7f       	andi	r30, 0xF0	; 240
    30fc:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
    30fe:	a0 e0       	ldi	r26, 0x00	; 0
    3100:	b1 e0       	ldi	r27, 0x01	; 1
    3102:	14 96       	adiw	r26, 0x04	; 4
    3104:	9c 91       	ld	r25, X
    3106:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
    3108:	13 96       	adiw	r26, 0x03	; 3
    310a:	6c 91       	ld	r22, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    310c:	da 01       	movw	r26, r20
    310e:	14 96       	adiw	r26, 0x04	; 4
    3110:	21 e0       	ldi	r18, 0x01	; 1
    3112:	30 e0       	ldi	r19, 0x00	; 0
    3114:	e9 01       	movw	r28, r18
    3116:	08 2e       	mov	r0, r24
    3118:	02 c0       	rjmp	.+4      	; 0x311e <dma_interrupt+0x38>
    311a:	cc 0f       	add	r28, r28
    311c:	dd 1f       	adc	r29, r29
    311e:	0a 94       	dec	r0
    3120:	e2 f7       	brpl	.-8      	; 0x311a <dma_interrupt+0x34>
    3122:	0a 2e       	mov	r0, r26
    3124:	02 c0       	rjmp	.+4      	; 0x312a <dma_interrupt+0x44>
    3126:	22 0f       	add	r18, r18
    3128:	33 1f       	adc	r19, r19
    312a:	0a 94       	dec	r0
    312c:	e2 f7       	brpl	.-8      	; 0x3126 <dma_interrupt+0x40>
    312e:	2c 2b       	or	r18, r28
    3130:	62 23       	and	r22, r18
	if (error_completed & (1 << (num + 4))) {
    3132:	70 e0       	ldi	r23, 0x00	; 0
    3134:	eb 01       	movw	r28, r22
    3136:	0a 2e       	mov	r0, r26
    3138:	02 c0       	rjmp	.+4      	; 0x313e <dma_interrupt+0x58>
    313a:	d5 95       	asr	r29
    313c:	c7 95       	ror	r28
    313e:	0a 94       	dec	r0
    3140:	e2 f7       	brpl	.-8      	; 0x313a <dma_interrupt+0x54>
    3142:	c0 fd       	sbrc	r28, 0
    3144:	1a c0       	rjmp	.+52     	; 0x317a <dma_interrupt+0x94>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
    3146:	08 2e       	mov	r0, r24
    3148:	02 c0       	rjmp	.+4      	; 0x314e <dma_interrupt+0x68>
    314a:	75 95       	asr	r23
    314c:	67 95       	ror	r22
    314e:	0a 94       	dec	r0
    3150:	e2 f7       	brpl	.-8      	; 0x314a <dma_interrupt+0x64>
    3152:	60 fd       	sbrc	r22, 0
    3154:	14 c0       	rjmp	.+40     	; 0x317e <dma_interrupt+0x98>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    3156:	29 23       	and	r18, r25
	if (busy_pending & (1 << (num + 4))) {
    3158:	30 e0       	ldi	r19, 0x00	; 0
    315a:	b9 01       	movw	r22, r18
    315c:	02 c0       	rjmp	.+4      	; 0x3162 <dma_interrupt+0x7c>
    315e:	75 95       	asr	r23
    3160:	67 95       	ror	r22
    3162:	aa 95       	dec	r26
    3164:	e2 f7       	brpl	.-8      	; 0x315e <dma_interrupt+0x78>
    3166:	60 fd       	sbrc	r22, 0
    3168:	0c c0       	rjmp	.+24     	; 0x3182 <dma_interrupt+0x9c>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
    316a:	02 c0       	rjmp	.+4      	; 0x3170 <dma_interrupt+0x8a>
    316c:	35 95       	asr	r19
    316e:	27 95       	ror	r18
    3170:	8a 95       	dec	r24
    3172:	e2 f7       	brpl	.-8      	; 0x316c <dma_interrupt+0x86>
    3174:	82 2f       	mov	r24, r18
    3176:	81 70       	andi	r24, 0x01	; 1
    3178:	05 c0       	rjmp	.+10     	; 0x3184 <dma_interrupt+0x9e>
    317a:	84 e0       	ldi	r24, 0x04	; 4
    317c:	03 c0       	rjmp	.+6      	; 0x3184 <dma_interrupt+0x9e>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
    317e:	83 e0       	ldi	r24, 0x03	; 3
    3180:	01 c0       	rjmp	.+2      	; 0x3184 <dma_interrupt+0x9e>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
    3182:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    3184:	91 81       	ldd	r25, Z+1	; 0x01
    3186:	90 63       	ori	r25, 0x30	; 48
    3188:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
    318a:	44 0f       	add	r20, r20
    318c:	55 1f       	adc	r21, r21
    318e:	fa 01       	movw	r30, r20
    3190:	e1 57       	subi	r30, 0x71	; 113
    3192:	f8 4d       	sbci	r31, 0xD8	; 216
    3194:	01 90       	ld	r0, Z+
    3196:	f0 81       	ld	r31, Z
    3198:	e0 2d       	mov	r30, r0
    319a:	30 97       	sbiw	r30, 0x00	; 0
    319c:	09 f0       	breq	.+2      	; 0x31a0 <dma_interrupt+0xba>
		dma_data[num].callback(status);
    319e:	19 95       	eicall
	}
}
    31a0:	df 91       	pop	r29
    31a2:	cf 91       	pop	r28
    31a4:	08 95       	ret

000031a6 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    31a6:	cf 93       	push	r28
    31a8:	df 93       	push	r29
    31aa:	1f 92       	push	r1
    31ac:	cd b7       	in	r28, 0x3d	; 61
    31ae:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    31b0:	61 e0       	ldi	r22, 0x01	; 1
    31b2:	80 e0       	ldi	r24, 0x00	; 0
    31b4:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    31b8:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    31bc:	8f 3f       	cpi	r24, 0xFF	; 255
    31be:	09 f4       	brne	.+2      	; 0x31c2 <dma_enable+0x1c>
    31c0:	ff cf       	rjmp	.-2      	; 0x31c0 <dma_enable+0x1a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31c2:	8f b7       	in	r24, 0x3f	; 63
    31c4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    31c6:	f8 94       	cli
	return flags;
    31c8:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    31ca:	ed ea       	ldi	r30, 0xAD	; 173
    31cc:	f7 e2       	ldi	r31, 0x27	; 39
    31ce:	81 81       	ldd	r24, Z+1	; 0x01
    31d0:	8f 5f       	subi	r24, 0xFF	; 255
    31d2:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    31d4:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    31d6:	e0 e0       	ldi	r30, 0x00	; 0
    31d8:	f1 e0       	ldi	r31, 0x01	; 1
    31da:	80 e4       	ldi	r24, 0x40	; 64
    31dc:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
    31de:	80 e8       	ldi	r24, 0x80	; 128
    31e0:	80 83       	st	Z, r24
}
    31e2:	0f 90       	pop	r0
    31e4:	df 91       	pop	r29
    31e6:	cf 91       	pop	r28
    31e8:	08 95       	ret

000031ea <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    31ea:	cf 93       	push	r28
    31ec:	df 93       	push	r29
    31ee:	1f 92       	push	r1
    31f0:	cd b7       	in	r28, 0x3d	; 61
    31f2:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    31f4:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    31f8:	61 e0       	ldi	r22, 0x01	; 1
    31fa:	80 e0       	ldi	r24, 0x00	; 0
    31fc:	0e 94 4e 59 	call	0xb29c	; 0xb29c <sysclk_disable_module>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    3200:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    3204:	81 11       	cpse	r24, r1
    3206:	01 c0       	rjmp	.+2      	; 0x320a <dma_disable+0x20>
    3208:	ff cf       	rjmp	.-2      	; 0x3208 <dma_disable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    320a:	8f b7       	in	r24, 0x3f	; 63
    320c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    320e:	f8 94       	cli
	return flags;
    3210:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    3212:	ed ea       	ldi	r30, 0xAD	; 173
    3214:	f7 e2       	ldi	r31, 0x27	; 39
    3216:	81 81       	ldd	r24, Z+1	; 0x01
    3218:	81 50       	subi	r24, 0x01	; 1
    321a:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    321c:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    321e:	0f 90       	pop	r0
    3220:	df 91       	pop	r29
    3222:	cf 91       	pop	r28
    3224:	08 95       	ret

00003226 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    3226:	e8 2f       	mov	r30, r24
    3228:	f0 e0       	ldi	r31, 0x00	; 0
    322a:	ee 0f       	add	r30, r30
    322c:	ff 1f       	adc	r31, r31
    322e:	e1 57       	subi	r30, 0x71	; 113
    3230:	f8 4d       	sbci	r31, 0xD8	; 216
    3232:	60 83       	st	Z, r22
    3234:	71 83       	std	Z+1, r23	; 0x01
    3236:	08 95       	ret

00003238 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    3238:	1f 92       	push	r1
    323a:	0f 92       	push	r0
    323c:	0f b6       	in	r0, 0x3f	; 63
    323e:	0f 92       	push	r0
    3240:	11 24       	eor	r1, r1
    3242:	0b b6       	in	r0, 0x3b	; 59
    3244:	0f 92       	push	r0
    3246:	2f 93       	push	r18
    3248:	3f 93       	push	r19
    324a:	4f 93       	push	r20
    324c:	5f 93       	push	r21
    324e:	6f 93       	push	r22
    3250:	7f 93       	push	r23
    3252:	8f 93       	push	r24
    3254:	9f 93       	push	r25
    3256:	af 93       	push	r26
    3258:	bf 93       	push	r27
    325a:	ef 93       	push	r30
    325c:	ff 93       	push	r31
	dma_interrupt(0);
    325e:	80 e0       	ldi	r24, 0x00	; 0
    3260:	42 df       	rcall	.-380    	; 0x30e6 <dma_interrupt>
}
    3262:	ff 91       	pop	r31
    3264:	ef 91       	pop	r30
    3266:	bf 91       	pop	r27
    3268:	af 91       	pop	r26
    326a:	9f 91       	pop	r25
    326c:	8f 91       	pop	r24
    326e:	7f 91       	pop	r23
    3270:	6f 91       	pop	r22
    3272:	5f 91       	pop	r21
    3274:	4f 91       	pop	r20
    3276:	3f 91       	pop	r19
    3278:	2f 91       	pop	r18
    327a:	0f 90       	pop	r0
    327c:	0b be       	out	0x3b, r0	; 59
    327e:	0f 90       	pop	r0
    3280:	0f be       	out	0x3f, r0	; 63
    3282:	0f 90       	pop	r0
    3284:	1f 90       	pop	r1
    3286:	18 95       	reti

00003288 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    3288:	1f 92       	push	r1
    328a:	0f 92       	push	r0
    328c:	0f b6       	in	r0, 0x3f	; 63
    328e:	0f 92       	push	r0
    3290:	11 24       	eor	r1, r1
    3292:	0b b6       	in	r0, 0x3b	; 59
    3294:	0f 92       	push	r0
    3296:	2f 93       	push	r18
    3298:	3f 93       	push	r19
    329a:	4f 93       	push	r20
    329c:	5f 93       	push	r21
    329e:	6f 93       	push	r22
    32a0:	7f 93       	push	r23
    32a2:	8f 93       	push	r24
    32a4:	9f 93       	push	r25
    32a6:	af 93       	push	r26
    32a8:	bf 93       	push	r27
    32aa:	ef 93       	push	r30
    32ac:	ff 93       	push	r31
	dma_interrupt(1);
    32ae:	81 e0       	ldi	r24, 0x01	; 1
    32b0:	1a df       	rcall	.-460    	; 0x30e6 <dma_interrupt>
}
    32b2:	ff 91       	pop	r31
    32b4:	ef 91       	pop	r30
    32b6:	bf 91       	pop	r27
    32b8:	af 91       	pop	r26
    32ba:	9f 91       	pop	r25
    32bc:	8f 91       	pop	r24
    32be:	7f 91       	pop	r23
    32c0:	6f 91       	pop	r22
    32c2:	5f 91       	pop	r21
    32c4:	4f 91       	pop	r20
    32c6:	3f 91       	pop	r19
    32c8:	2f 91       	pop	r18
    32ca:	0f 90       	pop	r0
    32cc:	0b be       	out	0x3b, r0	; 59
    32ce:	0f 90       	pop	r0
    32d0:	0f be       	out	0x3f, r0	; 63
    32d2:	0f 90       	pop	r0
    32d4:	1f 90       	pop	r1
    32d6:	18 95       	reti

000032d8 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    32d8:	1f 92       	push	r1
    32da:	0f 92       	push	r0
    32dc:	0f b6       	in	r0, 0x3f	; 63
    32de:	0f 92       	push	r0
    32e0:	11 24       	eor	r1, r1
    32e2:	0b b6       	in	r0, 0x3b	; 59
    32e4:	0f 92       	push	r0
    32e6:	2f 93       	push	r18
    32e8:	3f 93       	push	r19
    32ea:	4f 93       	push	r20
    32ec:	5f 93       	push	r21
    32ee:	6f 93       	push	r22
    32f0:	7f 93       	push	r23
    32f2:	8f 93       	push	r24
    32f4:	9f 93       	push	r25
    32f6:	af 93       	push	r26
    32f8:	bf 93       	push	r27
    32fa:	ef 93       	push	r30
    32fc:	ff 93       	push	r31
	dma_interrupt(2);
    32fe:	82 e0       	ldi	r24, 0x02	; 2
    3300:	f2 de       	rcall	.-540    	; 0x30e6 <dma_interrupt>
}
    3302:	ff 91       	pop	r31
    3304:	ef 91       	pop	r30
    3306:	bf 91       	pop	r27
    3308:	af 91       	pop	r26
    330a:	9f 91       	pop	r25
    330c:	8f 91       	pop	r24
    330e:	7f 91       	pop	r23
    3310:	6f 91       	pop	r22
    3312:	5f 91       	pop	r21
    3314:	4f 91       	pop	r20
    3316:	3f 91       	pop	r19
    3318:	2f 91       	pop	r18
    331a:	0f 90       	pop	r0
    331c:	0b be       	out	0x3b, r0	; 59
    331e:	0f 90       	pop	r0
    3320:	0f be       	out	0x3f, r0	; 63
    3322:	0f 90       	pop	r0
    3324:	1f 90       	pop	r1
    3326:	18 95       	reti

00003328 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    3328:	1f 92       	push	r1
    332a:	0f 92       	push	r0
    332c:	0f b6       	in	r0, 0x3f	; 63
    332e:	0f 92       	push	r0
    3330:	11 24       	eor	r1, r1
    3332:	0b b6       	in	r0, 0x3b	; 59
    3334:	0f 92       	push	r0
    3336:	2f 93       	push	r18
    3338:	3f 93       	push	r19
    333a:	4f 93       	push	r20
    333c:	5f 93       	push	r21
    333e:	6f 93       	push	r22
    3340:	7f 93       	push	r23
    3342:	8f 93       	push	r24
    3344:	9f 93       	push	r25
    3346:	af 93       	push	r26
    3348:	bf 93       	push	r27
    334a:	ef 93       	push	r30
    334c:	ff 93       	push	r31
	dma_interrupt(3);
    334e:	83 e0       	ldi	r24, 0x03	; 3
    3350:	ca de       	rcall	.-620    	; 0x30e6 <dma_interrupt>
}
    3352:	ff 91       	pop	r31
    3354:	ef 91       	pop	r30
    3356:	bf 91       	pop	r27
    3358:	af 91       	pop	r26
    335a:	9f 91       	pop	r25
    335c:	8f 91       	pop	r24
    335e:	7f 91       	pop	r23
    3360:	6f 91       	pop	r22
    3362:	5f 91       	pop	r21
    3364:	4f 91       	pop	r20
    3366:	3f 91       	pop	r19
    3368:	2f 91       	pop	r18
    336a:	0f 90       	pop	r0
    336c:	0b be       	out	0x3b, r0	; 59
    336e:	0f 90       	pop	r0
    3370:	0f be       	out	0x3f, r0	; 63
    3372:	0f 90       	pop	r0
    3374:	1f 90       	pop	r1
    3376:	18 95       	reti

00003378 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    3378:	cf 93       	push	r28
    337a:	df 93       	push	r29
    337c:	1f 92       	push	r1
    337e:	cd b7       	in	r28, 0x3d	; 61
    3380:	de b7       	in	r29, 0x3e	; 62
    3382:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    3384:	e8 2f       	mov	r30, r24
    3386:	f0 e0       	ldi	r31, 0x00	; 0
    3388:	71 96       	adiw	r30, 0x11	; 17
    338a:	e2 95       	swap	r30
    338c:	f2 95       	swap	r31
    338e:	f0 7f       	andi	r31, 0xF0	; 240
    3390:	fe 27       	eor	r31, r30
    3392:	e0 7f       	andi	r30, 0xF0	; 240
    3394:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3396:	8f b7       	in	r24, 0x3f	; 63
    3398:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    339a:	f8 94       	cli
	return flags;
    339c:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    339e:	19 96       	adiw	r26, 0x09	; 9
    33a0:	8c 91       	ld	r24, X
    33a2:	19 97       	sbiw	r26, 0x09	; 9
    33a4:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    33a6:	1a 96       	adiw	r26, 0x0a	; 10
    33a8:	8c 91       	ld	r24, X
    33aa:	1a 97       	sbiw	r26, 0x0a	; 10
    33ac:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    33ae:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    33b0:	17 96       	adiw	r26, 0x07	; 7
    33b2:	8c 91       	ld	r24, X
    33b4:	17 97       	sbiw	r26, 0x07	; 7
    33b6:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    33b8:	18 96       	adiw	r26, 0x08	; 8
    33ba:	8c 91       	ld	r24, X
    33bc:	18 97       	sbiw	r26, 0x08	; 8
    33be:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    33c0:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    33c2:	12 96       	adiw	r26, 0x02	; 2
    33c4:	8c 91       	ld	r24, X
    33c6:	12 97       	sbiw	r26, 0x02	; 2
    33c8:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    33ca:	13 96       	adiw	r26, 0x03	; 3
    33cc:	8c 91       	ld	r24, X
    33ce:	13 97       	sbiw	r26, 0x03	; 3
    33d0:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    33d2:	14 96       	adiw	r26, 0x04	; 4
    33d4:	2d 91       	ld	r18, X+
    33d6:	3c 91       	ld	r19, X
    33d8:	15 97       	sbiw	r26, 0x05	; 5
    33da:	24 83       	std	Z+4, r18	; 0x04
    33dc:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    33de:	16 96       	adiw	r26, 0x06	; 6
    33e0:	8c 91       	ld	r24, X
    33e2:	16 97       	sbiw	r26, 0x06	; 6
    33e4:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    33e6:	11 96       	adiw	r26, 0x01	; 1
    33e8:	8c 91       	ld	r24, X
    33ea:	11 97       	sbiw	r26, 0x01	; 1
    33ec:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    33ee:	8c 91       	ld	r24, X
    33f0:	8f 77       	andi	r24, 0x7F	; 127
    33f2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    33f4:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    33f6:	0f 90       	pop	r0
    33f8:	df 91       	pop	r29
    33fa:	cf 91       	pop	r28
    33fc:	08 95       	ret

000033fe <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    33fe:	04 c0       	rjmp	.+8      	; 0x3408 <__portable_avr_delay_cycles+0xa>
    3400:	61 50       	subi	r22, 0x01	; 1
    3402:	71 09       	sbc	r23, r1
    3404:	81 09       	sbc	r24, r1
    3406:	91 09       	sbc	r25, r1
    3408:	61 15       	cp	r22, r1
    340a:	71 05       	cpc	r23, r1
    340c:	81 05       	cpc	r24, r1
    340e:	91 05       	cpc	r25, r1
    3410:	b9 f7       	brne	.-18     	; 0x3400 <__portable_avr_delay_cycles+0x2>
    3412:	08 95       	ret

00003414 <rtc_get_time>:
    3414:	80 e1       	ldi	r24, 0x10	; 16
    3416:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    341a:	e0 e2       	ldi	r30, 0x20	; 32
    341c:	f4 e0       	ldi	r31, 0x04	; 4
    341e:	81 81       	ldd	r24, Z+1	; 0x01
    3420:	84 fd       	sbrc	r24, 4
    3422:	fd cf       	rjmp	.-6      	; 0x341e <rtc_get_time+0xa>
    3424:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    3428:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    342c:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    3430:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    3434:	08 95       	ret

00003436 <rtc_set_callback>:
    3436:	80 93 97 27 	sts	0x2797, r24	; 0x802797 <rtc_data>
    343a:	90 93 98 27 	sts	0x2798, r25	; 0x802798 <rtc_data+0x1>
    343e:	08 95       	ret

00003440 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    3440:	cf 93       	push	r28
    3442:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    3444:	64 e0       	ldi	r22, 0x04	; 4
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    344c:	c0 ef       	ldi	r28, 0xF0	; 240
    344e:	d0 e0       	ldi	r29, 0x00	; 0
    3450:	88 81       	ld	r24, Y
    3452:	82 60       	ori	r24, 0x02	; 2
    3454:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    3456:	61 e0       	ldi	r22, 0x01	; 1
    3458:	80 ef       	ldi	r24, 0xF0	; 240
    345a:	90 e0       	ldi	r25, 0x00	; 0
    345c:	0e 94 bb 61 	call	0xc376	; 0xc376 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    3460:	88 81       	ld	r24, Y
    3462:	84 60       	ori	r24, 0x04	; 4
    3464:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    3466:	69 ee       	ldi	r22, 0xE9	; 233
    3468:	73 e0       	ldi	r23, 0x03	; 3
    346a:	80 e0       	ldi	r24, 0x00	; 0
    346c:	90 e0       	ldi	r25, 0x00	; 0
    346e:	c7 df       	rcall	.-114    	; 0x33fe <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    3470:	88 81       	ld	r24, Y
    3472:	88 61       	ori	r24, 0x18	; 24
    3474:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    3476:	e0 ef       	ldi	r30, 0xF0	; 240
    3478:	f0 e0       	ldi	r31, 0x00	; 0
    347a:	81 81       	ldd	r24, Z+1	; 0x01
    347c:	83 ff       	sbrs	r24, 3
    347e:	fd cf       	rjmp	.-6      	; 0x347a <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    3480:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3484:	e0 e2       	ldi	r30, 0x20	; 32
    3486:	f4 e0       	ldi	r31, 0x04	; 4
    3488:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    348a:	80 fd       	sbrc	r24, 0
    348c:	fd cf       	rjmp	.-6      	; 0x3488 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    348e:	e0 e2       	ldi	r30, 0x20	; 32
    3490:	f4 e0       	ldi	r31, 0x04	; 4
    3492:	8f ef       	ldi	r24, 0xFF	; 255
    3494:	9f ef       	ldi	r25, 0xFF	; 255
    3496:	dc 01       	movw	r26, r24
    3498:	80 87       	std	Z+8, r24	; 0x08
    349a:	91 87       	std	Z+9, r25	; 0x09
    349c:	a2 87       	std	Z+10, r26	; 0x0a
    349e:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    34a0:	14 82       	std	Z+4, r1	; 0x04
    34a2:	15 82       	std	Z+5, r1	; 0x05
    34a4:	16 82       	std	Z+6, r1	; 0x06
    34a6:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    34a8:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    34aa:	80 fd       	sbrc	r24, 0
    34ac:	fd cf       	rjmp	.-6      	; 0x34a8 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    34ae:	e0 e2       	ldi	r30, 0x20	; 32
    34b0:	f4 e0       	ldi	r31, 0x04	; 4
    34b2:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    34b4:	81 e0       	ldi	r24, 0x01	; 1
    34b6:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    34b8:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    34ba:	80 fd       	sbrc	r24, 0
    34bc:	fd cf       	rjmp	.-6      	; 0x34b8 <rtc_init+0x78>
}
    34be:	df 91       	pop	r29
    34c0:	cf 91       	pop	r28
    34c2:	08 95       	ret

000034c4 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    34c4:	1f 92       	push	r1
    34c6:	0f 92       	push	r0
    34c8:	0f b6       	in	r0, 0x3f	; 63
    34ca:	0f 92       	push	r0
    34cc:	11 24       	eor	r1, r1
    34ce:	0b b6       	in	r0, 0x3b	; 59
    34d0:	0f 92       	push	r0
    34d2:	2f 93       	push	r18
    34d4:	3f 93       	push	r19
    34d6:	4f 93       	push	r20
    34d8:	5f 93       	push	r21
    34da:	6f 93       	push	r22
    34dc:	7f 93       	push	r23
    34de:	8f 93       	push	r24
    34e0:	9f 93       	push	r25
    34e2:	af 93       	push	r26
    34e4:	bf 93       	push	r27
    34e6:	cf 93       	push	r28
    34e8:	df 93       	push	r29
    34ea:	ef 93       	push	r30
    34ec:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    34ee:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    34f2:	c0 91 97 27 	lds	r28, 0x2797	; 0x802797 <rtc_data>
    34f6:	d0 91 98 27 	lds	r29, 0x2798	; 0x802798 <rtc_data+0x1>
    34fa:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    34fc:	19 f0       	breq	.+6      	; 0x3504 <__vector_11+0x40>
    34fe:	8a df       	rcall	.-236    	; 0x3414 <rtc_get_time>
    3500:	fe 01       	movw	r30, r28
}
    3502:	19 95       	eicall
    3504:	ff 91       	pop	r31
    3506:	ef 91       	pop	r30
    3508:	df 91       	pop	r29
    350a:	cf 91       	pop	r28
    350c:	bf 91       	pop	r27
    350e:	af 91       	pop	r26
    3510:	9f 91       	pop	r25
    3512:	8f 91       	pop	r24
    3514:	7f 91       	pop	r23
    3516:	6f 91       	pop	r22
    3518:	5f 91       	pop	r21
    351a:	4f 91       	pop	r20
    351c:	3f 91       	pop	r19
    351e:	2f 91       	pop	r18
    3520:	0f 90       	pop	r0
    3522:	0b be       	out	0x3b, r0	; 59
    3524:	0f 90       	pop	r0
    3526:	0f be       	out	0x3f, r0	; 63
    3528:	0f 90       	pop	r0
    352a:	1f 90       	pop	r1
    352c:	18 95       	reti

0000352e <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    352e:	fc 01       	movw	r30, r24
    3530:	f2 95       	swap	r31
    3532:	e2 95       	swap	r30
    3534:	ef 70       	andi	r30, 0x0F	; 15
    3536:	ef 27       	eor	r30, r31
    3538:	ff 70       	andi	r31, 0x0F	; 15
    353a:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    353c:	9f 01       	movw	r18, r30
    353e:	2f 5f       	subi	r18, 0xFF	; 255
    3540:	3f 4f       	sbci	r19, 0xFF	; 255
    3542:	21 15       	cp	r18, r1
    3544:	40 e1       	ldi	r20, 0x10	; 16
    3546:	34 07       	cpc	r19, r20
    3548:	08 f0       	brcs	.+2      	; 0x354c <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    354a:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    354c:	ee 0f       	add	r30, r30
    354e:	ff 1f       	adc	r31, r31
    3550:	ec 5b       	subi	r30, 0xBC	; 188
    3552:	f6 4f       	sbci	r31, 0xF6	; 246
    3554:	45 91       	lpm	r20, Z+
    3556:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    3558:	f9 01       	movw	r30, r18
    355a:	ee 0f       	add	r30, r30
    355c:	ff 1f       	adc	r31, r31
    355e:	ec 5b       	subi	r30, 0xBC	; 188
    3560:	f6 4f       	sbci	r31, 0xF6	; 246
    3562:	25 91       	lpm	r18, Z+
    3564:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    3566:	f9 01       	movw	r30, r18
    3568:	f4 96       	adiw	r30, 0x34	; 52
    356a:	e4 1b       	sub	r30, r20
    356c:	f5 0b       	sbc	r31, r21
    356e:	e2 95       	swap	r30
    3570:	f2 95       	swap	r31
    3572:	f0 7f       	andi	r31, 0xF0	; 240
    3574:	fe 27       	eor	r31, r30
    3576:	e0 7f       	andi	r30, 0xF0	; 240
    3578:	fe 27       	eor	r31, r30
    357a:	8f 70       	andi	r24, 0x0F	; 15
    357c:	99 27       	eor	r25, r25
    357e:	e8 2b       	or	r30, r24
    3580:	f9 2b       	or	r31, r25
    3582:	ec 53       	subi	r30, 0x3C	; 60
    3584:	fd 4f       	sbci	r31, 0xFD	; 253
    3586:	e4 91       	lpm	r30, Z
}
    3588:	ca 01       	movw	r24, r20
    358a:	8e 0f       	add	r24, r30
    358c:	91 1d       	adc	r25, r1
    358e:	e7 fd       	sbrc	r30, 7
    3590:	9a 95       	dec	r25
    3592:	08 95       	ret

00003594 <udi_write_tx_buf>:
	}
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
    3594:	ef 92       	push	r14
    3596:	ff 92       	push	r15
    3598:	0f 93       	push	r16
    359a:	1f 93       	push	r17
    359c:	cf 93       	push	r28
    359e:	df 93       	push	r29
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    35a0:	66 23       	and	r22, r22
    35a2:	21 f1       	breq	.+72     	; 0x35ec <udi_write_tx_buf+0x58>
    35a4:	e4 2e       	mov	r14, r20
    35a6:	f6 2e       	mov	r15, r22
    35a8:	08 2f       	mov	r16, r24
    35aa:	19 2f       	mov	r17, r25
    35ac:	c0 e0       	ldi	r28, 0x00	; 0
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
    35ae:	f8 01       	movw	r30, r16
    35b0:	d1 91       	ld	r29, Z+
    35b2:	8f 01       	movw	r16, r30
static uint8_t				s_rx_cmdLine_idx						= 0;


static bool udi_write_tx_char(int chr, bool stripControl)
{
	if (stripControl) {
    35b4:	ee 20       	and	r14, r14
    35b6:	41 f0       	breq	.+16     	; 0x35c8 <udi_write_tx_buf+0x34>
		/* Drop control character and report putc() success */
		if ((chr < 0x20) || (chr >= 0x80)) {
    35b8:	8d 2f       	mov	r24, r29
    35ba:	0d 2e       	mov	r0, r29
    35bc:	00 0c       	add	r0, r0
    35be:	99 0b       	sbc	r25, r25
    35c0:	80 97       	sbiw	r24, 0x20	; 32
    35c2:	80 36       	cpi	r24, 0x60	; 96
    35c4:	91 05       	cpc	r25, r1
    35c6:	a0 f4       	brcc	.+40     	; 0x35f0 <udi_write_tx_buf+0x5c>
			return true;
		}
	}

	if (!g_usb_cdc_access_blocked) {  // atomic operation
    35c8:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_usb_cdc_access_blocked>
    35cc:	81 11       	cpse	r24, r1
    35ce:	14 c0       	rjmp	.+40     	; 0x35f8 <udi_write_tx_buf+0x64>
		if (udi_cdc_is_tx_ready()) {
    35d0:	0e 94 f5 5c 	call	0xb9ea	; 0xb9ea <udi_cdc_is_tx_ready>
    35d4:	88 23       	and	r24, r24
    35d6:	31 f0       	breq	.+12     	; 0x35e4 <udi_write_tx_buf+0x50>
			udi_cdc_putc(chr);
    35d8:	8d 2f       	mov	r24, r29
    35da:	dd 0f       	add	r29, r29
    35dc:	99 0b       	sbc	r25, r25
    35de:	0e 94 46 5d 	call	0xba8c	; 0xba8c <udi_cdc_putc>
    35e2:	06 c0       	rjmp	.+12     	; 0x35f0 <udi_write_tx_buf+0x5c>
			return true;

		} else {
			g_usb_cdc_access_blocked = true;
    35e4:	81 e0       	ldi	r24, 0x01	; 1
    35e6:	80 93 51 26 	sts	0x2651, r24	; 0x802651 <g_usb_cdc_access_blocked>
    35ea:	06 c0       	rjmp	.+12     	; 0x35f8 <udi_write_tx_buf+0x64>
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;
    35ec:	c6 2f       	mov	r28, r22
    35ee:	04 c0       	rjmp	.+8      	; 0x35f8 <udi_write_tx_buf+0x64>
	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    35f0:	cf 5f       	subi	r28, 0xFF	; 255
uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    35f2:	fc 12       	cpse	r15, r28
    35f4:	dc cf       	rjmp	.-72     	; 0x35ae <udi_write_tx_buf+0x1a>
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    35f6:	cf 2d       	mov	r28, r15
	}
	return ret;
}
    35f8:	8c 2f       	mov	r24, r28
    35fa:	df 91       	pop	r29
    35fc:	cf 91       	pop	r28
    35fe:	1f 91       	pop	r17
    3600:	0f 91       	pop	r16
    3602:	ff 90       	pop	r15
    3604:	ef 90       	pop	r14
    3606:	08 95       	ret

00003608 <printHelp>:

void printHelp(void)
{
	static bool again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_01);
    3608:	86 eb       	ldi	r24, 0xB6	; 182
    360a:	9a e2       	ldi	r25, 0x2A	; 42
    360c:	9f 93       	push	r25
    360e:	8f 93       	push	r24
    3610:	1f 92       	push	r1
    3612:	80 e4       	ldi	r24, 0x40	; 64
    3614:	8f 93       	push	r24
    3616:	8b e2       	ldi	r24, 0x2B	; 43
    3618:	95 e2       	ldi	r25, 0x25	; 37
    361a:	9f 93       	push	r25
    361c:	8f 93       	push	r24
    361e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3622:	81 34       	cpi	r24, 0x41	; 65
    3624:	91 05       	cpc	r25, r1
    3626:	10 f0       	brcs	.+4      	; 0x362c <printHelp+0x24>
    3628:	80 e4       	ldi	r24, 0x40	; 64
    362a:	90 e0       	ldi	r25, 0x00	; 0
    362c:	40 e0       	ldi	r20, 0x00	; 0
    362e:	68 2f       	mov	r22, r24
    3630:	8b e2       	ldi	r24, 0x2B	; 43
    3632:	95 e2       	ldi	r25, 0x25	; 37
    3634:	af df       	rcall	.-162    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_02);
    3636:	8a e7       	ldi	r24, 0x7A	; 122
    3638:	9a e2       	ldi	r25, 0x2A	; 42
    363a:	9f 93       	push	r25
    363c:	8f 93       	push	r24
    363e:	1f 92       	push	r1
    3640:	80 e4       	ldi	r24, 0x40	; 64
    3642:	8f 93       	push	r24
    3644:	8b e2       	ldi	r24, 0x2B	; 43
    3646:	95 e2       	ldi	r25, 0x25	; 37
    3648:	9f 93       	push	r25
    364a:	8f 93       	push	r24
    364c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3650:	81 34       	cpi	r24, 0x41	; 65
    3652:	91 05       	cpc	r25, r1
    3654:	10 f0       	brcs	.+4      	; 0x365a <printHelp+0x52>
    3656:	80 e4       	ldi	r24, 0x40	; 64
    3658:	90 e0       	ldi	r25, 0x00	; 0
    365a:	40 e0       	ldi	r20, 0x00	; 0
    365c:	68 2f       	mov	r22, r24
    365e:	8b e2       	ldi	r24, 0x2B	; 43
    3660:	95 e2       	ldi	r25, 0x25	; 37
    3662:	98 df       	rcall	.-208    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_03);
    3664:	80 e5       	ldi	r24, 0x50	; 80
    3666:	9a e2       	ldi	r25, 0x2A	; 42
    3668:	9f 93       	push	r25
    366a:	8f 93       	push	r24
    366c:	1f 92       	push	r1
    366e:	80 e4       	ldi	r24, 0x40	; 64
    3670:	8f 93       	push	r24
    3672:	8b e2       	ldi	r24, 0x2B	; 43
    3674:	95 e2       	ldi	r25, 0x25	; 37
    3676:	9f 93       	push	r25
    3678:	8f 93       	push	r24
    367a:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    367e:	81 34       	cpi	r24, 0x41	; 65
    3680:	91 05       	cpc	r25, r1
    3682:	10 f0       	brcs	.+4      	; 0x3688 <printHelp+0x80>
    3684:	80 e4       	ldi	r24, 0x40	; 64
    3686:	90 e0       	ldi	r25, 0x00	; 0
    3688:	40 e0       	ldi	r20, 0x00	; 0
    368a:	68 2f       	mov	r22, r24
    368c:	8b e2       	ldi	r24, 0x2B	; 43
    368e:	95 e2       	ldi	r25, 0x25	; 37
    3690:	81 df       	rcall	.-254    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_04A);
    3692:	81 e2       	ldi	r24, 0x21	; 33
    3694:	9a e2       	ldi	r25, 0x2A	; 42
    3696:	9f 93       	push	r25
    3698:	8f 93       	push	r24
    369a:	1f 92       	push	r1
    369c:	80 e4       	ldi	r24, 0x40	; 64
    369e:	8f 93       	push	r24
    36a0:	8b e2       	ldi	r24, 0x2B	; 43
    36a2:	95 e2       	ldi	r25, 0x25	; 37
    36a4:	9f 93       	push	r25
    36a6:	8f 93       	push	r24
    36a8:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36ac:	81 34       	cpi	r24, 0x41	; 65
    36ae:	91 05       	cpc	r25, r1
    36b0:	10 f0       	brcs	.+4      	; 0x36b6 <printHelp+0xae>
    36b2:	80 e4       	ldi	r24, 0x40	; 64
    36b4:	90 e0       	ldi	r25, 0x00	; 0
    36b6:	40 e0       	ldi	r20, 0x00	; 0
    36b8:	68 2f       	mov	r22, r24
    36ba:	8b e2       	ldi	r24, 0x2B	; 43
    36bc:	95 e2       	ldi	r25, 0x25	; 37
    36be:	6a df       	rcall	.-300    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_04B);
    36c0:	8c ef       	ldi	r24, 0xFC	; 252
    36c2:	99 e2       	ldi	r25, 0x29	; 41
    36c4:	9f 93       	push	r25
    36c6:	8f 93       	push	r24
    36c8:	1f 92       	push	r1
    36ca:	80 e4       	ldi	r24, 0x40	; 64
    36cc:	8f 93       	push	r24
    36ce:	8b e2       	ldi	r24, 0x2B	; 43
    36d0:	95 e2       	ldi	r25, 0x25	; 37
    36d2:	9f 93       	push	r25
    36d4:	8f 93       	push	r24
    36d6:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36da:	81 34       	cpi	r24, 0x41	; 65
    36dc:	91 05       	cpc	r25, r1
    36de:	10 f0       	brcs	.+4      	; 0x36e4 <printHelp+0xdc>
    36e0:	80 e4       	ldi	r24, 0x40	; 64
    36e2:	90 e0       	ldi	r25, 0x00	; 0
    36e4:	40 e0       	ldi	r20, 0x00	; 0
    36e6:	68 2f       	mov	r22, r24
    36e8:	8b e2       	ldi	r24, 0x2B	; 43
    36ea:	95 e2       	ldi	r25, 0x25	; 37
    36ec:	53 df       	rcall	.-346    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_05);
    36ee:	81 ec       	ldi	r24, 0xC1	; 193
    36f0:	99 e2       	ldi	r25, 0x29	; 41
    36f2:	9f 93       	push	r25
    36f4:	8f 93       	push	r24
    36f6:	1f 92       	push	r1
    36f8:	80 e4       	ldi	r24, 0x40	; 64
    36fa:	8f 93       	push	r24
    36fc:	8b e2       	ldi	r24, 0x2B	; 43
    36fe:	95 e2       	ldi	r25, 0x25	; 37
    3700:	9f 93       	push	r25
    3702:	8f 93       	push	r24
    3704:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3708:	2d b7       	in	r18, 0x3d	; 61
    370a:	3e b7       	in	r19, 0x3e	; 62
    370c:	2c 5d       	subi	r18, 0xDC	; 220
    370e:	3f 4f       	sbci	r19, 0xFF	; 255
    3710:	2d bf       	out	0x3d, r18	; 61
    3712:	3e bf       	out	0x3e, r19	; 62
    3714:	81 34       	cpi	r24, 0x41	; 65
    3716:	91 05       	cpc	r25, r1
    3718:	10 f0       	brcs	.+4      	; 0x371e <printHelp+0x116>
    371a:	80 e4       	ldi	r24, 0x40	; 64
    371c:	90 e0       	ldi	r25, 0x00	; 0
    371e:	40 e0       	ldi	r20, 0x00	; 0
    3720:	68 2f       	mov	r22, r24
    3722:	8b e2       	ldi	r24, 0x2B	; 43
    3724:	95 e2       	ldi	r25, 0x25	; 37
    3726:	36 df       	rcall	.-404    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_06);
    3728:	8a ea       	ldi	r24, 0xAA	; 170
    372a:	99 e2       	ldi	r25, 0x29	; 41
    372c:	9f 93       	push	r25
    372e:	8f 93       	push	r24
    3730:	1f 92       	push	r1
    3732:	80 e4       	ldi	r24, 0x40	; 64
    3734:	8f 93       	push	r24
    3736:	8b e2       	ldi	r24, 0x2B	; 43
    3738:	95 e2       	ldi	r25, 0x25	; 37
    373a:	9f 93       	push	r25
    373c:	8f 93       	push	r24
    373e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3742:	81 34       	cpi	r24, 0x41	; 65
    3744:	91 05       	cpc	r25, r1
    3746:	10 f0       	brcs	.+4      	; 0x374c <printHelp+0x144>
    3748:	80 e4       	ldi	r24, 0x40	; 64
    374a:	90 e0       	ldi	r25, 0x00	; 0
    374c:	40 e0       	ldi	r20, 0x00	; 0
    374e:	68 2f       	mov	r22, r24
    3750:	8b e2       	ldi	r24, 0x2B	; 43
    3752:	95 e2       	ldi	r25, 0x25	; 37
    3754:	1f df       	rcall	.-450    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    3756:	87 ea       	ldi	r24, 0xA7	; 167
    3758:	99 e2       	ldi	r25, 0x29	; 41
    375a:	9f 93       	push	r25
    375c:	8f 93       	push	r24
    375e:	1f 92       	push	r1
    3760:	80 e4       	ldi	r24, 0x40	; 64
    3762:	8f 93       	push	r24
    3764:	8b e2       	ldi	r24, 0x2B	; 43
    3766:	95 e2       	ldi	r25, 0x25	; 37
    3768:	9f 93       	push	r25
    376a:	8f 93       	push	r24
    376c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3770:	81 34       	cpi	r24, 0x41	; 65
    3772:	91 05       	cpc	r25, r1
    3774:	10 f0       	brcs	.+4      	; 0x377a <printHelp+0x172>
    3776:	80 e4       	ldi	r24, 0x40	; 64
    3778:	90 e0       	ldi	r25, 0x00	; 0
    377a:	40 e0       	ldi	r20, 0x00	; 0
    377c:	68 2f       	mov	r22, r24
    377e:	8b e2       	ldi	r24, 0x2B	; 43
    3780:	95 e2       	ldi	r25, 0x25	; 37
    3782:	08 df       	rcall	.-496    	; 0x3594 <udi_write_tx_buf>

	if (!again) {
    3784:	8d b7       	in	r24, 0x3d	; 61
    3786:	9e b7       	in	r25, 0x3e	; 62
    3788:	0c 96       	adiw	r24, 0x0c	; 12
    378a:	8d bf       	out	0x3d, r24	; 61
    378c:	9e bf       	out	0x3e, r25	; 62
    378e:	80 91 ee 21 	lds	r24, 0x21EE	; 0x8021ee <__data_end>
    3792:	81 11       	cpse	r24, r1
    3794:	20 c0       	rjmp	.+64     	; 0x37d6 <printHelp+0x1ce>
		again = true;
    3796:	81 e0       	ldi	r24, 0x01	; 1
    3798:	80 93 ee 21 	sts	0x21EE, r24	; 0x8021ee <__data_end>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    379c:	82 ea       	ldi	r24, 0xA2	; 162
    379e:	99 e2       	ldi	r25, 0x29	; 41
    37a0:	9f 93       	push	r25
    37a2:	8f 93       	push	r24
    37a4:	1f 92       	push	r1
    37a6:	80 e4       	ldi	r24, 0x40	; 64
    37a8:	8f 93       	push	r24
    37aa:	8b e2       	ldi	r24, 0x2B	; 43
    37ac:	95 e2       	ldi	r25, 0x25	; 37
    37ae:	9f 93       	push	r25
    37b0:	8f 93       	push	r24
    37b2:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    37b6:	81 34       	cpi	r24, 0x41	; 65
    37b8:	91 05       	cpc	r25, r1
    37ba:	10 f0       	brcs	.+4      	; 0x37c0 <printHelp+0x1b8>
    37bc:	80 e4       	ldi	r24, 0x40	; 64
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	40 e0       	ldi	r20, 0x00	; 0
    37c2:	68 2f       	mov	r22, r24
    37c4:	8b e2       	ldi	r24, 0x2B	; 43
    37c6:	95 e2       	ldi	r25, 0x25	; 37
    37c8:	e5 de       	rcall	.-566    	; 0x3594 <udi_write_tx_buf>
    37ca:	0f 90       	pop	r0
    37cc:	0f 90       	pop	r0
    37ce:	0f 90       	pop	r0
    37d0:	0f 90       	pop	r0
    37d2:	0f 90       	pop	r0
    37d4:	0f 90       	pop	r0
    37d6:	08 95       	ret

000037d8 <interpreter_doProcess>:
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
}


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    37d8:	7f 92       	push	r7
    37da:	8f 92       	push	r8
    37dc:	9f 92       	push	r9
    37de:	af 92       	push	r10
    37e0:	bf 92       	push	r11
    37e2:	cf 92       	push	r12
    37e4:	df 92       	push	r13
    37e6:	ef 92       	push	r14
    37e8:	ff 92       	push	r15
    37ea:	0f 93       	push	r16
    37ec:	1f 93       	push	r17
    37ee:	cf 93       	push	r28
    37f0:	df 93       	push	r29
    37f2:	cd b7       	in	r28, 0x3d	; 61
    37f4:	de b7       	in	r29, 0x3e	; 62
    37f6:	2c 97       	sbiw	r28, 0x0c	; 12
    37f8:	cd bf       	out	0x3d, r28	; 61
    37fa:	de bf       	out	0x3e, r29	; 62
	/* Sanity checks */
	if (!rx_buf || !rx_len) {
    37fc:	00 97       	sbiw	r24, 0x00	; 0
    37fe:	09 f4       	brne	.+2      	; 0x3802 <interpreter_doProcess+0x2a>
    3800:	53 c1       	rjmp	.+678    	; 0x3aa8 <interpreter_doProcess+0x2d0>
    3802:	61 15       	cp	r22, r1
    3804:	71 05       	cpc	r23, r1
    3806:	09 f4       	brne	.+2      	; 0x380a <interpreter_doProcess+0x32>
    3808:	4f c1       	rjmp	.+670    	; 0x3aa8 <interpreter_doProcess+0x2d0>
    380a:	6b 01       	movw	r12, r22
    380c:	8c 01       	movw	r16, r24
		return;
	}

	char* pos = memchr(rx_buf, '\r', rx_len);
    380e:	ab 01       	movw	r20, r22
    3810:	6d e0       	ldi	r22, 0x0D	; 13
    3812:	70 e0       	ldi	r23, 0x00	; 0
    3814:	0e 94 bf 67 	call	0xcf7e	; 0xcf7e <memchr>
    3818:	5c 01       	movw	r10, r24

	/* Stash new data into static cmdLine buffer */
	if (!pos) {
    381a:	00 97       	sbiw	r24, 0x00	; 0
    381c:	f1 f4       	brne	.+60     	; 0x385a <interpreter_doProcess+0x82>
		if ((s_rx_cmdLine_idx + rx_len) > C_RX_CMDLINE_BUF_SIZE) {
    381e:	f0 90 ef 21 	lds	r15, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    3822:	8f 2d       	mov	r24, r15
    3824:	90 e0       	ldi	r25, 0x00	; 0
    3826:	96 01       	movw	r18, r12
    3828:	28 0f       	add	r18, r24
    382a:	39 1f       	adc	r19, r25
    382c:	21 30       	cpi	r18, 0x01	; 1
    382e:	31 40       	sbci	r19, 0x01	; 1
    3830:	48 f0       	brcs	.+18     	; 0x3844 <interpreter_doProcess+0x6c>
			/* Over sized - drop all buffered data and use this chunk as new begin */
			memcpy(s_rx_cmdLine_buf, rx_buf, rx_len);
    3832:	a6 01       	movw	r20, r12
    3834:	b8 01       	movw	r22, r16
    3836:	80 ef       	ldi	r24, 0xF0	; 240
    3838:	91 e2       	ldi	r25, 0x21	; 33
    383a:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
			s_rx_cmdLine_idx = rx_len;
    383e:	c0 92 ef 21 	sts	0x21EF, r12	; 0x8021ef <s_rx_cmdLine_idx>
    3842:	32 c1       	rjmp	.+612    	; 0x3aa8 <interpreter_doProcess+0x2d0>

		} else {
			/* Add new chunk to buffer */
			memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, rx_len);
    3844:	a6 01       	movw	r20, r12
    3846:	b8 01       	movw	r22, r16
    3848:	80 51       	subi	r24, 0x10	; 16
    384a:	9e 4d       	sbci	r25, 0xDE	; 222
    384c:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
			s_rx_cmdLine_idx += rx_len;
    3850:	6f 2d       	mov	r22, r15
    3852:	6c 0d       	add	r22, r12
    3854:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
    3858:	27 c1       	rjmp	.+590    	; 0x3aa8 <interpreter_doProcess+0x2d0>
		}

	} else {
		uint8_t pos_len = (pos - rx_buf) + 1;
    385a:	80 1b       	sub	r24, r16
    385c:	91 0b       	sbc	r25, r17
    385e:	77 24       	eor	r7, r7
    3860:	73 94       	inc	r7
    3862:	78 0e       	add	r7, r24

		/* Add current chunk to the line buffer */
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    3864:	87 2c       	mov	r8, r7
    3866:	91 2c       	mov	r9, r1
    3868:	f0 90 ef 21 	lds	r15, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    386c:	8f 2d       	mov	r24, r15
    386e:	90 e0       	ldi	r25, 0x00	; 0
    3870:	a4 01       	movw	r20, r8
    3872:	b8 01       	movw	r22, r16
    3874:	80 51       	subi	r24, 0x10	; 16
    3876:	9e 4d       	sbci	r25, 0xDE	; 222
    3878:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
		s_rx_cmdLine_idx += pos_len;
    387c:	f7 0c       	add	r15, r7
    387e:	f0 92 ef 21 	sts	0x21EF, r15	; 0x8021ef <s_rx_cmdLine_idx>

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    3882:	44 e0       	ldi	r20, 0x04	; 4
    3884:	50 e0       	ldi	r21, 0x00	; 0
    3886:	6d e9       	ldi	r22, 0x9D	; 157
    3888:	79 e2       	ldi	r23, 0x29	; 41
    388a:	80 ef       	ldi	r24, 0xF0	; 240
    388c:	91 e2       	ldi	r25, 0x21	; 33
    388e:	0e 94 b1 67 	call	0xcf62	; 0xcf62 <strncmp_P>
    3892:	89 2b       	or	r24, r25
    3894:	f9 f4       	brne	.+62     	; 0x38d4 <interpreter_doProcess+0xfc>
			int val = 0;
    3896:	19 82       	std	Y+1, r1	; 0x01
    3898:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), PM_IP_CMD_1INTARG, &val);
    389a:	ce 01       	movw	r24, r28
    389c:	01 96       	adiw	r24, 0x01	; 1
    389e:	9f 93       	push	r25
    38a0:	8f 93       	push	r24
    38a2:	80 e5       	ldi	r24, 0x50	; 80
    38a4:	99 e2       	ldi	r25, 0x29	; 41
    38a6:	9f 93       	push	r25
    38a8:	8f 93       	push	r24
    38aa:	84 ef       	ldi	r24, 0xF4	; 244
    38ac:	91 e2       	ldi	r25, 0x21	; 33
    38ae:	9f 93       	push	r25
    38b0:	8f 93       	push	r24
    38b2:	0e 94 7d 68 	call	0xd0fa	; 0xd0fa <sscanf_P>
			adc_app_enable(val);
    38b6:	81 e0       	ldi	r24, 0x01	; 1
    38b8:	29 81       	ldd	r18, Y+1	; 0x01
    38ba:	3a 81       	ldd	r19, Y+2	; 0x02
    38bc:	23 2b       	or	r18, r19
    38be:	09 f4       	brne	.+2      	; 0x38c2 <interpreter_doProcess+0xea>
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	0e 94 cc 4f 	call	0x9f98	; 0x9f98 <adc_app_enable>
    38c6:	0f 90       	pop	r0
    38c8:	0f 90       	pop	r0
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	0f 90       	pop	r0
    38d0:	0f 90       	pop	r0
    38d2:	ba c0       	rjmp	.+372    	; 0x3a48 <interpreter_doProcess+0x270>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    38d4:	44 e0       	ldi	r20, 0x04	; 4
    38d6:	50 e0       	ldi	r21, 0x00	; 0
    38d8:	68 e9       	ldi	r22, 0x98	; 152
    38da:	79 e2       	ldi	r23, 0x29	; 41
    38dc:	80 ef       	ldi	r24, 0xF0	; 240
    38de:	91 e2       	ldi	r25, 0x21	; 33
    38e0:	0e 94 b1 67 	call	0xcf62	; 0xcf62 <strncmp_P>
    38e4:	89 2b       	or	r24, r25
    38e6:	f9 f4       	brne	.+62     	; 0x3926 <interpreter_doProcess+0x14e>
			int val = 0;
    38e8:	19 82       	std	Y+1, r1	; 0x01
    38ea:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), PM_IP_CMD_1INTARG, &val);
    38ec:	ce 01       	movw	r24, r28
    38ee:	01 96       	adiw	r24, 0x01	; 1
    38f0:	9f 93       	push	r25
    38f2:	8f 93       	push	r24
    38f4:	80 e5       	ldi	r24, 0x50	; 80
    38f6:	99 e2       	ldi	r25, 0x29	; 41
    38f8:	9f 93       	push	r25
    38fa:	8f 93       	push	r24
    38fc:	84 ef       	ldi	r24, 0xF4	; 244
    38fe:	91 e2       	ldi	r25, 0x21	; 33
    3900:	9f 93       	push	r25
    3902:	8f 93       	push	r24
    3904:	0e 94 7d 68 	call	0xd0fa	; 0xd0fa <sscanf_P>
			dac_app_enable(val);
    3908:	81 e0       	ldi	r24, 0x01	; 1
    390a:	29 81       	ldd	r18, Y+1	; 0x01
    390c:	3a 81       	ldd	r19, Y+2	; 0x02
    390e:	23 2b       	or	r18, r19
    3910:	09 f4       	brne	.+2      	; 0x3914 <interpreter_doProcess+0x13c>
    3912:	80 e0       	ldi	r24, 0x00	; 0
    3914:	0e 94 03 50 	call	0xa006	; 0xa006 <dac_app_enable>
    3918:	0f 90       	pop	r0
    391a:	0f 90       	pop	r0
    391c:	0f 90       	pop	r0
    391e:	0f 90       	pop	r0
    3920:	0f 90       	pop	r0
    3922:	0f 90       	pop	r0
    3924:	91 c0       	rjmp	.+290    	; 0x3a48 <interpreter_doProcess+0x270>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    3926:	44 e0       	ldi	r20, 0x04	; 4
    3928:	50 e0       	ldi	r21, 0x00	; 0
    392a:	63 e9       	ldi	r22, 0x93	; 147
    392c:	79 e2       	ldi	r23, 0x29	; 41
    392e:	80 ef       	ldi	r24, 0xF0	; 240
    3930:	91 e2       	ldi	r25, 0x21	; 33
    3932:	0e 94 b1 67 	call	0xcf62	; 0xcf62 <strncmp_P>
    3936:	89 2b       	or	r24, r25
    3938:	a9 f5       	brne	.+106    	; 0x39a4 <interpreter_doProcess+0x1cc>
			long val_a = 0;
    393a:	19 86       	std	Y+9, r1	; 0x09
    393c:	1a 86       	std	Y+10, r1	; 0x0a
    393e:	1b 86       	std	Y+11, r1	; 0x0b
    3940:	1c 86       	std	Y+12, r1	; 0x0c
			long val_b = 0;
    3942:	1d 82       	std	Y+5, r1	; 0x05
    3944:	1e 82       	std	Y+6, r1	; 0x06
    3946:	1f 82       	std	Y+7, r1	; 0x07
    3948:	18 86       	std	Y+8, r1	; 0x08
			long val_c = 90;
    394a:	8a e5       	ldi	r24, 0x5A	; 90
    394c:	90 e0       	ldi	r25, 0x00	; 0
    394e:	a0 e0       	ldi	r26, 0x00	; 0
    3950:	b0 e0       	ldi	r27, 0x00	; 0
    3952:	89 83       	std	Y+1, r24	; 0x01
    3954:	9a 83       	std	Y+2, r25	; 0x02
    3956:	ab 83       	std	Y+3, r26	; 0x03
    3958:	bc 83       	std	Y+4, r27	; 0x04
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), PM_IP_CMD_3LONGARG, &val_a, &val_b, &val_c);
    395a:	ce 01       	movw	r24, r28
    395c:	01 96       	adiw	r24, 0x01	; 1
    395e:	9f 93       	push	r25
    3960:	8f 93       	push	r24
    3962:	04 96       	adiw	r24, 0x04	; 4
    3964:	9f 93       	push	r25
    3966:	8f 93       	push	r24
    3968:	04 96       	adiw	r24, 0x04	; 4
    396a:	9f 93       	push	r25
    396c:	8f 93       	push	r24
    396e:	84 e4       	ldi	r24, 0x44	; 68
    3970:	99 e2       	ldi	r25, 0x29	; 41
    3972:	9f 93       	push	r25
    3974:	8f 93       	push	r24
    3976:	84 ef       	ldi	r24, 0xF4	; 244
    3978:	91 e2       	ldi	r25, 0x21	; 33
    397a:	9f 93       	push	r25
    397c:	8f 93       	push	r24
    397e:	0e 94 7d 68 	call	0xd0fa	; 0xd0fa <sscanf_P>
			dds_update(val_a, val_b, val_c);
    3982:	e9 80       	ldd	r14, Y+1	; 0x01
    3984:	fa 80       	ldd	r15, Y+2	; 0x02
    3986:	0b 81       	ldd	r16, Y+3	; 0x03
    3988:	1c 81       	ldd	r17, Y+4	; 0x04
    398a:	2d 81       	ldd	r18, Y+5	; 0x05
    398c:	3e 81       	ldd	r19, Y+6	; 0x06
    398e:	4f 81       	ldd	r20, Y+7	; 0x07
    3990:	58 85       	ldd	r21, Y+8	; 0x08
    3992:	69 85       	ldd	r22, Y+9	; 0x09
    3994:	7a 85       	ldd	r23, Y+10	; 0x0a
    3996:	8b 85       	ldd	r24, Y+11	; 0x0b
    3998:	9c 85       	ldd	r25, Y+12	; 0x0c
    399a:	0e 94 5f 50 	call	0xa0be	; 0xa0be <dds_update>
    399e:	cd bf       	out	0x3d, r28	; 61
    39a0:	de bf       	out	0x3e, r29	; 62
    39a2:	52 c0       	rjmp	.+164    	; 0x3a48 <interpreter_doProcess+0x270>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    39a4:	45 e0       	ldi	r20, 0x05	; 5
    39a6:	50 e0       	ldi	r21, 0x00	; 0
    39a8:	6d e8       	ldi	r22, 0x8D	; 141
    39aa:	79 e2       	ldi	r23, 0x29	; 41
    39ac:	80 ef       	ldi	r24, 0xF0	; 240
    39ae:	91 e2       	ldi	r25, 0x21	; 33
    39b0:	0e 94 b1 67 	call	0xcf62	; 0xcf62 <strncmp_P>
    39b4:	89 2b       	or	r24, r25
    39b6:	f9 f4       	brne	.+62     	; 0x39f6 <interpreter_doProcess+0x21e>
			int val = 0;
    39b8:	19 82       	std	Y+1, r1	; 0x01
    39ba:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), PM_IP_CMD_1INTARG, &val);
    39bc:	ce 01       	movw	r24, r28
    39be:	01 96       	adiw	r24, 0x01	; 1
    39c0:	9f 93       	push	r25
    39c2:	8f 93       	push	r24
    39c4:	80 e5       	ldi	r24, 0x50	; 80
    39c6:	99 e2       	ldi	r25, 0x29	; 41
    39c8:	9f 93       	push	r25
    39ca:	8f 93       	push	r24
    39cc:	85 ef       	ldi	r24, 0xF5	; 245
    39ce:	91 e2       	ldi	r25, 0x21	; 33
    39d0:	9f 93       	push	r25
    39d2:	8f 93       	push	r24
    39d4:	0e 94 7d 68 	call	0xd0fa	; 0xd0fa <sscanf_P>
			printStatusLines_enable(val);
    39d8:	81 e0       	ldi	r24, 0x01	; 1
    39da:	29 81       	ldd	r18, Y+1	; 0x01
    39dc:	3a 81       	ldd	r19, Y+2	; 0x02
    39de:	23 2b       	or	r18, r19
    39e0:	09 f4       	brne	.+2      	; 0x39e4 <interpreter_doProcess+0x20c>
    39e2:	80 e0       	ldi	r24, 0x00	; 0
    39e4:	0e 94 be 50 	call	0xa17c	; 0xa17c <printStatusLines_enable>
    39e8:	0f 90       	pop	r0
    39ea:	0f 90       	pop	r0
    39ec:	0f 90       	pop	r0
    39ee:	0f 90       	pop	r0
    39f0:	0f 90       	pop	r0
    39f2:	0f 90       	pop	r0
    39f4:	29 c0       	rjmp	.+82     	; 0x3a48 <interpreter_doProcess+0x270>

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    39f6:	44 e0       	ldi	r20, 0x04	; 4
    39f8:	50 e0       	ldi	r21, 0x00	; 0
    39fa:	68 e8       	ldi	r22, 0x88	; 136
    39fc:	79 e2       	ldi	r23, 0x29	; 41
    39fe:	80 ef       	ldi	r24, 0xF0	; 240
    3a00:	91 e2       	ldi	r25, 0x21	; 33
    3a02:	0e 94 99 67 	call	0xcf32	; 0xcf32 <strncasecmp_P>
    3a06:	89 2b       	or	r24, r25
			printHelp();
    3a08:	11 f4       	brne	.+4      	; 0x3a0e <interpreter_doProcess+0x236>
    3a0a:	fe dd       	rcall	.-1028   	; 0x3608 <printHelp>

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    3a0c:	1d c0       	rjmp	.+58     	; 0x3a48 <interpreter_doProcess+0x270>
    3a0e:	83 e5       	ldi	r24, 0x53	; 83
    3a10:	99 e2       	ldi	r25, 0x29	; 41
    3a12:	9f 93       	push	r25
    3a14:	8f 93       	push	r24
    3a16:	1f 92       	push	r1
    3a18:	80 e4       	ldi	r24, 0x40	; 64
    3a1a:	8f 93       	push	r24
    3a1c:	8b e2       	ldi	r24, 0x2B	; 43
    3a1e:	95 e2       	ldi	r25, 0x25	; 37
    3a20:	9f 93       	push	r25
    3a22:	8f 93       	push	r24
    3a24:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a28:	81 34       	cpi	r24, 0x41	; 65
    3a2a:	91 05       	cpc	r25, r1
    3a2c:	10 f0       	brcs	.+4      	; 0x3a32 <interpreter_doProcess+0x25a>
    3a2e:	80 e4       	ldi	r24, 0x40	; 64
    3a30:	90 e0       	ldi	r25, 0x00	; 0
    3a32:	40 e0       	ldi	r20, 0x00	; 0
    3a34:	68 2f       	mov	r22, r24
    3a36:	8b e2       	ldi	r24, 0x2B	; 43
    3a38:	95 e2       	ldi	r25, 0x25	; 37
    3a3a:	ac dd       	rcall	.-1192   	; 0x3594 <udi_write_tx_buf>
    3a3c:	0f 90       	pop	r0
    3a3e:	0f 90       	pop	r0
    3a40:	0f 90       	pop	r0
    3a42:	0f 90       	pop	r0
    3a44:	0f 90       	pop	r0
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    3a46:	0f 90       	pop	r0
    3a48:	82 ea       	ldi	r24, 0xA2	; 162
    3a4a:	99 e2       	ldi	r25, 0x29	; 41
    3a4c:	9f 93       	push	r25
    3a4e:	8f 93       	push	r24
    3a50:	1f 92       	push	r1
    3a52:	80 e4       	ldi	r24, 0x40	; 64
    3a54:	8f 93       	push	r24
    3a56:	8b e2       	ldi	r24, 0x2B	; 43
    3a58:	95 e2       	ldi	r25, 0x25	; 37
    3a5a:	9f 93       	push	r25
    3a5c:	8f 93       	push	r24
    3a5e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a62:	81 34       	cpi	r24, 0x41	; 65
    3a64:	91 05       	cpc	r25, r1
    3a66:	10 f0       	brcs	.+4      	; 0x3a6c <interpreter_doProcess+0x294>
    3a68:	80 e4       	ldi	r24, 0x40	; 64
    3a6a:	90 e0       	ldi	r25, 0x00	; 0
    3a6c:	40 e0       	ldi	r20, 0x00	; 0
    3a6e:	68 2f       	mov	r22, r24
    3a70:	8b e2       	ldi	r24, 0x2B	; 43
    3a72:	95 e2       	ldi	r25, 0x25	; 37
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
		s_rx_cmdLine_idx += pos_len;

		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
    3a74:	8f dd       	rcall	.-1250   	; 0x3594 <udi_write_tx_buf>
    3a76:	10 92 ef 21 	sts	0x21EF, r1	; 0x8021ef <s_rx_cmdLine_idx>

		/* Attach trailing data to the buffer */
		if (rx_len > pos_len) {
    3a7a:	0f 90       	pop	r0
    3a7c:	0f 90       	pop	r0
    3a7e:	0f 90       	pop	r0
    3a80:	0f 90       	pop	r0
    3a82:	0f 90       	pop	r0
    3a84:	0f 90       	pop	r0
    3a86:	8c 14       	cp	r8, r12
    3a88:	9d 04       	cpc	r9, r13
			memcpy(s_rx_cmdLine_buf, pos + 1, rx_len - pos_len);
    3a8a:	70 f4       	brcc	.+28     	; 0x3aa8 <interpreter_doProcess+0x2d0>
    3a8c:	a6 01       	movw	r20, r12
    3a8e:	48 19       	sub	r20, r8
    3a90:	59 09       	sbc	r21, r9
    3a92:	b5 01       	movw	r22, r10
    3a94:	6f 5f       	subi	r22, 0xFF	; 255
    3a96:	7f 4f       	sbci	r23, 0xFF	; 255
    3a98:	80 ef       	ldi	r24, 0xF0	; 240
    3a9a:	91 e2       	ldi	r25, 0x21	; 33
    3a9c:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
			s_rx_cmdLine_idx = rx_len - pos_len;
    3aa0:	6c 2d       	mov	r22, r12
    3aa2:	67 19       	sub	r22, r7
    3aa4:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
		}
	}
}
    3aa8:	2c 96       	adiw	r28, 0x0c	; 12
    3aaa:	cd bf       	out	0x3d, r28	; 61
    3aac:	de bf       	out	0x3e, r29	; 62
    3aae:	df 91       	pop	r29
    3ab0:	cf 91       	pop	r28
    3ab2:	1f 91       	pop	r17
    3ab4:	0f 91       	pop	r16
    3ab6:	ff 90       	pop	r15
    3ab8:	ef 90       	pop	r14
    3aba:	df 90       	pop	r13
    3abc:	cf 90       	pop	r12
    3abe:	bf 90       	pop	r11
    3ac0:	af 90       	pop	r10
    3ac2:	9f 90       	pop	r9
    3ac4:	8f 90       	pop	r8
    3ac6:	7f 90       	pop	r7
    3ac8:	08 95       	ret

00003aca <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    3aca:	04 c0       	rjmp	.+8      	; 0x3ad4 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    3acc:	61 50       	subi	r22, 0x01	; 1
    3ace:	71 09       	sbc	r23, r1
    3ad0:	81 09       	sbc	r24, r1
    3ad2:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    3ad4:	61 15       	cp	r22, r1
    3ad6:	71 05       	cpc	r23, r1
    3ad8:	81 05       	cpc	r24, r1
    3ada:	91 05       	cpc	r25, r1
    3adc:	b9 f7       	brne	.-18     	; 0x3acc <__portable_avr_delay_cycles+0x2>
    3ade:	08 95       	ret

00003ae0 <twi2_waitUntilReady>:
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
	}
}

static void twi2_waitUntilReady(void)
{
    3ae0:	cf 92       	push	r12
    3ae2:	df 92       	push	r13
    3ae4:	ef 92       	push	r14
    3ae6:	ff 92       	push	r15
    3ae8:	0f 93       	push	r16
    3aea:	1f 93       	push	r17
    3aec:	cf 93       	push	r28
	status_code_t status;
	uint8_t isBusy;
	uint8_t isValid;

	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
    3aee:	e4 e1       	ldi	r30, 0x14	; 20
    3af0:	f0 e2       	ldi	r31, 0x20	; 32
    3af2:	83 e0       	ldi	r24, 0x03	; 3
    3af4:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    3af6:	81 e0       	ldi	r24, 0x01	; 1
    3af8:	90 e0       	ldi	r25, 0x00	; 0
    3afa:	84 83       	std	Z+4, r24	; 0x04
    3afc:	95 83       	std	Z+5, r25	; 0x05

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    3afe:	8f 01       	movw	r16, r30
    3b00:	cc 24       	eor	r12, r12
    3b02:	c3 94       	inc	r12
    3b04:	d1 2c       	mov	r13, r1
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    3b06:	0f 2e       	mov	r0, r31
    3b08:	fb e1       	ldi	r31, 0x1B	; 27
    3b0a:	ef 2e       	mov	r14, r31
    3b0c:	f5 e2       	ldi	r31, 0x25	; 37
    3b0e:	ff 2e       	mov	r15, r31
    3b10:	f0 2d       	mov	r31, r0
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_STATE;
	twi2_packet.addr_length = 1;

	/* Wait until not BUSY */
	do {
		twi2_packet.length = 1;
    3b12:	f8 01       	movw	r30, r16
    3b14:	c0 86       	std	Z+8, r12	; 0x08
    3b16:	d1 86       	std	Z+9, r13	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3b18:	41 e0       	ldi	r20, 0x01	; 1
    3b1a:	b8 01       	movw	r22, r16
    3b1c:	80 e8       	ldi	r24, 0x80	; 128
    3b1e:	94 e0       	ldi	r25, 0x04	; 4
    3b20:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
    3b24:	f7 01       	movw	r30, r14
    3b26:	c0 81       	ld	r28, Z
    3b28:	9c 2f       	mov	r25, r28
    3b2a:	90 78       	andi	r25, 0x80	; 128
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
    3b2c:	81 11       	cpse	r24, r1
    3b2e:	0d c0       	rjmp	.+26     	; 0x3b4a <twi2_waitUntilReady+0x6a>
    3b30:	91 f0       	breq	.+36     	; 0x3b56 <twi2_waitUntilReady+0x76>
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
		} else {
			if (isBusy && isValid) {
    3b32:	8c 2f       	mov	r24, r28
    3b34:	81 78       	andi	r24, 0x81	; 129
    3b36:	81 38       	cpi	r24, 0x81	; 129
    3b38:	29 f4       	brne	.+10     	; 0x3b44 <twi2_waitUntilReady+0x64>
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
    3b3a:	65 ef       	ldi	r22, 0xF5	; 245
    3b3c:	71 e0       	ldi	r23, 0x01	; 1
    3b3e:	80 e0       	ldi	r24, 0x00	; 0
    3b40:	90 e0       	ldi	r25, 0x00	; 0
    3b42:	c3 df       	rcall	.-122    	; 0x3aca <__portable_avr_delay_cycles>
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
    3b44:	c0 fd       	sbrc	r28, 0
    3b46:	e5 cf       	rjmp	.-54     	; 0x3b12 <twi2_waitUntilReady+0x32>
    3b48:	0c c0       	rjmp	.+24     	; 0x3b62 <twi2_waitUntilReady+0x82>
		status = twi_master_read(&TWI2_MASTER, &twi2_packet);
		isValid = twi2_m_data[0] & 0x80;
		isBusy  = twi2_m_data[0] & 0x01;

		if ((status != STATUS_OK) || !isValid) {
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3b4a:	65 e0       	ldi	r22, 0x05	; 5
    3b4c:	70 e0       	ldi	r23, 0x00	; 0
    3b4e:	80 e0       	ldi	r24, 0x00	; 0
    3b50:	90 e0       	ldi	r25, 0x00	; 0
    3b52:	bb df       	rcall	.-138    	; 0x3aca <__portable_avr_delay_cycles>
    3b54:	de cf       	rjmp	.-68     	; 0x3b12 <twi2_waitUntilReady+0x32>
    3b56:	65 e0       	ldi	r22, 0x05	; 5
    3b58:	70 e0       	ldi	r23, 0x00	; 0
    3b5a:	80 e0       	ldi	r24, 0x00	; 0
    3b5c:	90 e0       	ldi	r25, 0x00	; 0
    3b5e:	b5 df       	rcall	.-150    	; 0x3aca <__portable_avr_delay_cycles>
    3b60:	d8 cf       	rjmp	.-80     	; 0x3b12 <twi2_waitUntilReady+0x32>
			if (isBusy && isValid) {
				delay_us(TWI_SMART_LCD_DEVICE_BUSY_DELAY_MIN_US);
			}
		}
	} while ((status != STATUS_OK) || !isValid || isBusy);
}
    3b62:	cf 91       	pop	r28
    3b64:	1f 91       	pop	r17
    3b66:	0f 91       	pop	r16
    3b68:	ff 90       	pop	r15
    3b6a:	ef 90       	pop	r14
    3b6c:	df 90       	pop	r13
    3b6e:	cf 90       	pop	r12
    3b70:	08 95       	ret

00003b72 <isr_twi1_baro>:
		}
	} while (false);
}

static void isr_twi1_baro(uint32_t now, bool sync)
{
    3b72:	cf 93       	push	r28
    3b74:	df 93       	push	r29
    3b76:	1f 92       	push	r1
    3b78:	cd b7       	in	r28, 0x3d	; 61
    3b7a:	de b7       	in	r29, 0x3e	; 62
	static uint8_t  s_step = 100;
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
    3b7c:	44 23       	and	r20, r20
    3b7e:	41 f0       	breq	.+16     	; 0x3b90 <isr_twi1_baro+0x1e>
    3b80:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7553>
    3b84:	84 36       	cpi	r24, 0x64	; 100
    3b86:	08 f4       	brcc	.+2      	; 0x3b8a <isr_twi1_baro+0x18>
    3b88:	bb c0       	rjmp	.+374    	; 0x3d00 <isr_twi1_baro+0x18e>
		s_step = 0;
    3b8a:	10 92 07 20 	sts	0x2007, r1	; 0x802007 <s_step.7553>
    3b8e:	09 c0       	rjmp	.+18     	; 0x3ba2 <isr_twi1_baro+0x30>
	}

	switch (s_step) {
    3b90:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7553>
    3b94:	85 31       	cpi	r24, 0x15	; 21
    3b96:	09 f1       	breq	.+66     	; 0x3bda <isr_twi1_baro+0x68>
    3b98:	8b 32       	cpi	r24, 0x2B	; 43
    3b9a:	09 f4       	brne	.+2      	; 0x3b9e <isr_twi1_baro+0x2c>
    3b9c:	59 c0       	rjmp	.+178    	; 0x3c50 <isr_twi1_baro+0xde>
    3b9e:	81 11       	cpse	r24, r1
    3ba0:	a9 c0       	rjmp	.+338    	; 0x3cf4 <isr_twi1_baro+0x182>
		case 0:
			/* Request D1 */
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    3ba2:	e8 e2       	ldi	r30, 0x28	; 40
    3ba4:	f0 e2       	ldi	r31, 0x20	; 32
    3ba6:	86 e7       	ldi	r24, 0x76	; 118
    3ba8:	80 83       	st	Z, r24
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D1_4096;
    3baa:	88 e4       	ldi	r24, 0x48	; 72
    3bac:	81 83       	std	Z+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    3bae:	81 e0       	ldi	r24, 0x01	; 1
    3bb0:	90 e0       	ldi	r25, 0x00	; 0
    3bb2:	84 83       	std	Z+4, r24	; 0x04
    3bb4:	95 83       	std	Z+5, r25	; 0x05
			twi1_packet.length = 0;
    3bb6:	10 86       	std	Z+8, r1	; 0x08
    3bb8:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3bba:	40 e0       	ldi	r20, 0x00	; 0
    3bbc:	bf 01       	movw	r22, r30
    3bbe:	80 ea       	ldi	r24, 0xA0	; 160
    3bc0:	94 e0       	ldi	r25, 0x04	; 4
    3bc2:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
			status_code_t sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3bc6:	81 11       	cpse	r24, r1
    3bc8:	04 c0       	rjmp	.+8      	; 0x3bd2 <isr_twi1_baro+0x60>
				s_step = 1;
    3bca:	81 e0       	ldi	r24, 0x01	; 1
    3bcc:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
				return;
    3bd0:	a0 c0       	rjmp	.+320    	; 0x3d12 <isr_twi1_baro+0x1a0>
			}

			s_step = 200;										// Failed, stay until new sync triggers
    3bd2:	88 ec       	ldi	r24, 0xC8	; 200
    3bd4:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
			return;
    3bd8:	9c c0       	rjmp	.+312    	; 0x3d12 <isr_twi1_baro+0x1a0>
		break;

		case 21:
			/* Get data */
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    3bda:	e8 e2       	ldi	r30, 0x28	; 40
    3bdc:	f0 e2       	ldi	r31, 0x20	; 32
    3bde:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    3be0:	83 e0       	ldi	r24, 0x03	; 3
    3be2:	90 e0       	ldi	r25, 0x00	; 0
    3be4:	80 87       	std	Z+8, r24	; 0x08
    3be6:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3be8:	41 e0       	ldi	r20, 0x01	; 1
    3bea:	bf 01       	movw	r22, r30
    3bec:	80 ea       	ldi	r24, 0xA0	; 160
    3bee:	94 e0       	ldi	r25, 0x04	; 4
    3bf0:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3bf4:	81 11       	cpse	r24, r1
    3bf6:	28 c0       	rjmp	.+80     	; 0x3c48 <isr_twi1_baro+0xd6>
				s_twi1_baro_d1 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    3bf8:	e3 e2       	ldi	r30, 0x23	; 35
    3bfa:	f5 e2       	ldi	r31, 0x25	; 37
    3bfc:	20 81       	ld	r18, Z
    3bfe:	81 81       	ldd	r24, Z+1	; 0x01
    3c00:	90 e0       	ldi	r25, 0x00	; 0
    3c02:	a0 e0       	ldi	r26, 0x00	; 0
    3c04:	b0 e0       	ldi	r27, 0x00	; 0
    3c06:	ba 2f       	mov	r27, r26
    3c08:	a9 2f       	mov	r26, r25
    3c0a:	98 2f       	mov	r25, r24
    3c0c:	88 27       	eor	r24, r24
    3c0e:	a2 2b       	or	r26, r18
    3c10:	22 81       	ldd	r18, Z+2	; 0x02
    3c12:	82 2b       	or	r24, r18
    3c14:	80 93 16 23 	sts	0x2316, r24	; 0x802316 <s_twi1_baro_d1.7554>
    3c18:	90 93 17 23 	sts	0x2317, r25	; 0x802317 <s_twi1_baro_d1.7554+0x1>
    3c1c:	a0 93 18 23 	sts	0x2318, r26	; 0x802318 <s_twi1_baro_d1.7554+0x2>
    3c20:	b0 93 19 23 	sts	0x2319, r27	; 0x802319 <s_twi1_baro_d1.7554+0x3>

				/* Request D2 */
				twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_CONV_D2_4096;
    3c24:	e8 e2       	ldi	r30, 0x28	; 40
    3c26:	f0 e2       	ldi	r31, 0x20	; 32
    3c28:	88 e5       	ldi	r24, 0x58	; 88
    3c2a:	81 83       	std	Z+1, r24	; 0x01
				twi1_packet.length = 0;
    3c2c:	10 86       	std	Z+8, r1	; 0x08
    3c2e:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3c30:	40 e0       	ldi	r20, 0x00	; 0
    3c32:	bf 01       	movw	r22, r30
    3c34:	80 ea       	ldi	r24, 0xA0	; 160
    3c36:	94 e0       	ldi	r25, 0x04	; 4
    3c38:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
				sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
				if (sc == STATUS_OK) {
    3c3c:	81 11       	cpse	r24, r1
    3c3e:	04 c0       	rjmp	.+8      	; 0x3c48 <isr_twi1_baro+0xd6>
					s_step = 22;
    3c40:	86 e1       	ldi	r24, 0x16	; 22
    3c42:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
					return;
    3c46:	65 c0       	rjmp	.+202    	; 0x3d12 <isr_twi1_baro+0x1a0>
				}
			}

			s_step = 211;										// Failed, stay until new sync triggers
    3c48:	83 ed       	ldi	r24, 0xD3	; 211
    3c4a:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
			return;
    3c4e:	61 c0       	rjmp	.+194    	; 0x3d12 <isr_twi1_baro+0x1a0>
		break;

		case 43:
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_ADC_READ;
    3c50:	e8 e2       	ldi	r30, 0x28	; 40
    3c52:	f0 e2       	ldi	r31, 0x20	; 32
    3c54:	11 82       	std	Z+1, r1	; 0x01
			twi1_packet.length = 3;
    3c56:	83 e0       	ldi	r24, 0x03	; 3
    3c58:	90 e0       	ldi	r25, 0x00	; 0
    3c5a:	80 87       	std	Z+8, r24	; 0x08
    3c5c:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    3c5e:	41 e0       	ldi	r20, 0x01	; 1
    3c60:	bf 01       	movw	r22, r30
    3c62:	80 ea       	ldi	r24, 0xA0	; 160
    3c64:	94 e0       	ldi	r25, 0x04	; 4
    3c66:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc == STATUS_OK) {
    3c6a:	81 11       	cpse	r24, r1
    3c6c:	3f c0       	rjmp	.+126    	; 0x3cec <isr_twi1_baro+0x17a>
				s_twi1_baro_d2 = ((uint32_t)twi1_m_data[0] << 16) | ((uint32_t)twi1_m_data[1] << 8) | twi1_m_data[2];
    3c6e:	e3 e2       	ldi	r30, 0x23	; 35
    3c70:	f5 e2       	ldi	r31, 0x25	; 37
    3c72:	20 81       	ld	r18, Z
    3c74:	81 81       	ldd	r24, Z+1	; 0x01
    3c76:	90 e0       	ldi	r25, 0x00	; 0
    3c78:	a0 e0       	ldi	r26, 0x00	; 0
    3c7a:	b0 e0       	ldi	r27, 0x00	; 0
    3c7c:	ba 2f       	mov	r27, r26
    3c7e:	a9 2f       	mov	r26, r25
    3c80:	98 2f       	mov	r25, r24
    3c82:	88 27       	eor	r24, r24
    3c84:	a2 2b       	or	r26, r18
    3c86:	22 81       	ldd	r18, Z+2	; 0x02
    3c88:	82 2b       	or	r24, r18
    3c8a:	80 93 12 23 	sts	0x2312, r24	; 0x802312 <s_twi1_baro_d2.7555>
    3c8e:	90 93 13 23 	sts	0x2313, r25	; 0x802313 <s_twi1_baro_d2.7555+0x1>
    3c92:	a0 93 14 23 	sts	0x2314, r26	; 0x802314 <s_twi1_baro_d2.7555+0x2>
    3c96:	b0 93 15 23 	sts	0x2315, r27	; 0x802315 <s_twi1_baro_d2.7555+0x3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3c9a:	8f b7       	in	r24, 0x3f	; 63
    3c9c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3c9e:	f8 94       	cli
	return flags;
    3ca0:	89 81       	ldd	r24, Y+1	; 0x01

				irqflags_t flags = cpu_irq_save();
				g_twi1_baro_d1 = s_twi1_baro_d1;
    3ca2:	40 91 16 23 	lds	r20, 0x2316	; 0x802316 <s_twi1_baro_d1.7554>
    3ca6:	50 91 17 23 	lds	r21, 0x2317	; 0x802317 <s_twi1_baro_d1.7554+0x1>
    3caa:	60 91 18 23 	lds	r22, 0x2318	; 0x802318 <s_twi1_baro_d1.7554+0x2>
    3cae:	70 91 19 23 	lds	r23, 0x2319	; 0x802319 <s_twi1_baro_d1.7554+0x3>
    3cb2:	40 93 f9 25 	sts	0x25F9, r20	; 0x8025f9 <g_twi1_baro_d1>
    3cb6:	50 93 fa 25 	sts	0x25FA, r21	; 0x8025fa <g_twi1_baro_d1+0x1>
    3cba:	60 93 fb 25 	sts	0x25FB, r22	; 0x8025fb <g_twi1_baro_d1+0x2>
    3cbe:	70 93 fc 25 	sts	0x25FC, r23	; 0x8025fc <g_twi1_baro_d1+0x3>
				g_twi1_baro_d2 = s_twi1_baro_d2;
    3cc2:	40 91 12 23 	lds	r20, 0x2312	; 0x802312 <s_twi1_baro_d2.7555>
    3cc6:	50 91 13 23 	lds	r21, 0x2313	; 0x802313 <s_twi1_baro_d2.7555+0x1>
    3cca:	60 91 14 23 	lds	r22, 0x2314	; 0x802314 <s_twi1_baro_d2.7555+0x2>
    3cce:	70 91 15 23 	lds	r23, 0x2315	; 0x802315 <s_twi1_baro_d2.7555+0x3>
    3cd2:	40 93 f5 25 	sts	0x25F5, r20	; 0x8025f5 <g_twi1_baro_d2>
    3cd6:	50 93 f6 25 	sts	0x25F6, r21	; 0x8025f6 <g_twi1_baro_d2+0x1>
    3cda:	60 93 f7 25 	sts	0x25F7, r22	; 0x8025f7 <g_twi1_baro_d2+0x2>
    3cde:	70 93 f8 25 	sts	0x25F8, r23	; 0x8025f8 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ce2:	8f bf       	out	0x3f, r24	; 63
				cpu_irq_restore(flags);

				s_step = 123;									// Success, stay until new sync triggers
    3ce4:	8b e7       	ldi	r24, 0x7B	; 123
    3ce6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
				return;
    3cea:	13 c0       	rjmp	.+38     	; 0x3d12 <isr_twi1_baro+0x1a0>
			}

			s_step = 223;										// Failed, stay until new sync triggers
    3cec:	8f ed       	ldi	r24, 0xDF	; 223
    3cee:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
			return;
    3cf2:	0f c0       	rjmp	.+30     	; 0x3d12 <isr_twi1_baro+0x1a0>
		break;

		default:
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
    3cf4:	84 36       	cpi	r24, 0x64	; 100
    3cf6:	68 f4       	brcc	.+26     	; 0x3d12 <isr_twi1_baro+0x1a0>
				s_step++;
    3cf8:	8f 5f       	subi	r24, 0xFF	; 255
    3cfa:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7553>
    3cfe:	09 c0       	rjmp	.+18     	; 0x3d12 <isr_twi1_baro+0x1a0>
	/* Restart a new cycle if ready */
	if (sync && (s_step >= 100)) {
		s_step = 0;
	}

	switch (s_step) {
    3d00:	85 31       	cpi	r24, 0x15	; 21
    3d02:	09 f4       	brne	.+2      	; 0x3d06 <isr_twi1_baro+0x194>
    3d04:	6a cf       	rjmp	.-300    	; 0x3bda <isr_twi1_baro+0x68>
    3d06:	8b 32       	cpi	r24, 0x2B	; 43
    3d08:	09 f4       	brne	.+2      	; 0x3d0c <isr_twi1_baro+0x19a>
    3d0a:	a2 cf       	rjmp	.-188    	; 0x3c50 <isr_twi1_baro+0xde>
    3d0c:	81 11       	cpse	r24, r1
    3d0e:	f4 cf       	rjmp	.-24     	; 0x3cf8 <isr_twi1_baro+0x186>
    3d10:	48 cf       	rjmp	.-368    	; 0x3ba2 <isr_twi1_baro+0x30>
			/* Delay step of 0.5 ms */
			if (s_step < 100) {
				s_step++;
			}
	}
}
    3d12:	0f 90       	pop	r0
    3d14:	df 91       	pop	r29
    3d16:	cf 91       	pop	r28
    3d18:	08 95       	ret

00003d1a <task_twi2_lcd_pos_xy>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
    3d1a:	cf 93       	push	r28
    3d1c:	df 93       	push	r29
    3d1e:	d8 2f       	mov	r29, r24
	twi2_waitUntilReady();
    3d20:	c6 2f       	mov	r28, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
    3d22:	de de       	rcall	.-580    	; 0x3ae0 <twi2_waitUntilReady>
    3d24:	e4 e1       	ldi	r30, 0x14	; 20
    3d26:	f0 e2       	ldi	r31, 0x20	; 32
    3d28:	80 e2       	ldi	r24, 0x20	; 32
	twi2_m_data[0] = x;
    3d2a:	81 83       	std	Z+1, r24	; 0x01
    3d2c:	ab e1       	ldi	r26, 0x1B	; 27
    3d2e:	b5 e2       	ldi	r27, 0x25	; 37
	twi2_m_data[1] = y;
    3d30:	dc 93       	st	X, r29
    3d32:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    3d34:	cc 93       	st	X, r28
    3d36:	82 e0       	ldi	r24, 0x02	; 2
    3d38:	90 e0       	ldi	r25, 0x00	; 0
    3d3a:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    3d3c:	91 87       	std	Z+9, r25	; 0x09
    3d3e:	40 e0       	ldi	r20, 0x00	; 0
    3d40:	bf 01       	movw	r22, r30
    3d42:	80 e8       	ldi	r24, 0x80	; 128
    3d44:	94 e0       	ldi	r25, 0x04	; 4
    3d46:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3d4a:	65 e0       	ldi	r22, 0x05	; 5
    3d4c:	70 e0       	ldi	r23, 0x00	; 0
    3d4e:	80 e0       	ldi	r24, 0x00	; 0
    3d50:	90 e0       	ldi	r25, 0x00	; 0
}
    3d52:	bb de       	rcall	.-650    	; 0x3aca <__portable_avr_delay_cycles>
    3d54:	df 91       	pop	r29
    3d56:	cf 91       	pop	r28
    3d58:	08 95       	ret

00003d5a <task_twi2_lcd_rect>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
    3d5a:	ef 92       	push	r14
    3d5c:	0f 93       	push	r16
    3d5e:	cf 93       	push	r28
    3d60:	df 93       	push	r29
    3d62:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3d64:	c2 2f       	mov	r28, r18
    3d66:	d9 df       	rcall	.-78     	; 0x3d1a <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
    3d68:	bb de       	rcall	.-650    	; 0x3ae0 <twi2_waitUntilReady>
    3d6a:	01 11       	cpse	r16, r1
    3d6c:	02 c0       	rjmp	.+4      	; 0x3d72 <task_twi2_lcd_rect+0x18>
    3d6e:	84 e3       	ldi	r24, 0x34	; 52
    3d70:	01 c0       	rjmp	.+2      	; 0x3d74 <task_twi2_lcd_rect+0x1a>
    3d72:	86 e3       	ldi	r24, 0x36	; 54
    3d74:	a4 e1       	ldi	r26, 0x14	; 20
    3d76:	b0 e2       	ldi	r27, 0x20	; 32
    3d78:	11 96       	adiw	r26, 0x01	; 1
    3d7a:	8c 93       	st	X, r24
	twi2_m_data[0] = width;
    3d7c:	11 97       	sbiw	r26, 0x01	; 1
    3d7e:	eb e1       	ldi	r30, 0x1B	; 27
    3d80:	f5 e2       	ldi	r31, 0x25	; 37
	twi2_m_data[1] = height;
    3d82:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    3d84:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    3d86:	e2 82       	std	Z+2, r14	; 0x02
    3d88:	83 e0       	ldi	r24, 0x03	; 3
    3d8a:	90 e0       	ldi	r25, 0x00	; 0
    3d8c:	18 96       	adiw	r26, 0x08	; 8
    3d8e:	8d 93       	st	X+, r24
    3d90:	9c 93       	st	X, r25
    3d92:	19 97       	sbiw	r26, 0x09	; 9
    3d94:	40 e0       	ldi	r20, 0x00	; 0
    3d96:	bd 01       	movw	r22, r26
    3d98:	80 e8       	ldi	r24, 0x80	; 128
    3d9a:	94 e0       	ldi	r25, 0x04	; 4
    3d9c:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3da0:	65 e0       	ldi	r22, 0x05	; 5
    3da2:	70 e0       	ldi	r23, 0x00	; 0
    3da4:	80 e0       	ldi	r24, 0x00	; 0
    3da6:	90 e0       	ldi	r25, 0x00	; 0
}
    3da8:	90 de       	rcall	.-736    	; 0x3aca <__portable_avr_delay_cycles>
    3daa:	df 91       	pop	r29
    3dac:	cf 91       	pop	r28
    3dae:	0f 91       	pop	r16
    3db0:	ef 90       	pop	r14
    3db2:	08 95       	ret

00003db4 <task_twi2_lcd_circ>:

static void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
    3db4:	0f 93       	push	r16
    3db6:	cf 93       	push	r28
    3db8:	df 93       	push	r29
    3dba:	c4 2f       	mov	r28, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3dbc:	d2 2f       	mov	r29, r18
    3dbe:	ad df       	rcall	.-166    	; 0x3d1a <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
    3dc0:	8f de       	rcall	.-738    	; 0x3ae0 <twi2_waitUntilReady>
    3dc2:	d1 11       	cpse	r29, r1
    3dc4:	02 c0       	rjmp	.+4      	; 0x3dca <task_twi2_lcd_circ+0x16>
    3dc6:	88 e3       	ldi	r24, 0x38	; 56
    3dc8:	01 c0       	rjmp	.+2      	; 0x3dcc <task_twi2_lcd_circ+0x18>
    3dca:	8a e3       	ldi	r24, 0x3A	; 58
    3dcc:	e4 e1       	ldi	r30, 0x14	; 20
    3dce:	f0 e2       	ldi	r31, 0x20	; 32
	twi2_m_data[0] = radius;
    3dd0:	81 83       	std	Z+1, r24	; 0x01
    3dd2:	ab e1       	ldi	r26, 0x1B	; 27
    3dd4:	b5 e2       	ldi	r27, 0x25	; 37
	twi2_m_data[1] = color;
    3dd6:	cc 93       	st	X, r28
    3dd8:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    3dda:	0c 93       	st	X, r16
    3ddc:	82 e0       	ldi	r24, 0x02	; 2
    3dde:	90 e0       	ldi	r25, 0x00	; 0
    3de0:	80 87       	std	Z+8, r24	; 0x08
    3de2:	91 87       	std	Z+9, r25	; 0x09
    3de4:	40 e0       	ldi	r20, 0x00	; 0
    3de6:	bf 01       	movw	r22, r30
    3de8:	80 e8       	ldi	r24, 0x80	; 128
    3dea:	94 e0       	ldi	r25, 0x04	; 4
    3dec:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3df0:	65 e0       	ldi	r22, 0x05	; 5
    3df2:	70 e0       	ldi	r23, 0x00	; 0
    3df4:	80 e0       	ldi	r24, 0x00	; 0
    3df6:	90 e0       	ldi	r25, 0x00	; 0
}
    3df8:	68 de       	rcall	.-816    	; 0x3aca <__portable_avr_delay_cycles>
    3dfa:	df 91       	pop	r29
    3dfc:	cf 91       	pop	r28
    3dfe:	0f 91       	pop	r16
    3e00:	08 95       	ret

00003e02 <task_twi2_lcd_line>:
		slen -= this_len;
	}
}

static void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
    3e02:	0f 93       	push	r16
    3e04:	cf 93       	push	r28
    3e06:	df 93       	push	r29
    3e08:	d4 2f       	mov	r29, r20
	task_twi2_lcd_pos_xy(x1, y1);

	twi2_waitUntilReady();
    3e0a:	c2 2f       	mov	r28, r18
    3e0c:	86 df       	rcall	.-244    	; 0x3d1a <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
    3e0e:	68 de       	rcall	.-816    	; 0x3ae0 <twi2_waitUntilReady>
    3e10:	a4 e1       	ldi	r26, 0x14	; 20
    3e12:	b0 e2       	ldi	r27, 0x20	; 32
    3e14:	82 e3       	ldi	r24, 0x32	; 50
    3e16:	11 96       	adiw	r26, 0x01	; 1
    3e18:	8c 93       	st	X, r24
	twi2_m_data[0] = x2;
    3e1a:	11 97       	sbiw	r26, 0x01	; 1
    3e1c:	eb e1       	ldi	r30, 0x1B	; 27
    3e1e:	f5 e2       	ldi	r31, 0x25	; 37
	twi2_m_data[1] = y2;
    3e20:	d0 83       	st	Z, r29
	twi2_m_data[2] = color;
    3e22:	c1 83       	std	Z+1, r28	; 0x01
	twi2_packet.length = 3;
    3e24:	02 83       	std	Z+2, r16	; 0x02
    3e26:	83 e0       	ldi	r24, 0x03	; 3
    3e28:	90 e0       	ldi	r25, 0x00	; 0
    3e2a:	18 96       	adiw	r26, 0x08	; 8
    3e2c:	8d 93       	st	X+, r24
    3e2e:	9c 93       	st	X, r25
    3e30:	19 97       	sbiw	r26, 0x09	; 9
    3e32:	40 e0       	ldi	r20, 0x00	; 0
    3e34:	bd 01       	movw	r22, r26
    3e36:	80 e8       	ldi	r24, 0x80	; 128
    3e38:	94 e0       	ldi	r25, 0x04	; 4
    3e3a:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3e3e:	65 e0       	ldi	r22, 0x05	; 5
    3e40:	70 e0       	ldi	r23, 0x00	; 0
    3e42:	80 e0       	ldi	r24, 0x00	; 0
    3e44:	90 e0       	ldi	r25, 0x00	; 0
}
    3e46:	41 de       	rcall	.-894    	; 0x3aca <__portable_avr_delay_cycles>
    3e48:	df 91       	pop	r29
    3e4a:	cf 91       	pop	r28
    3e4c:	0f 91       	pop	r16
    3e4e:	08 95       	ret

00003e50 <task_twi2_lcd_str>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
    3e50:	9f 92       	push	r9
    3e52:	af 92       	push	r10
    3e54:	bf 92       	push	r11
    3e56:	cf 92       	push	r12
    3e58:	df 92       	push	r13
    3e5a:	ef 92       	push	r14
    3e5c:	ff 92       	push	r15
    3e5e:	0f 93       	push	r16
    3e60:	1f 93       	push	r17
    3e62:	cf 93       	push	r28
    3e64:	df 93       	push	r29
    3e66:	b8 2e       	mov	r11, r24
    3e68:	a6 2e       	mov	r10, r22
    3e6a:	ea 01       	movw	r28, r20
	uint8_t slen = strlen(str);
    3e6c:	fa 01       	movw	r30, r20
    3e6e:	01 90       	ld	r0, Z+
    3e70:	00 20       	and	r0, r0
    3e72:	e9 f7       	brne	.-6      	; 0x3e6e <task_twi2_lcd_str+0x1e>
    3e74:	31 97       	sbiw	r30, 0x01	; 1
    3e76:	ce 2e       	mov	r12, r30
    3e78:	c4 1a       	sub	r12, r20
	if (!slen) {
    3e7a:	09 f4       	brne	.+2      	; 0x3e7e <task_twi2_lcd_str+0x2e>
    3e7c:	43 c0       	rjmp	.+134    	; 0x3f04 <task_twi2_lcd_str+0xb4>
		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3e7e:	04 e1       	ldi	r16, 0x14	; 20
    3e80:	10 e2       	ldi	r17, 0x20	; 32
    3e82:	0f 2e       	mov	r0, r31
    3e84:	f0 e3       	ldi	r31, 0x30	; 48
    3e86:	9f 2e       	mov	r9, r31
    3e88:	f0 2d       	mov	r31, r0
			twi2_m_data[0] = this_len;
    3e8a:	0f 2e       	mov	r0, r31
    3e8c:	fb e1       	ldi	r31, 0x1B	; 27
    3e8e:	ef 2e       	mov	r14, r31
    3e90:	f5 e2       	ldi	r31, 0x25	; 37
    3e92:	ff 2e       	mov	r15, r31
    3e94:	f0 2d       	mov	r31, r0
    3e96:	dc 2c       	mov	r13, r12
    3e98:	e6 e0       	ldi	r30, 0x06	; 6
    3e9a:	ec 15       	cp	r30, r12
    3e9c:	20 f4       	brcc	.+8      	; 0x3ea6 <task_twi2_lcd_str+0x56>
    3e9e:	0f 2e       	mov	r0, r31
    3ea0:	f6 e0       	ldi	r31, 0x06	; 6
    3ea2:	df 2e       	mov	r13, r31
    3ea4:	f0 2d       	mov	r31, r0
			this_len = TWI2_STR_MAXLEN;
		}

		/* Chunk of the string */
		{
			task_twi2_lcd_pos_xy(x, y);
    3ea6:	6a 2d       	mov	r22, r10
    3ea8:	8b 2d       	mov	r24, r11

			twi2_waitUntilReady();
    3eaa:	37 df       	rcall	.-402    	; 0x3d1a <task_twi2_lcd_pos_xy>
    3eac:	19 de       	rcall	.-974    	; 0x3ae0 <twi2_waitUntilReady>
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3eae:	f8 01       	movw	r30, r16
    3eb0:	91 82       	std	Z+1, r9	; 0x01
			twi2_m_data[0] = this_len;
    3eb2:	f7 01       	movw	r30, r14
    3eb4:	d0 82       	st	Z, r13
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    3eb6:	dd 20       	and	r13, r13
    3eb8:	69 f0       	breq	.+26     	; 0x3ed4 <task_twi2_lcd_str+0x84>
    3eba:	81 e0       	ldi	r24, 0x01	; 1
				twi2_m_data[idx] = *(str++);
    3ebc:	21 96       	adiw	r28, 0x01	; 1
    3ebe:	e8 2f       	mov	r30, r24
    3ec0:	f0 e0       	ldi	r31, 0x00	; 0
    3ec2:	e5 5e       	subi	r30, 0xE5	; 229
    3ec4:	fa 4d       	sbci	r31, 0xDA	; 218
    3ec6:	de 01       	movw	r26, r28
    3ec8:	11 97       	sbiw	r26, 0x01	; 1
    3eca:	9c 91       	ld	r25, X
    3ecc:	90 83       	st	Z, r25
			task_twi2_lcd_pos_xy(x, y);

			twi2_waitUntilReady();
			twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
			twi2_m_data[0] = this_len;
			for (uint8_t idx = 1; idx <= this_len; ++idx) {
    3ece:	8f 5f       	subi	r24, 0xFF	; 255
    3ed0:	d8 16       	cp	r13, r24
    3ed2:	a0 f7       	brcc	.-24     	; 0x3ebc <task_twi2_lcd_str+0x6c>
				twi2_m_data[idx] = *(str++);
			}
			twi2_packet.length = this_len + 1;
    3ed4:	8d 2d       	mov	r24, r13
    3ed6:	90 e0       	ldi	r25, 0x00	; 0
    3ed8:	01 96       	adiw	r24, 0x01	; 1
    3eda:	f8 01       	movw	r30, r16
    3edc:	80 87       	std	Z+8, r24	; 0x08
    3ede:	91 87       	std	Z+9, r25	; 0x09
    3ee0:	40 e0       	ldi	r20, 0x00	; 0
    3ee2:	b8 01       	movw	r22, r16
    3ee4:	80 e8       	ldi	r24, 0x80	; 128
    3ee6:	94 e0       	ldi	r25, 0x04	; 4
    3ee8:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
			twi_master_write(&TWI2_MASTER, &twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3eec:	65 e0       	ldi	r22, 0x05	; 5
    3eee:	70 e0       	ldi	r23, 0x00	; 0
    3ef0:	80 e0       	ldi	r24, 0x00	; 0
    3ef2:	90 e0       	ldi	r25, 0x00	; 0
    3ef4:	ea dd       	rcall	.-1068   	; 0x3aca <__portable_avr_delay_cycles>
		}

		x    += this_len * 6;
    3ef6:	8d 2d       	mov	r24, r13
    3ef8:	88 0f       	add	r24, r24
    3efa:	8d 0d       	add	r24, r13
    3efc:	88 0f       	add	r24, r24
    3efe:	b8 0e       	add	r11, r24
		slen -= this_len;
    3f00:	cd 18       	sub	r12, r13
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
	}

	while (slen) {
    3f02:	49 f6       	brne	.-110    	; 0x3e96 <task_twi2_lcd_str+0x46>
		}

		x    += this_len * 6;
		slen -= this_len;
	}
}
    3f04:	df 91       	pop	r29
    3f06:	cf 91       	pop	r28
    3f08:	1f 91       	pop	r17
    3f0a:	0f 91       	pop	r16
    3f0c:	ff 90       	pop	r15
    3f0e:	ef 90       	pop	r14
    3f10:	df 90       	pop	r13
    3f12:	cf 90       	pop	r12
    3f14:	bf 90       	pop	r11
    3f16:	af 90       	pop	r10
    3f18:	9f 90       	pop	r9
    3f1a:	08 95       	ret

00003f1c <task_twi2_lcd_print_format_uint32>:
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

static void task_twi2_lcd_print_format_uint32(uint8_t x, uint8_t y, int32_t adc_i, int32_t adc_f, const char* fmt)
{
    3f1c:	8f 92       	push	r8
    3f1e:	9f 92       	push	r9
    3f20:	af 92       	push	r10
    3f22:	bf 92       	push	r11
    3f24:	cf 92       	push	r12
    3f26:	df 92       	push	r13
    3f28:	ef 92       	push	r14
    3f2a:	ff 92       	push	r15
    3f2c:	0f 93       	push	r16
    3f2e:	1f 93       	push	r17
    3f30:	cf 93       	push	r28
    3f32:	df 93       	push	r29
    3f34:	b2 2e       	mov	r11, r18
    3f36:	a3 2e       	mov	r10, r19
    3f38:	94 2e       	mov	r9, r20
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3f3a:	85 2e       	mov	r8, r21
    3f3c:	ee de       	rcall	.-548    	; 0x3d1a <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3f3e:	d0 dd       	rcall	.-1120   	; 0x3ae0 <twi2_waitUntilReady>
    3f40:	c4 e1       	ldi	r28, 0x14	; 20
    3f42:	d0 e2       	ldi	r29, 0x20	; 32
    3f44:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3f46:	89 83       	std	Y+1, r24	; 0x01
    3f48:	1f 93       	push	r17
    3f4a:	0f 93       	push	r16
    3f4c:	ff 92       	push	r15
    3f4e:	ef 92       	push	r14
    3f50:	8f 92       	push	r8
    3f52:	9f 92       	push	r9
    3f54:	af 92       	push	r10
    3f56:	bf 92       	push	r11
    3f58:	df 92       	push	r13
    3f5a:	cf 92       	push	r12
    3f5c:	8c e1       	ldi	r24, 0x1C	; 28
    3f5e:	95 e2       	ldi	r25, 0x25	; 37
    3f60:	9f 93       	push	r25
    3f62:	8f 93       	push	r24
    3f64:	0e 94 55 68 	call	0xd0aa	; 0xd0aa <sprintf>
    3f68:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    3f6c:	99 27       	eor	r25, r25
    3f6e:	01 96       	adiw	r24, 0x01	; 1
    3f70:	88 87       	std	Y+8, r24	; 0x08
    3f72:	99 87       	std	Y+9, r25	; 0x09
    3f74:	40 e0       	ldi	r20, 0x00	; 0
    3f76:	be 01       	movw	r22, r28
    3f78:	80 e8       	ldi	r24, 0x80	; 128
    3f7a:	94 e0       	ldi	r25, 0x04	; 4
    3f7c:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    3f80:	65 e0       	ldi	r22, 0x05	; 5
    3f82:	70 e0       	ldi	r23, 0x00	; 0
    3f84:	80 e0       	ldi	r24, 0x00	; 0
    3f86:	90 e0       	ldi	r25, 0x00	; 0
}
    3f88:	a0 dd       	rcall	.-1216   	; 0x3aca <__portable_avr_delay_cycles>
    3f8a:	8d b7       	in	r24, 0x3d	; 61
    3f8c:	9e b7       	in	r25, 0x3e	; 62
    3f8e:	0c 96       	adiw	r24, 0x0c	; 12
    3f90:	8d bf       	out	0x3d, r24	; 61
    3f92:	9e bf       	out	0x3e, r25	; 62
    3f94:	df 91       	pop	r29
    3f96:	cf 91       	pop	r28
    3f98:	1f 91       	pop	r17
    3f9a:	0f 91       	pop	r16
    3f9c:	ff 90       	pop	r15
    3f9e:	ef 90       	pop	r14
    3fa0:	df 90       	pop	r13
    3fa2:	cf 90       	pop	r12
    3fa4:	bf 90       	pop	r11
    3fa6:	af 90       	pop	r10
    3fa8:	9f 90       	pop	r9
    3faa:	8f 90       	pop	r8
    3fac:	08 95       	ret

00003fae <task_twi2_lcd_print_format_uint16>:
		task_twi2_lcd_str(196, 72, "Accel.");
	}
}

static void task_twi2_lcd_print_format_uint16(uint8_t x, uint8_t y, int16_t adc_i, int16_t adc_f, const char* fmt)
{
    3fae:	cf 92       	push	r12
    3fb0:	df 92       	push	r13
    3fb2:	ef 92       	push	r14
    3fb4:	ff 92       	push	r15
    3fb6:	0f 93       	push	r16
    3fb8:	1f 93       	push	r17
    3fba:	cf 93       	push	r28
    3fbc:	df 93       	push	r29
    3fbe:	f4 2e       	mov	r15, r20
    3fc0:	e5 2e       	mov	r14, r21
    3fc2:	d2 2e       	mov	r13, r18
	task_twi2_lcd_pos_xy(x, y);

	twi2_waitUntilReady();
    3fc4:	c3 2e       	mov	r12, r19
    3fc6:	a9 de       	rcall	.-686    	; 0x3d1a <task_twi2_lcd_pos_xy>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
    3fc8:	8b dd       	rcall	.-1258   	; 0x3ae0 <twi2_waitUntilReady>
    3fca:	c4 e1       	ldi	r28, 0x14	; 20
    3fcc:	d0 e2       	ldi	r29, 0x20	; 32
    3fce:	80 e3       	ldi	r24, 0x30	; 48
	twi2_m_data[0] = sprintf((char*)&(twi2_m_data[1]), fmt, adc_i, adc_f);
    3fd0:	89 83       	std	Y+1, r24	; 0x01
    3fd2:	cf 92       	push	r12
    3fd4:	df 92       	push	r13
    3fd6:	ef 92       	push	r14
    3fd8:	ff 92       	push	r15
    3fda:	1f 93       	push	r17
    3fdc:	0f 93       	push	r16
    3fde:	8c e1       	ldi	r24, 0x1C	; 28
    3fe0:	95 e2       	ldi	r25, 0x25	; 37
    3fe2:	9f 93       	push	r25
    3fe4:	8f 93       	push	r24
    3fe6:	0e 94 55 68 	call	0xd0aa	; 0xd0aa <sprintf>
    3fea:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
	twi2_packet.length = twi2_m_data[0] + 1;
    3fee:	99 27       	eor	r25, r25
    3ff0:	01 96       	adiw	r24, 0x01	; 1
    3ff2:	88 87       	std	Y+8, r24	; 0x08
    3ff4:	99 87       	std	Y+9, r25	; 0x09
    3ff6:	40 e0       	ldi	r20, 0x00	; 0
    3ff8:	be 01       	movw	r22, r28
    3ffa:	80 e8       	ldi	r24, 0x80	; 128
    3ffc:	94 e0       	ldi	r25, 0x04	; 4
    3ffe:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4002:	65 e0       	ldi	r22, 0x05	; 5
    4004:	70 e0       	ldi	r23, 0x00	; 0
    4006:	80 e0       	ldi	r24, 0x00	; 0
    4008:	90 e0       	ldi	r25, 0x00	; 0
}
    400a:	5f dd       	rcall	.-1346   	; 0x3aca <__portable_avr_delay_cycles>
    400c:	8d b7       	in	r24, 0x3d	; 61
    400e:	9e b7       	in	r25, 0x3e	; 62
    4010:	08 96       	adiw	r24, 0x08	; 8
    4012:	8d bf       	out	0x3d, r24	; 61
    4014:	9e bf       	out	0x3e, r25	; 62
    4016:	df 91       	pop	r29
    4018:	cf 91       	pop	r28
    401a:	1f 91       	pop	r17
    401c:	0f 91       	pop	r16
    401e:	ff 90       	pop	r15
    4020:	ef 90       	pop	r14
    4022:	df 90       	pop	r13
    4024:	cf 90       	pop	r12
    4026:	08 95       	ret

00004028 <twi_init>:
}


void twi_init(void) {
	#ifdef TWI1_MASTER
	TWI1_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA1
    4028:	e0 e8       	ldi	r30, 0x80	; 128
    402a:	f6 e0       	ldi	r31, 0x06	; 6
    402c:	88 e3       	ldi	r24, 0x38	; 56
    402e:	80 8b       	std	Z+16, r24	; 0x10
	TWI1_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL1
    4030:	81 8b       	std	Z+17, r24	; 0x11
	#endif

	#ifdef TWI2_MASTER
	TWI2_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA2
    4032:	e0 e4       	ldi	r30, 0x40	; 64
    4034:	f6 e0       	ldi	r31, 0x06	; 6
    4036:	80 8b       	std	Z+16, r24	; 0x10
	TWI2_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL2
    4038:	81 8b       	std	Z+17, r24	; 0x11
    403a:	08 95       	ret

0000403c <twi_start>:
	#endif
}

void twi_start(void) {
    403c:	7f 92       	push	r7
    403e:	8f 92       	push	r8
    4040:	9f 92       	push	r9
    4042:	af 92       	push	r10
    4044:	bf 92       	push	r11
    4046:	cf 92       	push	r12
    4048:	df 92       	push	r13
    404a:	ef 92       	push	r14
    404c:	ff 92       	push	r15
    404e:	0f 93       	push	r16
    4050:	1f 93       	push	r17
    4052:	cf 93       	push	r28
    4054:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    4056:	60 e4       	ldi	r22, 0x40	; 64
    4058:	85 e0       	ldi	r24, 0x05	; 5
    405a:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
	#else
	#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    405e:	63 e3       	ldi	r22, 0x33	; 51
    4060:	70 e2       	ldi	r23, 0x20	; 32
    4062:	80 ea       	ldi	r24, 0xA0	; 160
    4064:	94 e0       	ldi	r25, 0x04	; 4
    4066:	0e 94 b3 3f 	call	0x7f66	; 0x7f66 <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    406a:	e0 ea       	ldi	r30, 0xA0	; 160
    406c:	f4 e0       	ldi	r31, 0x04	; 4
    406e:	81 81       	ldd	r24, Z+1	; 0x01
    4070:	88 60       	ori	r24, 0x08	; 8
    4072:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    4074:	60 e4       	ldi	r22, 0x40	; 64
    4076:	83 e0       	ldi	r24, 0x03	; 3
    4078:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
	#else
	#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    407c:	6f e1       	ldi	r22, 0x1F	; 31
    407e:	70 e2       	ldi	r23, 0x20	; 32
    4080:	80 e8       	ldi	r24, 0x80	; 128
    4082:	94 e0       	ldi	r25, 0x04	; 4
    4084:	0e 94 b3 3f 	call	0x7f66	; 0x7f66 <twi_master_init>
    4088:	e0 e8       	ldi	r30, 0x80	; 128
    408a:	f4 e0       	ldi	r31, 0x04	; 4
    408c:	81 81       	ldd	r24, Z+1	; 0x01
    408e:	88 60       	ori	r24, 0x08	; 8
    4090:	81 83       	std	Z+1, r24	; 0x01

static void init_twi1_hygro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_01, TWI1_SLAVE_HYGRO_ADDR);
    4092:	1f 92       	push	r1
    4094:	84 e4       	ldi	r24, 0x44	; 68
    4096:	8f 93       	push	r24
    4098:	8d ee       	ldi	r24, 0xED	; 237
    409a:	9d e2       	ldi	r25, 0x2D	; 45
    409c:	9f 93       	push	r25
    409e:	8f 93       	push	r24
    40a0:	1f 92       	push	r1
    40a2:	80 e4       	ldi	r24, 0x40	; 64
    40a4:	8f 93       	push	r24
    40a6:	8b e2       	ldi	r24, 0x2B	; 43
    40a8:	95 e2       	ldi	r25, 0x25	; 37
    40aa:	9f 93       	push	r25
    40ac:	8f 93       	push	r24
    40ae:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    40b2:	81 34       	cpi	r24, 0x41	; 65
    40b4:	91 05       	cpc	r25, r1
    40b6:	10 f0       	brcs	.+4      	; 0x40bc <twi_start+0x80>
    40b8:	80 e4       	ldi	r24, 0x40	; 64
    40ba:	90 e0       	ldi	r25, 0x00	; 0
    40bc:	40 e0       	ldi	r20, 0x00	; 0
    40be:	68 2f       	mov	r22, r24
    40c0:	8b e2       	ldi	r24, 0x2B	; 43
    40c2:	95 e2       	ldi	r25, 0x25	; 37
    40c4:	67 da       	rcall	.-2866   	; 0x3594 <udi_write_tx_buf>
	g_twi1_hygro_status = 0;
    40c6:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <g_twi1_hygro_status>

	do {
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    40ca:	e8 e2       	ldi	r30, 0x28	; 40
    40cc:	f0 e2       	ldi	r31, 0x20	; 32
    40ce:	84 e4       	ldi	r24, 0x44	; 68
    40d0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_BREAK_HI;
    40d2:	80 e3       	ldi	r24, 0x30	; 48
    40d4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_BREAK_LO;
    40d6:	83 e9       	ldi	r24, 0x93	; 147
    40d8:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    40da:	82 e0       	ldi	r24, 0x02	; 2
    40dc:	90 e0       	ldi	r25, 0x00	; 0
    40de:	84 83       	std	Z+4, r24	; 0x04
    40e0:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    40e2:	10 86       	std	Z+8, r1	; 0x08
    40e4:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    40e6:	40 e0       	ldi	r20, 0x00	; 0
    40e8:	bf 01       	movw	r22, r30
    40ea:	80 ea       	ldi	r24, 0xA0	; 160
    40ec:	94 e0       	ldi	r25, 0x04	; 4
    40ee:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    40f2:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    40f4:	8d b7       	in	r24, 0x3d	; 61
    40f6:	9e b7       	in	r25, 0x3e	; 62
    40f8:	08 96       	adiw	r24, 0x08	; 8
    40fa:	8d bf       	out	0x3d, r24	; 61
    40fc:	9e bf       	out	0x3e, r25	; 62
    40fe:	cc 23       	and	r28, r28
    4100:	f1 f0       	breq	.+60     	; 0x413e <twi_start+0x102>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_02);
    4102:	86 ea       	ldi	r24, 0xA6	; 166
    4104:	9d e2       	ldi	r25, 0x2D	; 45
    4106:	9f 93       	push	r25
    4108:	8f 93       	push	r24
    410a:	1f 92       	push	r1
    410c:	80 e4       	ldi	r24, 0x40	; 64
    410e:	8f 93       	push	r24
    4110:	8b e2       	ldi	r24, 0x2B	; 43
    4112:	95 e2       	ldi	r25, 0x25	; 37
    4114:	9f 93       	push	r25
    4116:	8f 93       	push	r24
    4118:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    411c:	81 34       	cpi	r24, 0x41	; 65
    411e:	91 05       	cpc	r25, r1
    4120:	10 f0       	brcs	.+4      	; 0x4126 <twi_start+0xea>
    4122:	80 e4       	ldi	r24, 0x40	; 64
    4124:	90 e0       	ldi	r25, 0x00	; 0
    4126:	40 e0       	ldi	r20, 0x00	; 0
    4128:	68 2f       	mov	r22, r24
    412a:	8b e2       	ldi	r24, 0x2B	; 43
    412c:	95 e2       	ldi	r25, 0x25	; 37
    412e:	32 da       	rcall	.-2972   	; 0x3594 <udi_write_tx_buf>
    4130:	0f 90       	pop	r0
    4132:	0f 90       	pop	r0
    4134:	0f 90       	pop	r0
    4136:	0f 90       	pop	r0
    4138:	0f 90       	pop	r0
    413a:	0f 90       	pop	r0
    413c:	92 c0       	rjmp	.+292    	; 0x4262 <twi_start+0x226>
			break;
		}
		delay_ms(2);
    413e:	60 e1       	ldi	r22, 0x10	; 16
    4140:	77 e2       	ldi	r23, 0x27	; 39
    4142:	80 e0       	ldi	r24, 0x00	; 0
    4144:	90 e0       	ldi	r25, 0x00	; 0
    4146:	c1 dc       	rcall	.-1662   	; 0x3aca <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4148:	e8 e2       	ldi	r30, 0x28	; 40
    414a:	f0 e2       	ldi	r31, 0x20	; 32
    414c:	84 e4       	ldi	r24, 0x44	; 68
    414e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_RESET_HI;
    4150:	80 e3       	ldi	r24, 0x30	; 48
    4152:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_RESET_LO;
    4154:	82 ea       	ldi	r24, 0xA2	; 162
    4156:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4158:	82 e0       	ldi	r24, 0x02	; 2
    415a:	90 e0       	ldi	r25, 0x00	; 0
    415c:	84 83       	std	Z+4, r24	; 0x04
    415e:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4160:	10 86       	std	Z+8, r1	; 0x08
    4162:	11 86       	std	Z+9, r1	; 0x09
    4164:	40 e0       	ldi	r20, 0x00	; 0
    4166:	bf 01       	movw	r22, r30
    4168:	80 ea       	ldi	r24, 0xA0	; 160
    416a:	94 e0       	ldi	r25, 0x04	; 4
    416c:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    4170:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4172:	81 11       	cpse	r24, r1
    4174:	76 c0       	rjmp	.+236    	; 0x4262 <twi_start+0x226>
			break;
		}
		delay_ms(2);
    4176:	60 e1       	ldi	r22, 0x10	; 16
    4178:	77 e2       	ldi	r23, 0x27	; 39
    417a:	80 e0       	ldi	r24, 0x00	; 0
    417c:	90 e0       	ldi	r25, 0x00	; 0
    417e:	a5 dc       	rcall	.-1718   	; 0x3aca <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4180:	e8 e2       	ldi	r30, 0x28	; 40
    4182:	f0 e2       	ldi	r31, 0x20	; 32
    4184:	84 e4       	ldi	r24, 0x44	; 68
    4186:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_STATUS_HI;
    4188:	83 ef       	ldi	r24, 0xF3	; 243
    418a:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_STATUS_LO;
    418c:	8d e2       	ldi	r24, 0x2D	; 45
    418e:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4190:	82 e0       	ldi	r24, 0x02	; 2
    4192:	90 e0       	ldi	r25, 0x00	; 0
    4194:	84 83       	std	Z+4, r24	; 0x04
    4196:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4198:	80 87       	std	Z+8, r24	; 0x08
    419a:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    419c:	41 e0       	ldi	r20, 0x01	; 1
    419e:	bf 01       	movw	r22, r30
    41a0:	80 ea       	ldi	r24, 0xA0	; 160
    41a2:	94 e0       	ldi	r25, 0x04	; 4
    41a4:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    41a8:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    41aa:	81 11       	cpse	r24, r1
    41ac:	5a c0       	rjmp	.+180    	; 0x4262 <twi_start+0x226>
			break;
		}
		g_twi1_hygro_status = (twi1_m_data[0] << 8) | twi1_m_data[1];
    41ae:	80 91 24 25 	lds	r24, 0x2524	; 0x802524 <twi1_m_data+0x1>
    41b2:	80 93 eb 25 	sts	0x25EB, r24	; 0x8025eb <g_twi1_hygro_status>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_03, g_twi1_hygro_status);
    41b6:	1f 92       	push	r1
    41b8:	8f 93       	push	r24
    41ba:	84 e7       	ldi	r24, 0x74	; 116
    41bc:	9d e2       	ldi	r25, 0x2D	; 45
    41be:	9f 93       	push	r25
    41c0:	8f 93       	push	r24
    41c2:	1f 92       	push	r1
    41c4:	80 e4       	ldi	r24, 0x40	; 64
    41c6:	8f 93       	push	r24
    41c8:	8b e2       	ldi	r24, 0x2B	; 43
    41ca:	95 e2       	ldi	r25, 0x25	; 37
    41cc:	9f 93       	push	r25
    41ce:	8f 93       	push	r24
    41d0:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    41d4:	81 34       	cpi	r24, 0x41	; 65
    41d6:	91 05       	cpc	r25, r1
    41d8:	10 f0       	brcs	.+4      	; 0x41de <twi_start+0x1a2>
    41da:	80 e4       	ldi	r24, 0x40	; 64
    41dc:	90 e0       	ldi	r25, 0x00	; 0
    41de:	40 e0       	ldi	r20, 0x00	; 0
    41e0:	68 2f       	mov	r22, r24
    41e2:	8b e2       	ldi	r24, 0x2B	; 43
    41e4:	95 e2       	ldi	r25, 0x25	; 37
    41e6:	d6 d9       	rcall	.-3156   	; 0x3594 <udi_write_tx_buf>

		/* Start cyclic measurements with 2 MPS @ high repeatability */
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    41e8:	e8 e2       	ldi	r30, 0x28	; 40
    41ea:	f0 e2       	ldi	r31, 0x20	; 32
    41ec:	84 e4       	ldi	r24, 0x44	; 68
    41ee:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_HI;
    41f0:	82 e2       	ldi	r24, 0x22	; 34
    41f2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_LO;
    41f4:	86 e3       	ldi	r24, 0x36	; 54
    41f6:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    41f8:	82 e0       	ldi	r24, 0x02	; 2
    41fa:	90 e0       	ldi	r25, 0x00	; 0
    41fc:	84 83       	std	Z+4, r24	; 0x04
    41fe:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4200:	10 86       	std	Z+8, r1	; 0x08
    4202:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4204:	40 e0       	ldi	r20, 0x00	; 0
    4206:	bf 01       	movw	r22, r30
    4208:	80 ea       	ldi	r24, 0xA0	; 160
    420a:	94 e0       	ldi	r25, 0x04	; 4
    420c:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    4210:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4212:	ed b7       	in	r30, 0x3d	; 61
    4214:	fe b7       	in	r31, 0x3e	; 62
    4216:	38 96       	adiw	r30, 0x08	; 8
    4218:	ed bf       	out	0x3d, r30	; 61
    421a:	fe bf       	out	0x3e, r31	; 62
    421c:	81 11       	cpse	r24, r1
    421e:	21 c0       	rjmp	.+66     	; 0x4262 <twi_start+0x226>
			break;
		}

		g_twi1_hygro_valid = true;
    4220:	81 e0       	ldi	r24, 0x01	; 1
    4222:	80 93 ec 25 	sts	0x25EC, r24	; 0x8025ec <g_twi1_hygro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_04);
    4226:	86 e5       	ldi	r24, 0x56	; 86
    4228:	9d e2       	ldi	r25, 0x2D	; 45
    422a:	9f 93       	push	r25
    422c:	8f 93       	push	r24
    422e:	1f 92       	push	r1
    4230:	80 e4       	ldi	r24, 0x40	; 64
    4232:	8f 93       	push	r24
    4234:	8b e2       	ldi	r24, 0x2B	; 43
    4236:	95 e2       	ldi	r25, 0x25	; 37
    4238:	9f 93       	push	r25
    423a:	8f 93       	push	r24
    423c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4240:	81 34       	cpi	r24, 0x41	; 65
    4242:	91 05       	cpc	r25, r1
    4244:	10 f0       	brcs	.+4      	; 0x424a <twi_start+0x20e>
    4246:	80 e4       	ldi	r24, 0x40	; 64
    4248:	90 e0       	ldi	r25, 0x00	; 0
    424a:	40 e0       	ldi	r20, 0x00	; 0
    424c:	68 2f       	mov	r22, r24
    424e:	8b e2       	ldi	r24, 0x2B	; 43
    4250:	95 e2       	ldi	r25, 0x25	; 37
    4252:	a0 d9       	rcall	.-3264   	; 0x3594 <udi_write_tx_buf>
    4254:	0f 90       	pop	r0
    4256:	0f 90       	pop	r0
    4258:	0f 90       	pop	r0
    425a:	0f 90       	pop	r0
    425c:	0f 90       	pop	r0
    425e:	0f 90       	pop	r0
    4260:	22 c0       	rjmp	.+68     	; 0x42a6 <twi_start+0x26a>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_05, sc);
    4262:	8c 2f       	mov	r24, r28
    4264:	0c 2e       	mov	r0, r28
    4266:	00 0c       	add	r0, r0
    4268:	99 0b       	sbc	r25, r25
    426a:	9f 93       	push	r25
    426c:	cf 93       	push	r28
    426e:	85 e2       	ldi	r24, 0x25	; 37
    4270:	9d e2       	ldi	r25, 0x2D	; 45
    4272:	9f 93       	push	r25
    4274:	8f 93       	push	r24
    4276:	1f 92       	push	r1
    4278:	80 e4       	ldi	r24, 0x40	; 64
    427a:	8f 93       	push	r24
    427c:	8b e2       	ldi	r24, 0x2B	; 43
    427e:	95 e2       	ldi	r25, 0x25	; 37
    4280:	9f 93       	push	r25
    4282:	8f 93       	push	r24
    4284:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4288:	81 34       	cpi	r24, 0x41	; 65
    428a:	91 05       	cpc	r25, r1
    428c:	10 f0       	brcs	.+4      	; 0x4292 <twi_start+0x256>
    428e:	80 e4       	ldi	r24, 0x40	; 64
    4290:	90 e0       	ldi	r25, 0x00	; 0
    4292:	40 e0       	ldi	r20, 0x00	; 0
    4294:	68 2f       	mov	r22, r24
    4296:	8b e2       	ldi	r24, 0x2B	; 43
    4298:	95 e2       	ldi	r25, 0x25	; 37
    429a:	7c d9       	rcall	.-3336   	; 0x3594 <udi_write_tx_buf>
    429c:	8d b7       	in	r24, 0x3d	; 61
    429e:	9e b7       	in	r25, 0x3e	; 62
    42a0:	08 96       	adiw	r24, 0x08	; 8
    42a2:	8d bf       	out	0x3d, r24	; 61
    42a4:	9e bf       	out	0x3e, r25	; 62

static void init_twi1_gyro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_01, TWI1_SLAVE_GYRO_ADDR_1, TWI1_SLAVE_GYRO_ADDR_2);
    42a6:	1f 92       	push	r1
    42a8:	8c e0       	ldi	r24, 0x0C	; 12
    42aa:	8f 93       	push	r24
    42ac:	1f 92       	push	r1
    42ae:	88 e6       	ldi	r24, 0x68	; 104
    42b0:	8f 93       	push	r24
    42b2:	88 ee       	ldi	r24, 0xE8	; 232
    42b4:	9c e2       	ldi	r25, 0x2C	; 44
    42b6:	9f 93       	push	r25
    42b8:	8f 93       	push	r24
    42ba:	1f 92       	push	r1
    42bc:	80 e4       	ldi	r24, 0x40	; 64
    42be:	8f 93       	push	r24
    42c0:	8b e2       	ldi	r24, 0x2B	; 43
    42c2:	95 e2       	ldi	r25, 0x25	; 37
    42c4:	9f 93       	push	r25
    42c6:	8f 93       	push	r24
    42c8:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    42cc:	81 34       	cpi	r24, 0x41	; 65
    42ce:	91 05       	cpc	r25, r1
    42d0:	10 f0       	brcs	.+4      	; 0x42d6 <twi_start+0x29a>
    42d2:	80 e4       	ldi	r24, 0x40	; 64
    42d4:	90 e0       	ldi	r25, 0x00	; 0
    42d6:	40 e0       	ldi	r20, 0x00	; 0
    42d8:	68 2f       	mov	r22, r24
    42da:	8b e2       	ldi	r24, 0x2B	; 43
    42dc:	95 e2       	ldi	r25, 0x25	; 37
    42de:	5a d9       	rcall	.-3404   	; 0x3594 <udi_write_tx_buf>
	g_twi1_gyro_1_version = 0;
    42e0:	10 92 4a 26 	sts	0x264A, r1	; 0x80264a <g_twi1_gyro_1_version>
	g_twi1_gyro_2_version = 0;
    42e4:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <g_twi1_gyro_2_version>

	do {
		/* MPU-9250 6 axis: RESET */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    42e8:	e8 e2       	ldi	r30, 0x28	; 40
    42ea:	f0 e2       	ldi	r31, 0x20	; 32
    42ec:	88 e6       	ldi	r24, 0x68	; 104
    42ee:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_PWR_MGMT_1;
    42f0:	8b e6       	ldi	r24, 0x6B	; 107
    42f2:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    42f4:	81 e0       	ldi	r24, 0x01	; 1
    42f6:	90 e0       	ldi	r25, 0x00	; 0
    42f8:	84 83       	std	Z+4, r24	; 0x04
    42fa:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__HRESET | TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__CLKSEL_VAL;
    42fc:	21 e8       	ldi	r18, 0x81	; 129
    42fe:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4302:	80 87       	std	Z+8, r24	; 0x08
    4304:	91 87       	std	Z+9, r25	; 0x09
    4306:	40 e0       	ldi	r20, 0x00	; 0
    4308:	bf 01       	movw	r22, r30
    430a:	80 ea       	ldi	r24, 0xA0	; 160
    430c:	94 e0       	ldi	r25, 0x04	; 4
    430e:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    4312:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4314:	ed b7       	in	r30, 0x3d	; 61
    4316:	fe b7       	in	r31, 0x3e	; 62
    4318:	3a 96       	adiw	r30, 0x0a	; 10
    431a:	ed bf       	out	0x3d, r30	; 61
    431c:	fe bf       	out	0x3e, r31	; 62
    431e:	88 23       	and	r24, r24
    4320:	f1 f0       	breq	.+60     	; 0x435e <twi_start+0x322>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_02);
    4322:	8e ea       	ldi	r24, 0xAE	; 174
    4324:	9c e2       	ldi	r25, 0x2C	; 44
    4326:	9f 93       	push	r25
    4328:	8f 93       	push	r24
    432a:	1f 92       	push	r1
    432c:	80 e4       	ldi	r24, 0x40	; 64
    432e:	8f 93       	push	r24
    4330:	8b e2       	ldi	r24, 0x2B	; 43
    4332:	95 e2       	ldi	r25, 0x25	; 37
    4334:	9f 93       	push	r25
    4336:	8f 93       	push	r24
    4338:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    433c:	81 34       	cpi	r24, 0x41	; 65
    433e:	91 05       	cpc	r25, r1
    4340:	10 f0       	brcs	.+4      	; 0x4346 <twi_start+0x30a>
    4342:	80 e4       	ldi	r24, 0x40	; 64
    4344:	90 e0       	ldi	r25, 0x00	; 0
    4346:	40 e0       	ldi	r20, 0x00	; 0
    4348:	68 2f       	mov	r22, r24
    434a:	8b e2       	ldi	r24, 0x2B	; 43
    434c:	95 e2       	ldi	r25, 0x25	; 37
    434e:	22 d9       	rcall	.-3516   	; 0x3594 <udi_write_tx_buf>
    4350:	0f 90       	pop	r0
    4352:	0f 90       	pop	r0
    4354:	0f 90       	pop	r0
    4356:	0f 90       	pop	r0
    4358:	0f 90       	pop	r0
    435a:	0f 90       	pop	r0
			break;
		}
		delay_ms(10);
    435c:	2e c2       	rjmp	.+1116   	; 0x47ba <twi_start+0x77e>
    435e:	61 e5       	ldi	r22, 0x51	; 81
    4360:	73 ec       	ldi	r23, 0xC3	; 195
    4362:	80 e0       	ldi	r24, 0x00	; 0
    4364:	90 e0       	ldi	r25, 0x00	; 0
    4366:	b1 db       	rcall	.-2206   	; 0x3aca <__portable_avr_delay_cycles>

		/* MPU-9250 6 axis: read Who Am I control value */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4368:	e8 e2       	ldi	r30, 0x28	; 40
    436a:	f0 e2       	ldi	r31, 0x20	; 32
    436c:	88 e6       	ldi	r24, 0x68	; 104
    436e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WHOAMI;
    4370:	85 e7       	ldi	r24, 0x75	; 117
    4372:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4374:	81 e0       	ldi	r24, 0x01	; 1
    4376:	90 e0       	ldi	r25, 0x00	; 0
    4378:	84 83       	std	Z+4, r24	; 0x04
    437a:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    437c:	80 87       	std	Z+8, r24	; 0x08
    437e:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4380:	41 e0       	ldi	r20, 0x01	; 1
    4382:	bf 01       	movw	r22, r30
    4384:	80 ea       	ldi	r24, 0xA0	; 160
    4386:	94 e0       	ldi	r25, 0x04	; 4
    4388:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    438c:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    438e:	81 11       	cpse	r24, r1
    4390:	14 c2       	rjmp	.+1064   	; 0x47ba <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_1_version = twi1_m_data[0];
    4392:	a3 e2       	ldi	r26, 0x23	; 35
    4394:	b5 e2       	ldi	r27, 0x25	; 37
    4396:	8c 91       	ld	r24, X
    4398:	80 93 4a 26 	sts	0x264A, r24	; 0x80264a <g_twi1_gyro_1_version>

		/* MPU-9250 6 axis: I2C bypass on to access the Magnetometer chip */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    439c:	e8 e2       	ldi	r30, 0x28	; 40
    439e:	f0 e2       	ldi	r31, 0x20	; 32
    43a0:	88 e6       	ldi	r24, 0x68	; 104
    43a2:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_INT_PIN_CFG;
    43a4:	87 e3       	ldi	r24, 0x37	; 55
    43a6:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    43a8:	81 e0       	ldi	r24, 0x01	; 1
    43aa:	90 e0       	ldi	r25, 0x00	; 0
    43ac:	84 83       	std	Z+4, r24	; 0x04
    43ae:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_INT_PIN_CFG__BYPASS_EN;
    43b0:	22 e0       	ldi	r18, 0x02	; 2
    43b2:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    43b4:	80 87       	std	Z+8, r24	; 0x08
    43b6:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    43b8:	40 e0       	ldi	r20, 0x00	; 0
    43ba:	bf 01       	movw	r22, r30
    43bc:	80 ea       	ldi	r24, 0xA0	; 160
    43be:	94 e0       	ldi	r25, 0x04	; 4
    43c0:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    43c4:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    43c6:	81 11       	cpse	r24, r1
    43c8:	f8 c1       	rjmp	.+1008   	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* Magnetometer: soft reset */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    43ca:	e8 e2       	ldi	r30, 0x28	; 40
    43cc:	f0 e2       	ldi	r31, 0x20	; 32
    43ce:	8c e0       	ldi	r24, 0x0C	; 12
    43d0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL2;
    43d2:	8b e0       	ldi	r24, 0x0B	; 11
    43d4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    43d6:	81 e0       	ldi	r24, 0x01	; 1
    43d8:	90 e0       	ldi	r25, 0x00	; 0
    43da:	84 83       	std	Z+4, r24	; 0x04
    43dc:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL2__SRST;
    43de:	21 e0       	ldi	r18, 0x01	; 1
    43e0:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    43e4:	80 87       	std	Z+8, r24	; 0x08
    43e6:	91 87       	std	Z+9, r25	; 0x09
    43e8:	40 e0       	ldi	r20, 0x00	; 0
    43ea:	bf 01       	movw	r22, r30
    43ec:	80 ea       	ldi	r24, 0xA0	; 160
    43ee:	94 e0       	ldi	r25, 0x04	; 4
    43f0:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    43f4:	c8 2f       	mov	r28, r24
    43f6:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    43f8:	e0 c1       	rjmp	.+960    	; 0x47ba <twi_start+0x77e>
    43fa:	61 e5       	ldi	r22, 0x51	; 81
    43fc:	73 ec       	ldi	r23, 0xC3	; 195
    43fe:	80 e0       	ldi	r24, 0x00	; 0
    4400:	90 e0       	ldi	r25, 0x00	; 0
    4402:	63 db       	rcall	.-2362   	; 0x3aca <__portable_avr_delay_cycles>

		/* Magnetometer: read Device ID */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4404:	e8 e2       	ldi	r30, 0x28	; 40
    4406:	f0 e2       	ldi	r31, 0x20	; 32
    4408:	8c e0       	ldi	r24, 0x0C	; 12
    440a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_WIA;
    440c:	11 82       	std	Z+1, r1	; 0x01
		twi1_packet.addr_length = 1;
    440e:	81 e0       	ldi	r24, 0x01	; 1
    4410:	90 e0       	ldi	r25, 0x00	; 0
    4412:	84 83       	std	Z+4, r24	; 0x04
    4414:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4416:	80 87       	std	Z+8, r24	; 0x08
    4418:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    441a:	41 e0       	ldi	r20, 0x01	; 1
    441c:	bf 01       	movw	r22, r30
    441e:	80 ea       	ldi	r24, 0xA0	; 160
    4420:	94 e0       	ldi	r25, 0x04	; 4
    4422:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    4426:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4428:	81 11       	cpse	r24, r1
    442a:	c7 c1       	rjmp	.+910    	; 0x47ba <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_version = twi1_m_data[0];
    442c:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4430:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <g_twi1_gyro_2_version>
		g_twi1_gyro_valid = true;
    4434:	91 e0       	ldi	r25, 0x01	; 1
    4436:	90 93 4b 26 	sts	0x264B, r25	; 0x80264b <g_twi1_gyro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_03, g_twi1_gyro_1_version, g_twi1_gyro_2_version);
    443a:	1f 92       	push	r1
    443c:	8f 93       	push	r24
    443e:	80 91 4a 26 	lds	r24, 0x264A	; 0x80264a <g_twi1_gyro_1_version>
    4442:	1f 92       	push	r1
    4444:	8f 93       	push	r24
    4446:	83 e7       	ldi	r24, 0x73	; 115
    4448:	9c e2       	ldi	r25, 0x2C	; 44
    444a:	9f 93       	push	r25
    444c:	8f 93       	push	r24
    444e:	1f 92       	push	r1
    4450:	80 e4       	ldi	r24, 0x40	; 64
    4452:	8f 93       	push	r24
    4454:	8b e2       	ldi	r24, 0x2B	; 43
    4456:	95 e2       	ldi	r25, 0x25	; 37
    4458:	9f 93       	push	r25
    445a:	8f 93       	push	r24
    445c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4460:	81 34       	cpi	r24, 0x41	; 65
    4462:	91 05       	cpc	r25, r1
    4464:	10 f0       	brcs	.+4      	; 0x446a <twi_start+0x42e>
    4466:	80 e4       	ldi	r24, 0x40	; 64
    4468:	90 e0       	ldi	r25, 0x00	; 0
    446a:	40 e0       	ldi	r20, 0x00	; 0
    446c:	68 2f       	mov	r22, r24
    446e:	8b e2       	ldi	r24, 0x2B	; 43
    4470:	95 e2       	ldi	r25, 0x25	; 37
    4472:	90 d8       	rcall	.-3808   	; 0x3594 <udi_write_tx_buf>

		/* Magnetometer: 16 bit access and prepare for PROM access */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4474:	e8 e2       	ldi	r30, 0x28	; 40
    4476:	f0 e2       	ldi	r31, 0x20	; 32
    4478:	8c e0       	ldi	r24, 0x0C	; 12
    447a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    447c:	8a e0       	ldi	r24, 0x0A	; 10
    447e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4480:	81 e0       	ldi	r24, 0x01	; 1
    4482:	90 e0       	ldi	r25, 0x00	; 0
    4484:	84 83       	std	Z+4, r24	; 0x04
    4486:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_PROM_VAL;
    4488:	2f e1       	ldi	r18, 0x1F	; 31
    448a:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    448e:	80 87       	std	Z+8, r24	; 0x08
    4490:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4492:	40 e0       	ldi	r20, 0x00	; 0
    4494:	bf 01       	movw	r22, r30
    4496:	80 ea       	ldi	r24, 0xA0	; 160
    4498:	94 e0       	ldi	r25, 0x04	; 4
    449a:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    449e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44a0:	8d b7       	in	r24, 0x3d	; 61
    44a2:	9e b7       	in	r25, 0x3e	; 62
    44a4:	0a 96       	adiw	r24, 0x0a	; 10
    44a6:	8d bf       	out	0x3d, r24	; 61
    44a8:	9e bf       	out	0x3e, r25	; 62
    44aa:	c1 11       	cpse	r28, r1
    44ac:	86 c1       	rjmp	.+780    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* Magnetometer: read correction data for X, Y and Z */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    44ae:	e8 e2       	ldi	r30, 0x28	; 40
    44b0:	f0 e2       	ldi	r31, 0x20	; 32
    44b2:	8c e0       	ldi	r24, 0x0C	; 12
    44b4:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ASAX;
    44b6:	80 e1       	ldi	r24, 0x10	; 16
    44b8:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    44ba:	81 e0       	ldi	r24, 0x01	; 1
    44bc:	90 e0       	ldi	r25, 0x00	; 0
    44be:	84 83       	std	Z+4, r24	; 0x04
    44c0:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 3;
    44c2:	83 e0       	ldi	r24, 0x03	; 3
    44c4:	90 e0       	ldi	r25, 0x00	; 0
    44c6:	80 87       	std	Z+8, r24	; 0x08
    44c8:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    44ca:	41 e0       	ldi	r20, 0x01	; 1
    44cc:	bf 01       	movw	r22, r30
    44ce:	80 ea       	ldi	r24, 0xA0	; 160
    44d0:	94 e0       	ldi	r25, 0x04	; 4
    44d2:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    44d6:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44d8:	81 11       	cpse	r24, r1
    44da:	6f c1       	rjmp	.+734    	; 0x47ba <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_asax = twi1_m_data[0];
    44dc:	a3 e2       	ldi	r26, 0x23	; 35
    44de:	b5 e2       	ldi	r27, 0x25	; 37
    44e0:	8c 91       	ld	r24, X
    44e2:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <g_twi1_gyro_2_asax>
		g_twi1_gyro_2_asay = twi1_m_data[1];
    44e6:	11 96       	adiw	r26, 0x01	; 1
    44e8:	8c 91       	ld	r24, X
    44ea:	11 97       	sbiw	r26, 0x01	; 1
    44ec:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <g_twi1_gyro_2_asay>
		g_twi1_gyro_2_asaz = twi1_m_data[2];
    44f0:	12 96       	adiw	r26, 0x02	; 2
    44f2:	8c 91       	ld	r24, X
    44f4:	12 97       	sbiw	r26, 0x02	; 2
    44f6:	80 93 22 26 	sts	0x2622, r24	; 0x802622 <g_twi1_gyro_2_asaz>

		/* Magnetometer: mode change via power-down mode */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    44fa:	e8 e2       	ldi	r30, 0x28	; 40
    44fc:	f0 e2       	ldi	r31, 0x20	; 32
    44fe:	8c e0       	ldi	r24, 0x0C	; 12
    4500:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    4502:	8a e0       	ldi	r24, 0x0A	; 10
    4504:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4506:	81 e0       	ldi	r24, 0x01	; 1
    4508:	90 e0       	ldi	r25, 0x00	; 0
    450a:	84 83       	std	Z+4, r24	; 0x04
    450c:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_POWER_DOWN;
    450e:	20 e1       	ldi	r18, 0x10	; 16
    4510:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    4512:	80 87       	std	Z+8, r24	; 0x08
    4514:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4516:	40 e0       	ldi	r20, 0x00	; 0
    4518:	bf 01       	movw	r22, r30
    451a:	80 ea       	ldi	r24, 0xA0	; 160
    451c:	94 e0       	ldi	r25, 0x04	; 4
    451e:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4522:	c8 2f       	mov	r28, r24
    4524:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    4526:	49 c1       	rjmp	.+658    	; 0x47ba <twi_start+0x77e>
    4528:	61 e5       	ldi	r22, 0x51	; 81
    452a:	73 ec       	ldi	r23, 0xC3	; 195
    452c:	80 e0       	ldi	r24, 0x00	; 0
    452e:	90 e0       	ldi	r25, 0x00	; 0
    4530:	cc da       	rcall	.-2664   	; 0x3aca <__portable_avr_delay_cycles>

		/* Magnetometer: mode change for 16bit and run all axis at 8 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4532:	e8 e2       	ldi	r30, 0x28	; 40
    4534:	f0 e2       	ldi	r31, 0x20	; 32
    4536:	8c e0       	ldi	r24, 0x0C	; 12
    4538:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    453a:	8a e0       	ldi	r24, 0x0A	; 10
    453c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    453e:	81 e0       	ldi	r24, 0x01	; 1
    4540:	90 e0       	ldi	r25, 0x00	; 0
    4542:	84 83       	std	Z+4, r24	; 0x04
    4544:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_RUN_8HZ_VAL;
    4546:	22 e1       	ldi	r18, 0x12	; 18
    4548:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    454c:	80 87       	std	Z+8, r24	; 0x08
    454e:	91 87       	std	Z+9, r25	; 0x09
    4550:	40 e0       	ldi	r20, 0x00	; 0
    4552:	bf 01       	movw	r22, r30
    4554:	80 ea       	ldi	r24, 0xA0	; 160
    4556:	94 e0       	ldi	r25, 0x04	; 4
    4558:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    455c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    455e:	81 11       	cpse	r24, r1
    4560:	2c c1       	rjmp	.+600    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set gyro offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4562:	a8 e2       	ldi	r26, 0x28	; 40
    4564:	b0 e2       	ldi	r27, 0x20	; 32
    4566:	88 e6       	ldi	r24, 0x68	; 104
    4568:	8c 93       	st	X, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XG_OFFSET_H;
    456a:	83 e1       	ldi	r24, 0x13	; 19
    456c:	11 96       	adiw	r26, 0x01	; 1
    456e:	8c 93       	st	X, r24
    4570:	11 97       	sbiw	r26, 0x01	; 1
		twi1_packet.addr_length = 1;
    4572:	81 e0       	ldi	r24, 0x01	; 1
    4574:	90 e0       	ldi	r25, 0x00	; 0
    4576:	14 96       	adiw	r26, 0x04	; 4
    4578:	8d 93       	st	X+, r24
    457a:	9c 93       	st	X, r25
    457c:	15 97       	sbiw	r26, 0x05	; 5
		twi1_m_data[0] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx >> 8);
    457e:	80 91 4c 20 	lds	r24, 0x204C	; 0x80204c <g_twi1_gyro_1_gyro_ofsx>
    4582:	90 91 4d 20 	lds	r25, 0x204D	; 0x80204d <g_twi1_gyro_1_gyro_ofsx+0x1>
    4586:	e3 e2       	ldi	r30, 0x23	; 35
    4588:	f5 e2       	ldi	r31, 0x25	; 37
    458a:	90 83       	st	Z, r25
		twi1_m_data[1] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx & 0xFF);
    458c:	81 83       	std	Z+1, r24	; 0x01
		twi1_m_data[2] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy >> 8);
    458e:	80 91 4a 20 	lds	r24, 0x204A	; 0x80204a <g_twi1_gyro_1_gyro_ofsy>
    4592:	90 91 4b 20 	lds	r25, 0x204B	; 0x80204b <g_twi1_gyro_1_gyro_ofsy+0x1>
    4596:	92 83       	std	Z+2, r25	; 0x02
		twi1_m_data[3] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy & 0xFF);
    4598:	83 83       	std	Z+3, r24	; 0x03
		twi1_m_data[4] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz >> 8);
    459a:	80 91 48 20 	lds	r24, 0x2048	; 0x802048 <g_twi1_gyro_1_gyro_ofsz>
    459e:	90 91 49 20 	lds	r25, 0x2049	; 0x802049 <g_twi1_gyro_1_gyro_ofsz+0x1>
    45a2:	94 83       	std	Z+4, r25	; 0x04
		twi1_m_data[5] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz & 0xFF);
    45a4:	85 83       	std	Z+5, r24	; 0x05
		twi1_packet.length = 6;
    45a6:	86 e0       	ldi	r24, 0x06	; 6
    45a8:	90 e0       	ldi	r25, 0x00	; 0
    45aa:	18 96       	adiw	r26, 0x08	; 8
    45ac:	8d 93       	st	X+, r24
    45ae:	9c 93       	st	X, r25
    45b0:	19 97       	sbiw	r26, 0x09	; 9
    45b2:	40 e0       	ldi	r20, 0x00	; 0
    45b4:	bd 01       	movw	r22, r26
    45b6:	80 ea       	ldi	r24, 0xA0	; 160
    45b8:	94 e0       	ldi	r25, 0x04	; 4
    45ba:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    45be:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    45c0:	81 11       	cpse	r24, r1
    45c2:	fb c0       	rjmp	.+502    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set accel offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    45c4:	e8 e2       	ldi	r30, 0x28	; 40
    45c6:	f0 e2       	ldi	r31, 0x20	; 32
    45c8:	88 e6       	ldi	r24, 0x68	; 104
    45ca:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_XA_OFFSET_H;
    45cc:	87 e7       	ldi	r24, 0x77	; 119
    45ce:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    45d0:	81 e0       	ldi	r24, 0x01	; 1
    45d2:	90 e0       	ldi	r25, 0x00	; 0
    45d4:	84 83       	std	Z+4, r24	; 0x04
    45d6:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx & 0x7F80) >> 7);
    45d8:	80 91 58 20 	lds	r24, 0x2058	; 0x802058 <g_twi1_gyro_1_accel_ofsx>
    45dc:	90 91 59 20 	lds	r25, 0x2059	; 0x802059 <g_twi1_gyro_1_accel_ofsx+0x1>
    45e0:	a3 e2       	ldi	r26, 0x23	; 35
    45e2:	b5 e2       	ldi	r27, 0x25	; 37
    45e4:	9c 01       	movw	r18, r24
    45e6:	22 0f       	add	r18, r18
    45e8:	23 2f       	mov	r18, r19
    45ea:	22 1f       	adc	r18, r18
    45ec:	33 0b       	sbc	r19, r19
    45ee:	31 95       	neg	r19
    45f0:	2c 93       	st	X, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx &   0x7F) << 1);
    45f2:	88 0f       	add	r24, r24
    45f4:	11 96       	adiw	r26, 0x01	; 1
    45f6:	8c 93       	st	X, r24
		twi1_packet.length = 2;
    45f8:	82 e0       	ldi	r24, 0x02	; 2
    45fa:	90 e0       	ldi	r25, 0x00	; 0
    45fc:	80 87       	std	Z+8, r24	; 0x08
    45fe:	91 87       	std	Z+9, r25	; 0x09
    4600:	40 e0       	ldi	r20, 0x00	; 0
    4602:	bf 01       	movw	r22, r30
    4604:	80 ea       	ldi	r24, 0xA0	; 160
    4606:	94 e0       	ldi	r25, 0x04	; 4
    4608:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    460c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    460e:	81 11       	cpse	r24, r1
    4610:	d4 c0       	rjmp	.+424    	; 0x47ba <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_YA_OFFSET_H;
    4612:	8a e7       	ldi	r24, 0x7A	; 122
    4614:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy & 0x7F80) >> 7);
    4618:	80 91 56 20 	lds	r24, 0x2056	; 0x802056 <g_twi1_gyro_1_accel_ofsy>
    461c:	90 91 57 20 	lds	r25, 0x2057	; 0x802057 <g_twi1_gyro_1_accel_ofsy+0x1>
    4620:	e3 e2       	ldi	r30, 0x23	; 35
    4622:	f5 e2       	ldi	r31, 0x25	; 37
    4624:	9c 01       	movw	r18, r24
    4626:	22 0f       	add	r18, r18
    4628:	23 2f       	mov	r18, r19
    462a:	22 1f       	adc	r18, r18
    462c:	33 0b       	sbc	r19, r19
    462e:	31 95       	neg	r19
    4630:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy &   0x7F) << 1);
    4632:	88 0f       	add	r24, r24
    4634:	81 83       	std	Z+1, r24	; 0x01
    4636:	40 e0       	ldi	r20, 0x00	; 0
    4638:	68 e2       	ldi	r22, 0x28	; 40
    463a:	70 e2       	ldi	r23, 0x20	; 32
    463c:	80 ea       	ldi	r24, 0xA0	; 160
    463e:	94 e0       	ldi	r25, 0x04	; 4
    4640:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    4644:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4646:	81 11       	cpse	r24, r1
    4648:	b8 c0       	rjmp	.+368    	; 0x47ba <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ZA_OFFSET_H;
    464a:	8d e7       	ldi	r24, 0x7D	; 125
    464c:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz & 0x7F80) >> 7);
    4650:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <g_twi1_gyro_1_accel_ofsz>
    4654:	90 91 55 20 	lds	r25, 0x2055	; 0x802055 <g_twi1_gyro_1_accel_ofsz+0x1>
    4658:	e3 e2       	ldi	r30, 0x23	; 35
    465a:	f5 e2       	ldi	r31, 0x25	; 37
    465c:	9c 01       	movw	r18, r24
    465e:	22 0f       	add	r18, r18
    4660:	23 2f       	mov	r18, r19
    4662:	22 1f       	adc	r18, r18
    4664:	33 0b       	sbc	r19, r19
    4666:	31 95       	neg	r19
    4668:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz &   0x7F) << 1);
    466a:	88 0f       	add	r24, r24
    466c:	81 83       	std	Z+1, r24	; 0x01
    466e:	40 e0       	ldi	r20, 0x00	; 0
    4670:	68 e2       	ldi	r22, 0x28	; 40
    4672:	70 e2       	ldi	r23, 0x20	; 32
    4674:	80 ea       	ldi	r24, 0xA0	; 160
    4676:	94 e0       	ldi	r25, 0x04	; 4
    4678:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    467c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    467e:	81 11       	cpse	r24, r1
    4680:	9c c0       	rjmp	.+312    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: FIFO frequency = 10 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4682:	e8 e2       	ldi	r30, 0x28	; 40
    4684:	f0 e2       	ldi	r31, 0x20	; 32
    4686:	88 e6       	ldi	r24, 0x68	; 104
    4688:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_SMPLRT_DIV;
    468a:	89 e1       	ldi	r24, 0x19	; 25
    468c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    468e:	81 e0       	ldi	r24, 0x01	; 1
    4690:	90 e0       	ldi	r25, 0x00	; 0
    4692:	84 83       	std	Z+4, r24	; 0x04
    4694:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 99;
    4696:	23 e6       	ldi	r18, 0x63	; 99
    4698:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    469c:	80 87       	std	Z+8, r24	; 0x08
    469e:	91 87       	std	Z+9, r25	; 0x09
    46a0:	40 e0       	ldi	r20, 0x00	; 0
    46a2:	bf 01       	movw	r22, r30
    46a4:	80 ea       	ldi	r24, 0xA0	; 160
    46a6:	94 e0       	ldi	r25, 0x04	; 4
    46a8:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    46ac:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    46ae:	81 11       	cpse	r24, r1
    46b0:	84 c0       	rjmp	.+264    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    46b2:	e8 e2       	ldi	r30, 0x28	; 40
    46b4:	f0 e2       	ldi	r31, 0x20	; 32
    46b6:	88 e6       	ldi	r24, 0x68	; 104
    46b8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_CONFIG;
    46ba:	8a e1       	ldi	r24, 0x1A	; 26
    46bc:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    46be:	81 e0       	ldi	r24, 0x01	; 1
    46c0:	90 e0       	ldi	r25, 0x00	; 0
    46c2:	84 83       	std	Z+4, r24	; 0x04
    46c4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    46c6:	26 e0       	ldi	r18, 0x06	; 6
    46c8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    46cc:	80 87       	std	Z+8, r24	; 0x08
    46ce:	91 87       	std	Z+9, r25	; 0x09
    46d0:	40 e0       	ldi	r20, 0x00	; 0
    46d2:	bf 01       	movw	r22, r30
    46d4:	80 ea       	ldi	r24, 0xA0	; 160
    46d6:	94 e0       	ldi	r25, 0x04	; 4
    46d8:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    46dc:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    46de:	81 11       	cpse	r24, r1
    46e0:	6c c0       	rjmp	.+216    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    46e2:	e8 e2       	ldi	r30, 0x28	; 40
    46e4:	f0 e2       	ldi	r31, 0x20	; 32
    46e6:	88 e6       	ldi	r24, 0x68	; 104
    46e8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_CONFIG2;
    46ea:	8d e1       	ldi	r24, 0x1D	; 29
    46ec:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    46ee:	81 e0       	ldi	r24, 0x01	; 1
    46f0:	90 e0       	ldi	r25, 0x00	; 0
    46f2:	84 83       	std	Z+4, r24	; 0x04
    46f4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    46f6:	26 e0       	ldi	r18, 0x06	; 6
    46f8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    46fc:	80 87       	std	Z+8, r24	; 0x08
    46fe:	91 87       	std	Z+9, r25	; 0x09
    4700:	40 e0       	ldi	r20, 0x00	; 0
    4702:	bf 01       	movw	r22, r30
    4704:	80 ea       	ldi	r24, 0xA0	; 160
    4706:	94 e0       	ldi	r25, 0x04	; 4
    4708:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    470c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    470e:	81 11       	cpse	r24, r1
    4710:	54 c0       	rjmp	.+168    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Wake On Motion interrupt = 0.1 g (1 LSB = 4 mg) */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4712:	e8 e2       	ldi	r30, 0x28	; 40
    4714:	f0 e2       	ldi	r31, 0x20	; 32
    4716:	88 e6       	ldi	r24, 0x68	; 104
    4718:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WOM_THR;
    471a:	8f e1       	ldi	r24, 0x1F	; 31
    471c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    471e:	81 e0       	ldi	r24, 0x01	; 1
    4720:	90 e0       	ldi	r25, 0x00	; 0
    4722:	84 83       	std	Z+4, r24	; 0x04
    4724:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 25;
    4726:	29 e1       	ldi	r18, 0x19	; 25
    4728:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    472c:	80 87       	std	Z+8, r24	; 0x08
    472e:	91 87       	std	Z+9, r25	; 0x09
    4730:	40 e0       	ldi	r20, 0x00	; 0
    4732:	bf 01       	movw	r22, r30
    4734:	80 ea       	ldi	r24, 0xA0	; 160
    4736:	94 e0       	ldi	r25, 0x04	; 4
    4738:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
    473c:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    473e:	81 11       	cpse	r24, r1
    4740:	3c c0       	rjmp	.+120    	; 0x47ba <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: RESET all internal data paths */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4742:	e8 e2       	ldi	r30, 0x28	; 40
    4744:	f0 e2       	ldi	r31, 0x20	; 32
    4746:	88 e6       	ldi	r24, 0x68	; 104
    4748:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_USER_CTRL;
    474a:	8a e6       	ldi	r24, 0x6A	; 106
    474c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    474e:	81 e0       	ldi	r24, 0x01	; 1
    4750:	90 e0       	ldi	r25, 0x00	; 0
    4752:	84 83       	std	Z+4, r24	; 0x04
    4754:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__SIG_COND_RST;  // | TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__FIFO_EN;
    4756:	21 e0       	ldi	r18, 0x01	; 1
    4758:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    475c:	80 87       	std	Z+8, r24	; 0x08
    475e:	91 87       	std	Z+9, r25	; 0x09
    4760:	40 e0       	ldi	r20, 0x00	; 0
    4762:	bf 01       	movw	r22, r30
    4764:	80 ea       	ldi	r24, 0xA0	; 160
    4766:	94 e0       	ldi	r25, 0x04	; 4
    4768:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    476c:	c8 2f       	mov	r28, r24
			break;
		}
		delay_ms(10);
    476e:	81 11       	cpse	r24, r1
    4770:	24 c0       	rjmp	.+72     	; 0x47ba <twi_start+0x77e>
    4772:	61 e5       	ldi	r22, 0x51	; 81
    4774:	73 ec       	ldi	r23, 0xC3	; 195
    4776:	80 e0       	ldi	r24, 0x00	; 0
    4778:	90 e0       	ldi	r25, 0x00	; 0

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_04);
    477a:	a7 d9       	rcall	.-3250   	; 0x3aca <__portable_avr_delay_cycles>
    477c:	85 e5       	ldi	r24, 0x55	; 85
    477e:	9c e2       	ldi	r25, 0x2C	; 44
    4780:	9f 93       	push	r25
    4782:	8f 93       	push	r24
    4784:	1f 92       	push	r1
    4786:	80 e4       	ldi	r24, 0x40	; 64
    4788:	8f 93       	push	r24
    478a:	8b e2       	ldi	r24, 0x2B	; 43
    478c:	95 e2       	ldi	r25, 0x25	; 37
    478e:	9f 93       	push	r25
    4790:	8f 93       	push	r24
    4792:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4796:	81 34       	cpi	r24, 0x41	; 65
    4798:	91 05       	cpc	r25, r1
    479a:	10 f0       	brcs	.+4      	; 0x47a0 <twi_start+0x764>
    479c:	80 e4       	ldi	r24, 0x40	; 64
    479e:	90 e0       	ldi	r25, 0x00	; 0
    47a0:	40 e0       	ldi	r20, 0x00	; 0
    47a2:	68 2f       	mov	r22, r24
    47a4:	8b e2       	ldi	r24, 0x2B	; 43
    47a6:	95 e2       	ldi	r25, 0x25	; 37
    47a8:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    47ac:	0f 90       	pop	r0
    47ae:	0f 90       	pop	r0
    47b0:	0f 90       	pop	r0
    47b2:	0f 90       	pop	r0
    47b4:	0f 90       	pop	r0
    47b6:	0f 90       	pop	r0
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_05, sc);
    47b8:	23 c0       	rjmp	.+70     	; 0x4800 <twi_start+0x7c4>
    47ba:	8c 2f       	mov	r24, r28
    47bc:	0c 2e       	mov	r0, r28
    47be:	00 0c       	add	r0, r0
    47c0:	99 0b       	sbc	r25, r25
    47c2:	9f 93       	push	r25
    47c4:	cf 93       	push	r28
    47c6:	84 e2       	ldi	r24, 0x24	; 36
    47c8:	9c e2       	ldi	r25, 0x2C	; 44
    47ca:	9f 93       	push	r25
    47cc:	8f 93       	push	r24
    47ce:	1f 92       	push	r1
    47d0:	80 e4       	ldi	r24, 0x40	; 64
    47d2:	8f 93       	push	r24
    47d4:	8b e2       	ldi	r24, 0x2B	; 43
    47d6:	95 e2       	ldi	r25, 0x25	; 37
    47d8:	9f 93       	push	r25
    47da:	8f 93       	push	r24
    47dc:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    47e0:	81 34       	cpi	r24, 0x41	; 65
    47e2:	91 05       	cpc	r25, r1
    47e4:	10 f0       	brcs	.+4      	; 0x47ea <twi_start+0x7ae>
    47e6:	80 e4       	ldi	r24, 0x40	; 64
    47e8:	90 e0       	ldi	r25, 0x00	; 0
    47ea:	40 e0       	ldi	r20, 0x00	; 0
    47ec:	68 2f       	mov	r22, r24
    47ee:	8b e2       	ldi	r24, 0x2B	; 43
    47f0:	95 e2       	ldi	r25, 0x25	; 37
    47f2:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    47f6:	ed b7       	in	r30, 0x3d	; 61
    47f8:	fe b7       	in	r31, 0x3e	; 62
    47fa:	38 96       	adiw	r30, 0x08	; 8
    47fc:	ed bf       	out	0x3d, r30	; 61

static void init_twi1_baro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_01, TWI1_SLAVE_BARO_ADDR);
    47fe:	fe bf       	out	0x3e, r31	; 62
    4800:	1f 92       	push	r1
    4802:	86 e7       	ldi	r24, 0x76	; 118
    4804:	8f 93       	push	r24
    4806:	88 ee       	ldi	r24, 0xE8	; 232
    4808:	9b e2       	ldi	r25, 0x2B	; 43
    480a:	9f 93       	push	r25
    480c:	8f 93       	push	r24
    480e:	1f 92       	push	r1
    4810:	80 e4       	ldi	r24, 0x40	; 64
    4812:	8f 93       	push	r24
    4814:	8b e2       	ldi	r24, 0x2B	; 43
    4816:	95 e2       	ldi	r25, 0x25	; 37
    4818:	9f 93       	push	r25
    481a:	8f 93       	push	r24
    481c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4820:	81 34       	cpi	r24, 0x41	; 65
    4822:	91 05       	cpc	r25, r1
    4824:	10 f0       	brcs	.+4      	; 0x482a <twi_start+0x7ee>
    4826:	80 e4       	ldi	r24, 0x40	; 64
    4828:	90 e0       	ldi	r25, 0x00	; 0
    482a:	40 e0       	ldi	r20, 0x00	; 0
    482c:	68 2f       	mov	r22, r24
    482e:	8b e2       	ldi	r24, 0x2B	; 43
    4830:	95 e2       	ldi	r25, 0x25	; 37
    4832:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>

	do {
		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4836:	e8 e2       	ldi	r30, 0x28	; 40
    4838:	f0 e2       	ldi	r31, 0x20	; 32
    483a:	86 e7       	ldi	r24, 0x76	; 118
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_RESET;
    483c:	80 83       	st	Z, r24
    483e:	8e e1       	ldi	r24, 0x1E	; 30
		twi1_packet.addr_length = 1;
    4840:	81 83       	std	Z+1, r24	; 0x01
    4842:	81 e0       	ldi	r24, 0x01	; 1
    4844:	90 e0       	ldi	r25, 0x00	; 0
    4846:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 0;
    4848:	95 83       	std	Z+5, r25	; 0x05
    484a:	10 86       	std	Z+8, r1	; 0x08
    484c:	11 86       	std	Z+9, r1	; 0x09
    484e:	40 e0       	ldi	r20, 0x00	; 0
    4850:	bf 01       	movw	r22, r30
    4852:	80 ea       	ldi	r24, 0xA0	; 160
    4854:	94 e0       	ldi	r25, 0x04	; 4
    4856:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    485a:	c8 2f       	mov	r28, r24
    485c:	8d b7       	in	r24, 0x3d	; 61
    485e:	9e b7       	in	r25, 0x3e	; 62
    4860:	08 96       	adiw	r24, 0x08	; 8
    4862:	8d bf       	out	0x3d, r24	; 61
    4864:	9e bf       	out	0x3e, r25	; 62
			break;
		}
		delay_ms(3);
    4866:	c1 11       	cpse	r28, r1
    4868:	f6 c0       	rjmp	.+492    	; 0x4a56 <twi_start+0xa1a>
    486a:	68 e9       	ldi	r22, 0x98	; 152
    486c:	7a e3       	ldi	r23, 0x3A	; 58
    486e:	80 e0       	ldi	r24, 0x00	; 0
    4870:	90 e0       	ldi	r25, 0x00	; 0

		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4872:	2b d9       	rcall	.-3498   	; 0x3aca <__portable_avr_delay_cycles>
    4874:	e8 e2       	ldi	r30, 0x28	; 40
    4876:	f0 e2       	ldi	r31, 0x20	; 32
    4878:	86 e7       	ldi	r24, 0x76	; 118
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_VERSION;
    487a:	80 83       	st	Z, r24
    487c:	8e ea       	ldi	r24, 0xAE	; 174
		twi1_packet.addr_length = 1;
    487e:	81 83       	std	Z+1, r24	; 0x01
    4880:	81 e0       	ldi	r24, 0x01	; 1
    4882:	90 e0       	ldi	r25, 0x00	; 0
    4884:	84 83       	std	Z+4, r24	; 0x04
		twi1_packet.length = 2;
    4886:	95 83       	std	Z+5, r25	; 0x05
    4888:	82 e0       	ldi	r24, 0x02	; 2
    488a:	90 e0       	ldi	r25, 0x00	; 0
    488c:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    488e:	91 87       	std	Z+9, r25	; 0x09
    4890:	41 e0       	ldi	r20, 0x01	; 1
    4892:	bf 01       	movw	r22, r30
    4894:	80 ea       	ldi	r24, 0xA0	; 160
    4896:	94 e0       	ldi	r25, 0x04	; 4
    4898:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    489c:	c8 2f       	mov	r28, r24
    489e:	88 23       	and	r24, r24
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_02, sc);
    48a0:	21 f1       	breq	.+72     	; 0x48ea <twi_start+0x8ae>
    48a2:	8c 2f       	mov	r24, r28
    48a4:	0c 2e       	mov	r0, r28
    48a6:	00 0c       	add	r0, r0
    48a8:	99 0b       	sbc	r25, r25
    48aa:	9f 93       	push	r25
    48ac:	cf 93       	push	r28
    48ae:	83 eb       	ldi	r24, 0xB3	; 179
    48b0:	9b e2       	ldi	r25, 0x2B	; 43
    48b2:	9f 93       	push	r25
    48b4:	8f 93       	push	r24
    48b6:	1f 92       	push	r1
    48b8:	80 e4       	ldi	r24, 0x40	; 64
    48ba:	8f 93       	push	r24
    48bc:	8b e2       	ldi	r24, 0x2B	; 43
    48be:	95 e2       	ldi	r25, 0x25	; 37
    48c0:	9f 93       	push	r25
    48c2:	8f 93       	push	r24
    48c4:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    48c8:	81 34       	cpi	r24, 0x41	; 65
    48ca:	91 05       	cpc	r25, r1
    48cc:	10 f0       	brcs	.+4      	; 0x48d2 <twi_start+0x896>
    48ce:	80 e4       	ldi	r24, 0x40	; 64
    48d0:	90 e0       	ldi	r25, 0x00	; 0
    48d2:	40 e0       	ldi	r20, 0x00	; 0
    48d4:	68 2f       	mov	r22, r24
    48d6:	8b e2       	ldi	r24, 0x2B	; 43
    48d8:	95 e2       	ldi	r25, 0x25	; 37
    48da:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    48de:	ed b7       	in	r30, 0x3d	; 61
    48e0:	fe b7       	in	r31, 0x3e	; 62
    48e2:	38 96       	adiw	r30, 0x08	; 8
    48e4:	ed bf       	out	0x3d, r30	; 61
    48e6:	fe bf       	out	0x3e, r31	; 62
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
    48e8:	b6 c0       	rjmp	.+364    	; 0x4a56 <twi_start+0xa1a>
    48ea:	e3 e2       	ldi	r30, 0x23	; 35
    48ec:	f5 e2       	ldi	r31, 0x25	; 37
    48ee:	80 81       	ld	r24, Z
    48f0:	90 e0       	ldi	r25, 0x00	; 0
    48f2:	98 2f       	mov	r25, r24
    48f4:	88 27       	eor	r24, r24
    48f6:	21 81       	ldd	r18, Z+1	; 0x01
    48f8:	82 2b       	or	r24, r18
    48fa:	92 95       	swap	r25
    48fc:	82 95       	swap	r24
    48fe:	8f 70       	andi	r24, 0x0F	; 15
    4900:	89 27       	eor	r24, r25
    4902:	9f 70       	andi	r25, 0x0F	; 15
    4904:	89 27       	eor	r24, r25
    4906:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <g_twi1_baro_version>
    490a:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <g_twi1_baro_version+0x1>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
    490e:	9f 93       	push	r25
    4910:	8f 93       	push	r24
    4912:	8d e7       	ldi	r24, 0x7D	; 125
    4914:	9b e2       	ldi	r25, 0x2B	; 43
    4916:	9f 93       	push	r25
    4918:	8f 93       	push	r24
    491a:	1f 92       	push	r1
    491c:	80 e4       	ldi	r24, 0x40	; 64
    491e:	8f 93       	push	r24
    4920:	8b e2       	ldi	r24, 0x2B	; 43
    4922:	95 e2       	ldi	r25, 0x25	; 37
    4924:	9f 93       	push	r25
    4926:	8f 93       	push	r24
    4928:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    492c:	81 34       	cpi	r24, 0x41	; 65
    492e:	91 05       	cpc	r25, r1
    4930:	10 f0       	brcs	.+4      	; 0x4936 <twi_start+0x8fa>
    4932:	80 e4       	ldi	r24, 0x40	; 64
    4934:	90 e0       	ldi	r25, 0x00	; 0
    4936:	40 e0       	ldi	r20, 0x00	; 0
    4938:	68 2f       	mov	r22, r24
    493a:	8b e2       	ldi	r24, 0x2B	; 43
    493c:	95 e2       	ldi	r25, 0x25	; 37
    493e:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4942:	0f 2e       	mov	r0, r31
    4944:	ff ef       	ldi	r31, 0xFF	; 255
    4946:	ef 2e       	mov	r14, r31
    4948:	f5 e2       	ldi	r31, 0x25	; 37
    494a:	ff 2e       	mov	r15, r31
    494c:	f0 2d       	mov	r31, r0
    494e:	8d b7       	in	r24, 0x3d	; 61
    4950:	9e b7       	in	r25, 0x3e	; 62
    4952:	08 96       	adiw	r24, 0x08	; 8
    4954:	8d bf       	out	0x3d, r24	; 61

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4956:	9e bf       	out	0x3e, r25	; 62
    4958:	88 24       	eor	r8, r8
    495a:	83 94       	inc	r8
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    495c:	91 2c       	mov	r9, r1
    495e:	c8 e2       	ldi	r28, 0x28	; 40
    4960:	d0 e2       	ldi	r29, 0x20	; 32
    4962:	0f 2e       	mov	r0, r31
    4964:	f6 e7       	ldi	r31, 0x76	; 118
    4966:	7f 2e       	mov	r7, r31
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
			twi1_packet.addr_length = 1;
    4968:	f0 2d       	mov	r31, r0
    496a:	aa 24       	eor	r10, r10
    496c:	a3 94       	inc	r10
			twi1_packet.length = 2;
    496e:	b1 2c       	mov	r11, r1
    4970:	68 94       	set
    4972:	cc 24       	eor	r12, r12
    4974:	c1 f8       	bld	r12, 1
			if (sc != STATUS_OK) {
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4976:	d1 2c       	mov	r13, r1
    4978:	03 e2       	ldi	r16, 0x23	; 35
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    497a:	15 e2       	ldi	r17, 0x25	; 37
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
    497c:	78 82       	st	Y, r7
    497e:	c4 01       	movw	r24, r8
    4980:	88 0f       	add	r24, r24
    4982:	99 1f       	adc	r25, r25
    4984:	80 6a       	ori	r24, 0xA0	; 160
			twi1_packet.addr_length = 1;
    4986:	89 83       	std	Y+1, r24	; 0x01
    4988:	ac 82       	std	Y+4, r10	; 0x04
			twi1_packet.length = 2;
    498a:	bd 82       	std	Y+5, r11	; 0x05
    498c:	c8 86       	std	Y+8, r12	; 0x08
    498e:	d9 86       	std	Y+9, r13	; 0x09
    4990:	41 e0       	ldi	r20, 0x01	; 1
    4992:	be 01       	movw	r22, r28
    4994:	80 ea       	ldi	r24, 0xA0	; 160
    4996:	94 e0       	ldi	r25, 0x04	; 4
    4998:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
    499c:	88 23       	and	r24, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
    499e:	31 f1       	breq	.+76     	; 0x49ec <twi_start+0x9b0>
    49a0:	28 2f       	mov	r18, r24
    49a2:	08 2e       	mov	r0, r24
    49a4:	00 0c       	add	r0, r0
    49a6:	33 0b       	sbc	r19, r19
    49a8:	3f 93       	push	r19
    49aa:	8f 93       	push	r24
    49ac:	9f 92       	push	r9
    49ae:	8f 92       	push	r8
    49b0:	88 e4       	ldi	r24, 0x48	; 72
    49b2:	9b e2       	ldi	r25, 0x2B	; 43
    49b4:	9f 93       	push	r25
    49b6:	8f 93       	push	r24
    49b8:	1f 92       	push	r1
    49ba:	80 e4       	ldi	r24, 0x40	; 64
    49bc:	8f 93       	push	r24
    49be:	8b e2       	ldi	r24, 0x2B	; 43
    49c0:	95 e2       	ldi	r25, 0x25	; 37
    49c2:	9f 93       	push	r25
    49c4:	8f 93       	push	r24
    49c6:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    49ca:	81 34       	cpi	r24, 0x41	; 65
    49cc:	91 05       	cpc	r25, r1
    49ce:	10 f0       	brcs	.+4      	; 0x49d4 <twi_start+0x998>
    49d0:	80 e4       	ldi	r24, 0x40	; 64
    49d2:	90 e0       	ldi	r25, 0x00	; 0
    49d4:	40 e0       	ldi	r20, 0x00	; 0
    49d6:	68 2f       	mov	r22, r24
    49d8:	8b e2       	ldi	r24, 0x2B	; 43
    49da:	95 e2       	ldi	r25, 0x25	; 37
    49dc:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    49e0:	ed b7       	in	r30, 0x3d	; 61
    49e2:	fe b7       	in	r31, 0x3e	; 62
    49e4:	3a 96       	adiw	r30, 0x0a	; 10
    49e6:	ed bf       	out	0x3d, r30	; 61
    49e8:	fe bf       	out	0x3e, r31	; 62
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    49ea:	13 c0       	rjmp	.+38     	; 0x4a12 <twi_start+0x9d6>
    49ec:	f8 01       	movw	r30, r16
    49ee:	80 81       	ld	r24, Z
    49f0:	90 e0       	ldi	r25, 0x00	; 0
    49f2:	98 2f       	mov	r25, r24
    49f4:	88 27       	eor	r24, r24
    49f6:	21 81       	ldd	r18, Z+1	; 0x01
    49f8:	82 2b       	or	r24, r18
    49fa:	f7 01       	movw	r30, r14
    49fc:	81 93       	st	Z+, r24
    49fe:	91 93       	st	Z+, r25
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4a00:	7f 01       	movw	r14, r30
    4a02:	ff ef       	ldi	r31, 0xFF	; 255
    4a04:	8f 1a       	sub	r8, r31
    4a06:	9f 0a       	sbc	r9, r31
    4a08:	88 e0       	ldi	r24, 0x08	; 8
    4a0a:	88 16       	cp	r8, r24
    4a0c:	91 04       	cpc	r9, r1
    4a0e:	09 f0       	breq	.+2      	; 0x4a12 <twi_start+0x9d6>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
		}

		g_twi1_baro_valid = true;
    4a10:	b5 cf       	rjmp	.-150    	; 0x497c <twi_start+0x940>
    4a12:	81 e0       	ldi	r24, 0x01	; 1
    4a14:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <g_twi1_baro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_05);
    4a18:	8a e2       	ldi	r24, 0x2A	; 42
    4a1a:	9b e2       	ldi	r25, 0x2B	; 43
    4a1c:	9f 93       	push	r25
    4a1e:	8f 93       	push	r24
    4a20:	1f 92       	push	r1
    4a22:	80 e4       	ldi	r24, 0x40	; 64
    4a24:	8f 93       	push	r24
    4a26:	8b e2       	ldi	r24, 0x2B	; 43
    4a28:	95 e2       	ldi	r25, 0x25	; 37
    4a2a:	9f 93       	push	r25
    4a2c:	8f 93       	push	r24
    4a2e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4a32:	81 34       	cpi	r24, 0x41	; 65
    4a34:	91 05       	cpc	r25, r1
    4a36:	10 f0       	brcs	.+4      	; 0x4a3c <twi_start+0xa00>
    4a38:	80 e4       	ldi	r24, 0x40	; 64
    4a3a:	90 e0       	ldi	r25, 0x00	; 0
    4a3c:	40 e0       	ldi	r20, 0x00	; 0
    4a3e:	68 2f       	mov	r22, r24
    4a40:	8b e2       	ldi	r24, 0x2B	; 43
    4a42:	95 e2       	ldi	r25, 0x25	; 37
    4a44:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4a48:	0f 90       	pop	r0
    4a4a:	0f 90       	pop	r0
    4a4c:	0f 90       	pop	r0
    4a4e:	0f 90       	pop	r0
    4a50:	0f 90       	pop	r0
    4a52:	0f 90       	pop	r0
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_06, sc);
    4a54:	23 c0       	rjmp	.+70     	; 0x4a9c <twi_start+0xa60>
    4a56:	8c 2f       	mov	r24, r28
    4a58:	0c 2e       	mov	r0, r28
    4a5a:	00 0c       	add	r0, r0
    4a5c:	99 0b       	sbc	r25, r25
    4a5e:	9f 93       	push	r25
    4a60:	cf 93       	push	r28
    4a62:	89 ef       	ldi	r24, 0xF9	; 249
    4a64:	9a e2       	ldi	r25, 0x2A	; 42
    4a66:	9f 93       	push	r25
    4a68:	8f 93       	push	r24
    4a6a:	1f 92       	push	r1
    4a6c:	80 e4       	ldi	r24, 0x40	; 64
    4a6e:	8f 93       	push	r24
    4a70:	8b e2       	ldi	r24, 0x2B	; 43
    4a72:	95 e2       	ldi	r25, 0x25	; 37
    4a74:	9f 93       	push	r25
    4a76:	8f 93       	push	r24
    4a78:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4a7c:	81 34       	cpi	r24, 0x41	; 65
    4a7e:	91 05       	cpc	r25, r1
    4a80:	10 f0       	brcs	.+4      	; 0x4a86 <twi_start+0xa4a>
    4a82:	80 e4       	ldi	r24, 0x40	; 64
    4a84:	90 e0       	ldi	r25, 0x00	; 0
    4a86:	40 e0       	ldi	r20, 0x00	; 0
    4a88:	68 2f       	mov	r22, r24
    4a8a:	8b e2       	ldi	r24, 0x2B	; 43
    4a8c:	95 e2       	ldi	r25, 0x25	; 37
    4a8e:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4a92:	ed b7       	in	r30, 0x3d	; 61
    4a94:	fe b7       	in	r31, 0x3e	; 62
    4a96:	38 96       	adiw	r30, 0x08	; 8
    4a98:	ed bf       	out	0x3d, r30	; 61
	init_twi1_gyro();

	/* Device Baro MS560702BA03-50 - I2C address: 0x76 */
	init_twi1_baro();

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_01);
    4a9a:	fe bf       	out	0x3e, r31	; 62
    4a9c:	89 ee       	ldi	r24, 0xE9	; 233
    4a9e:	9a e2       	ldi	r25, 0x2A	; 42
    4aa0:	9f 93       	push	r25
    4aa2:	8f 93       	push	r24
    4aa4:	1f 92       	push	r1
    4aa6:	80 e4       	ldi	r24, 0x40	; 64
    4aa8:	8f 93       	push	r24
    4aaa:	8b e2       	ldi	r24, 0x2B	; 43
    4aac:	95 e2       	ldi	r25, 0x25	; 37
    4aae:	9f 93       	push	r25
    4ab0:	8f 93       	push	r24
    4ab2:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4ab6:	81 34       	cpi	r24, 0x41	; 65
    4ab8:	91 05       	cpc	r25, r1
    4aba:	10 f0       	brcs	.+4      	; 0x4ac0 <twi_start+0xa84>
    4abc:	80 e4       	ldi	r24, 0x40	; 64
    4abe:	90 e0       	ldi	r25, 0x00	; 0
    4ac0:	40 e0       	ldi	r20, 0x00	; 0
    4ac2:	68 2f       	mov	r22, r24
    4ac4:	8b e2       	ldi	r24, 0x2B	; 43
    4ac6:	95 e2       	ldi	r25, 0x25	; 37
    4ac8:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
	#endif

	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
    4acc:	61 ed       	ldi	r22, 0xD1	; 209
    4ace:	72 e1       	ldi	r23, 0x12	; 18
    4ad0:	83 e1       	ldi	r24, 0x13	; 19
    4ad2:	90 e0       	ldi	r25, 0x00	; 0
    4ad4:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__portable_avr_delay_cycles>

/* TWI2 - LCD Port */
static void start_twi2_lcd(void)
{
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    4ad8:	e4 e1       	ldi	r30, 0x14	; 20
    4ada:	f0 e2       	ldi	r31, 0x20	; 32
    4adc:	81 e0       	ldi	r24, 0x01	; 1
	twi2_packet.addr_length = 1;
    4ade:	81 83       	std	Z+1, r24	; 0x01
    4ae0:	81 e0       	ldi	r24, 0x01	; 1
    4ae2:	90 e0       	ldi	r25, 0x00	; 0
    4ae4:	84 83       	std	Z+4, r24	; 0x04
	twi2_packet.length = 1;
    4ae6:	95 83       	std	Z+5, r25	; 0x05
    4ae8:	80 87       	std	Z+8, r24	; 0x08
    4aea:	91 87       	std	Z+9, r25	; 0x09
    4aec:	41 e0       	ldi	r20, 0x01	; 1
    4aee:	bf 01       	movw	r22, r30
    4af0:	80 e8       	ldi	r24, 0x80	; 128
    4af2:	94 e0       	ldi	r25, 0x04	; 4
    4af4:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    4af8:	80 91 1b 25 	lds	r24, 0x251B	; 0x80251b <twi2_m_data>
    4afc:	80 93 e2 25 	sts	0x25E2, r24	; 0x8025e2 <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    4b00:	0f 90       	pop	r0
    4b02:	0f 90       	pop	r0
    4b04:	0f 90       	pop	r0
    4b06:	0f 90       	pop	r0
    4b08:	0f 90       	pop	r0
    4b0a:	0f 90       	pop	r0
    4b0c:	81 31       	cpi	r24, 0x11	; 17
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    4b0e:	90 f1       	brcs	.+100    	; 0x4b74 <twi_start+0xb38>
    4b10:	c4 e1       	ldi	r28, 0x14	; 20
    4b12:	d0 e2       	ldi	r29, 0x20	; 32
    4b14:	82 e0       	ldi	r24, 0x02	; 2
		twi2_m_data[0] = 0x10;
    4b16:	89 83       	std	Y+1, r24	; 0x01
    4b18:	0f 2e       	mov	r0, r31
    4b1a:	fb e1       	ldi	r31, 0x1B	; 27
    4b1c:	ef 2e       	mov	r14, r31
    4b1e:	f5 e2       	ldi	r31, 0x25	; 37
    4b20:	ff 2e       	mov	r15, r31
    4b22:	f0 2d       	mov	r31, r0
    4b24:	80 e1       	ldi	r24, 0x10	; 16
    4b26:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    4b28:	80 83       	st	Z, r24
    4b2a:	01 e0       	ldi	r16, 0x01	; 1
    4b2c:	10 e0       	ldi	r17, 0x00	; 0
    4b2e:	08 87       	std	Y+8, r16	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4b30:	19 87       	std	Y+9, r17	; 0x09
    4b32:	40 e0       	ldi	r20, 0x00	; 0
    4b34:	be 01       	movw	r22, r28
    4b36:	80 e8       	ldi	r24, 0x80	; 128
    4b38:	94 e0       	ldi	r25, 0x04	; 4
    4b3a:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4b3e:	65 e0       	ldi	r22, 0x05	; 5
    4b40:	70 e0       	ldi	r23, 0x00	; 0
    4b42:	80 e0       	ldi	r24, 0x00	; 0
    4b44:	90 e0       	ldi	r25, 0x00	; 0
    4b46:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__portable_avr_delay_cycles>

		twi2_waitUntilReady();
    4b4a:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    4b4e:	84 e1       	ldi	r24, 0x14	; 20
		twi2_m_data[0] = GFX_PIXEL_SET;
    4b50:	89 83       	std	Y+1, r24	; 0x01
    4b52:	81 e0       	ldi	r24, 0x01	; 1
    4b54:	f7 01       	movw	r30, r14
		twi2_packet.length = 1;
    4b56:	80 83       	st	Z, r24
    4b58:	08 87       	std	Y+8, r16	; 0x08
    4b5a:	19 87       	std	Y+9, r17	; 0x09
    4b5c:	40 e0       	ldi	r20, 0x00	; 0
    4b5e:	be 01       	movw	r22, r28
    4b60:	80 e8       	ldi	r24, 0x80	; 128
    4b62:	94 e0       	ldi	r25, 0x04	; 4
    4b64:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4b68:	65 e0       	ldi	r22, 0x05	; 5
    4b6a:	70 e0       	ldi	r23, 0x00	; 0
    4b6c:	80 e0       	ldi	r24, 0x00	; 0
    4b6e:	90 e0       	ldi	r25, 0x00	; 0
    4b70:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__portable_avr_delay_cycles>
	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
	start_twi2_lcd();
}
    4b74:	df 91       	pop	r29
    4b76:	cf 91       	pop	r28
    4b78:	1f 91       	pop	r17
    4b7a:	0f 91       	pop	r16
    4b7c:	ff 90       	pop	r15
    4b7e:	ef 90       	pop	r14
    4b80:	df 90       	pop	r13
    4b82:	cf 90       	pop	r12
    4b84:	bf 90       	pop	r11
    4b86:	af 90       	pop	r10
    4b88:	9f 90       	pop	r9
    4b8a:	8f 90       	pop	r8
    4b8c:	7f 90       	pop	r7
    4b8e:	08 95       	ret

00004b90 <isr_10ms_twi1_onboard>:
	}
}

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4b90:	08 95       	ret

00004b92 <isr_500ms_twi1_onboard>:
}

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4b92:	cf 92       	push	r12
    4b94:	df 92       	push	r13
    4b96:	ef 92       	push	r14
    4b98:	ff 92       	push	r15
    4b9a:	6b 01       	movw	r12, r22
    4b9c:	7c 01       	movw	r14, r24
	if (g_twi1_hygro_valid) {
    4b9e:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
    4ba2:	88 23       	and	r24, r24
    4ba4:	69 f1       	breq	.+90     	; 0x4c00 <isr_500ms_twi1_onboard+0x6e>
	if (!sync) {
		return;
	}

	/* Read cyclic measurement data */
	twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4ba6:	e8 e2       	ldi	r30, 0x28	; 40
    4ba8:	f0 e2       	ldi	r31, 0x20	; 32
    4baa:	84 e4       	ldi	r24, 0x44	; 68
    4bac:	80 83       	st	Z, r24
	twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_HI;
    4bae:	80 ee       	ldi	r24, 0xE0	; 224
    4bb0:	81 83       	std	Z+1, r24	; 0x01
	twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_LO;
    4bb2:	12 82       	std	Z+2, r1	; 0x02
	twi1_packet.addr_length = 2;
    4bb4:	82 e0       	ldi	r24, 0x02	; 2
    4bb6:	90 e0       	ldi	r25, 0x00	; 0
    4bb8:	84 83       	std	Z+4, r24	; 0x04
    4bba:	95 83       	std	Z+5, r25	; 0x05
	twi1_packet.length = 5;
    4bbc:	85 e0       	ldi	r24, 0x05	; 5
    4bbe:	90 e0       	ldi	r25, 0x00	; 0
    4bc0:	80 87       	std	Z+8, r24	; 0x08
    4bc2:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4bc4:	41 e0       	ldi	r20, 0x01	; 1
    4bc6:	bf 01       	movw	r22, r30
    4bc8:	80 ea       	ldi	r24, 0xA0	; 160
    4bca:	94 e0       	ldi	r25, 0x04	; 4
    4bcc:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
	if (sc == STATUS_OK) {
    4bd0:	81 11       	cpse	r24, r1
    4bd2:	16 c0       	rjmp	.+44     	; 0x4c00 <isr_500ms_twi1_onboard+0x6e>
		g_twi1_hygro_S_T	= ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4bd4:	e3 e2       	ldi	r30, 0x23	; 35
    4bd6:	f5 e2       	ldi	r31, 0x25	; 37
    4bd8:	80 81       	ld	r24, Z
    4bda:	90 e0       	ldi	r25, 0x00	; 0
    4bdc:	98 2f       	mov	r25, r24
    4bde:	88 27       	eor	r24, r24
    4be0:	21 81       	ldd	r18, Z+1	; 0x01
    4be2:	82 2b       	or	r24, r18
    4be4:	80 93 e9 25 	sts	0x25E9, r24	; 0x8025e9 <g_twi1_hygro_S_T>
    4be8:	90 93 ea 25 	sts	0x25EA, r25	; 0x8025ea <g_twi1_hygro_S_T+0x1>
		g_twi1_hygro_S_RH	= ((uint16_t)twi1_m_data[3] << 8) | twi1_m_data[4];
    4bec:	83 81       	ldd	r24, Z+3	; 0x03
    4bee:	90 e0       	ldi	r25, 0x00	; 0
    4bf0:	98 2f       	mov	r25, r24
    4bf2:	88 27       	eor	r24, r24
    4bf4:	24 81       	ldd	r18, Z+4	; 0x04
    4bf6:	82 2b       	or	r24, r18
    4bf8:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <g_twi1_hygro_S_RH>
    4bfc:	90 93 e8 25 	sts	0x25E8, r25	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
{	/* Service time slot */
	if (g_twi1_hygro_valid) {
		isr_twi1_hygro(now, true);
	}

	if (g_twi1_gyro_valid) {
    4c00:	80 91 4b 26 	lds	r24, 0x264B	; 0x80264b <g_twi1_gyro_valid>
    4c04:	88 23       	and	r24, r24
    4c06:	09 f4       	brne	.+2      	; 0x4c0a <isr_500ms_twi1_onboard+0x78>
    4c08:	fa c0       	rjmp	.+500    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
	if (!sync) {
		return;
	}

	do {
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4c0a:	e8 e2       	ldi	r30, 0x28	; 40
    4c0c:	f0 e2       	ldi	r31, 0x20	; 32
    4c0e:	88 e6       	ldi	r24, 0x68	; 104
    4c10:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_XOUT_H;		// Big endian
    4c12:	8b e3       	ldi	r24, 0x3B	; 59
    4c14:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4c16:	81 e0       	ldi	r24, 0x01	; 1
    4c18:	90 e0       	ldi	r25, 0x00	; 0
    4c1a:	84 83       	std	Z+4, r24	; 0x04
    4c1c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 8;
    4c1e:	88 e0       	ldi	r24, 0x08	; 8
    4c20:	90 e0       	ldi	r25, 0x00	; 0
    4c22:	80 87       	std	Z+8, r24	; 0x08
    4c24:	91 87       	std	Z+9, r25	; 0x09
    4c26:	41 e0       	ldi	r20, 0x01	; 1
    4c28:	bf 01       	movw	r22, r30
    4c2a:	80 ea       	ldi	r24, 0xA0	; 160
    4c2c:	94 e0       	ldi	r25, 0x04	; 4
    4c2e:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4c32:	81 11       	cpse	r24, r1
    4c34:	e4 c0       	rjmp	.+456    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_accel_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4c36:	e3 e2       	ldi	r30, 0x23	; 35
    4c38:	f5 e2       	ldi	r31, 0x25	; 37
    4c3a:	80 81       	ld	r24, Z
    4c3c:	90 e0       	ldi	r25, 0x00	; 0
    4c3e:	98 2f       	mov	r25, r24
    4c40:	88 27       	eor	r24, r24
    4c42:	21 81       	ldd	r18, Z+1	; 0x01
    4c44:	82 2b       	or	r24, r18
    4c46:	80 93 42 26 	sts	0x2642, r24	; 0x802642 <g_twi1_gyro_1_accel_x>
    4c4a:	90 93 43 26 	sts	0x2643, r25	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		g_twi1_gyro_1_accel_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4c4e:	82 81       	ldd	r24, Z+2	; 0x02
    4c50:	90 e0       	ldi	r25, 0x00	; 0
    4c52:	98 2f       	mov	r25, r24
    4c54:	88 27       	eor	r24, r24
    4c56:	23 81       	ldd	r18, Z+3	; 0x03
    4c58:	82 2b       	or	r24, r18
    4c5a:	80 93 40 26 	sts	0x2640, r24	; 0x802640 <g_twi1_gyro_1_accel_y>
    4c5e:	90 93 41 26 	sts	0x2641, r25	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		g_twi1_gyro_1_accel_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4c62:	84 81       	ldd	r24, Z+4	; 0x04
    4c64:	90 e0       	ldi	r25, 0x00	; 0
    4c66:	98 2f       	mov	r25, r24
    4c68:	88 27       	eor	r24, r24
    4c6a:	25 81       	ldd	r18, Z+5	; 0x05
    4c6c:	82 2b       	or	r24, r18
    4c6e:	80 93 3e 26 	sts	0x263E, r24	; 0x80263e <g_twi1_gyro_1_accel_z>
    4c72:	90 93 3f 26 	sts	0x263F, r25	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
		g_twi1_gyro_1_temp    = ((uint16_t)twi1_m_data[6] << 8) | twi1_m_data[7];
    4c76:	86 81       	ldd	r24, Z+6	; 0x06
    4c78:	90 e0       	ldi	r25, 0x00	; 0
    4c7a:	98 2f       	mov	r25, r24
    4c7c:	88 27       	eor	r24, r24
    4c7e:	27 81       	ldd	r18, Z+7	; 0x07
    4c80:	82 2b       	or	r24, r18
    4c82:	80 93 48 26 	sts	0x2648, r24	; 0x802648 <g_twi1_gyro_1_temp>
    4c86:	90 93 49 26 	sts	0x2649, r25	; 0x802649 <g_twi1_gyro_1_temp+0x1>

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4c8a:	e8 e2       	ldi	r30, 0x28	; 40
    4c8c:	f0 e2       	ldi	r31, 0x20	; 32
    4c8e:	88 e6       	ldi	r24, 0x68	; 104
    4c90:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XOUT_H;
    4c92:	83 e4       	ldi	r24, 0x43	; 67
    4c94:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4c96:	81 e0       	ldi	r24, 0x01	; 1
    4c98:	90 e0       	ldi	r25, 0x00	; 0
    4c9a:	84 83       	std	Z+4, r24	; 0x04
    4c9c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4c9e:	86 e0       	ldi	r24, 0x06	; 6
    4ca0:	90 e0       	ldi	r25, 0x00	; 0
    4ca2:	80 87       	std	Z+8, r24	; 0x08
    4ca4:	91 87       	std	Z+9, r25	; 0x09
    4ca6:	41 e0       	ldi	r20, 0x01	; 1
    4ca8:	bf 01       	movw	r22, r30
    4caa:	80 ea       	ldi	r24, 0xA0	; 160
    4cac:	94 e0       	ldi	r25, 0x04	; 4
    4cae:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4cb2:	81 11       	cpse	r24, r1
    4cb4:	a4 c0       	rjmp	.+328    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_gyro_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4cb6:	e3 e2       	ldi	r30, 0x23	; 35
    4cb8:	f5 e2       	ldi	r31, 0x25	; 37
    4cba:	80 81       	ld	r24, Z
    4cbc:	90 e0       	ldi	r25, 0x00	; 0
    4cbe:	98 2f       	mov	r25, r24
    4cc0:	88 27       	eor	r24, r24
    4cc2:	21 81       	ldd	r18, Z+1	; 0x01
    4cc4:	82 2b       	or	r24, r18
    4cc6:	80 93 36 26 	sts	0x2636, r24	; 0x802636 <g_twi1_gyro_1_gyro_x>
    4cca:	90 93 37 26 	sts	0x2637, r25	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		g_twi1_gyro_1_gyro_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4cce:	82 81       	ldd	r24, Z+2	; 0x02
    4cd0:	90 e0       	ldi	r25, 0x00	; 0
    4cd2:	98 2f       	mov	r25, r24
    4cd4:	88 27       	eor	r24, r24
    4cd6:	23 81       	ldd	r18, Z+3	; 0x03
    4cd8:	82 2b       	or	r24, r18
    4cda:	80 93 34 26 	sts	0x2634, r24	; 0x802634 <g_twi1_gyro_1_gyro_y>
    4cde:	90 93 35 26 	sts	0x2635, r25	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		g_twi1_gyro_1_gyro_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4ce2:	84 81       	ldd	r24, Z+4	; 0x04
    4ce4:	90 e0       	ldi	r25, 0x00	; 0
    4ce6:	98 2f       	mov	r25, r24
    4ce8:	88 27       	eor	r24, r24
    4cea:	25 81       	ldd	r18, Z+5	; 0x05
    4cec:	82 2b       	or	r24, r18
    4cee:	80 93 32 26 	sts	0x2632, r24	; 0x802632 <g_twi1_gyro_1_gyro_z>
    4cf2:	90 93 33 26 	sts	0x2633, r25	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>

		/* Magnetometer: check if new data is available */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4cf6:	e8 e2       	ldi	r30, 0x28	; 40
    4cf8:	f0 e2       	ldi	r31, 0x20	; 32
    4cfa:	8c e0       	ldi	r24, 0x0C	; 12
    4cfc:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST1;
    4cfe:	82 e0       	ldi	r24, 0x02	; 2
    4d00:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4d02:	81 e0       	ldi	r24, 0x01	; 1
    4d04:	90 e0       	ldi	r25, 0x00	; 0
    4d06:	84 83       	std	Z+4, r24	; 0x04
    4d08:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4d0a:	80 87       	std	Z+8, r24	; 0x08
    4d0c:	91 87       	std	Z+9, r25	; 0x09
    4d0e:	41 e0       	ldi	r20, 0x01	; 1
    4d10:	bf 01       	movw	r22, r30
    4d12:	80 ea       	ldi	r24, 0xA0	; 160
    4d14:	94 e0       	ldi	r25, 0x04	; 4
    4d16:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4d1a:	81 11       	cpse	r24, r1
    4d1c:	70 c0       	rjmp	.+224    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (!(twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST1__DRDY)) {
    4d1e:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4d22:	80 ff       	sbrs	r24, 0
    4d24:	6c c0       	rjmp	.+216    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 not ready yet */
			break;
		}

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4d26:	e8 e2       	ldi	r30, 0x28	; 40
    4d28:	f0 e2       	ldi	r31, 0x20	; 32
    4d2a:	8c e0       	ldi	r24, 0x0C	; 12
    4d2c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_HX_L;			// Little endian
    4d2e:	83 e0       	ldi	r24, 0x03	; 3
    4d30:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4d32:	81 e0       	ldi	r24, 0x01	; 1
    4d34:	90 e0       	ldi	r25, 0x00	; 0
    4d36:	84 83       	std	Z+4, r24	; 0x04
    4d38:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4d3a:	86 e0       	ldi	r24, 0x06	; 6
    4d3c:	90 e0       	ldi	r25, 0x00	; 0
    4d3e:	80 87       	std	Z+8, r24	; 0x08
    4d40:	91 87       	std	Z+9, r25	; 0x09
    4d42:	41 e0       	ldi	r20, 0x01	; 1
    4d44:	bf 01       	movw	r22, r30
    4d46:	80 ea       	ldi	r24, 0xA0	; 160
    4d48:	94 e0       	ldi	r25, 0x04	; 4
    4d4a:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4d4e:	81 11       	cpse	r24, r1
    4d50:	56 c0       	rjmp	.+172    	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_2_mag_x = ((int16_t) ((((uint16_t)twi1_m_data[1]) << 8) | twi1_m_data[0])) + g_twi1_gyro_2_ofsx;
    4d52:	e3 e2       	ldi	r30, 0x23	; 35
    4d54:	f5 e2       	ldi	r31, 0x25	; 37
    4d56:	81 81       	ldd	r24, Z+1	; 0x01
    4d58:	90 e0       	ldi	r25, 0x00	; 0
    4d5a:	98 2f       	mov	r25, r24
    4d5c:	88 27       	eor	r24, r24
    4d5e:	20 81       	ld	r18, Z
    4d60:	82 2b       	or	r24, r18
    4d62:	20 91 46 20 	lds	r18, 0x2046	; 0x802046 <g_twi1_gyro_2_ofsx>
    4d66:	30 91 47 20 	lds	r19, 0x2047	; 0x802047 <g_twi1_gyro_2_ofsx+0x1>
    4d6a:	82 0f       	add	r24, r18
    4d6c:	93 1f       	adc	r25, r19
    4d6e:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_twi1_gyro_2_mag_x>
    4d72:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		g_twi1_gyro_2_mag_y = ((int16_t) ((((uint16_t)twi1_m_data[3]) << 8) | twi1_m_data[2])) + g_twi1_gyro_2_ofsy;
    4d76:	83 81       	ldd	r24, Z+3	; 0x03
    4d78:	90 e0       	ldi	r25, 0x00	; 0
    4d7a:	98 2f       	mov	r25, r24
    4d7c:	88 27       	eor	r24, r24
    4d7e:	22 81       	ldd	r18, Z+2	; 0x02
    4d80:	82 2b       	or	r24, r18
    4d82:	20 91 44 20 	lds	r18, 0x2044	; 0x802044 <g_twi1_gyro_2_ofsy>
    4d86:	30 91 45 20 	lds	r19, 0x2045	; 0x802045 <g_twi1_gyro_2_ofsy+0x1>
    4d8a:	82 0f       	add	r24, r18
    4d8c:	93 1f       	adc	r25, r19
    4d8e:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_twi1_gyro_2_mag_y>
    4d92:	90 93 1f 26 	sts	0x261F, r25	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		g_twi1_gyro_2_mag_z = ((int16_t) ((((uint16_t)twi1_m_data[5]) << 8) | twi1_m_data[4])) + g_twi1_gyro_2_ofsz;
    4d96:	85 81       	ldd	r24, Z+5	; 0x05
    4d98:	90 e0       	ldi	r25, 0x00	; 0
    4d9a:	98 2f       	mov	r25, r24
    4d9c:	88 27       	eor	r24, r24
    4d9e:	24 81       	ldd	r18, Z+4	; 0x04
    4da0:	82 2b       	or	r24, r18
    4da2:	20 91 42 20 	lds	r18, 0x2042	; 0x802042 <g_twi1_gyro_2_ofsz>
    4da6:	30 91 43 20 	lds	r19, 0x2043	; 0x802043 <g_twi1_gyro_2_ofsz+0x1>
    4daa:	82 0f       	add	r24, r18
    4dac:	93 1f       	adc	r25, r19
    4dae:	80 93 1c 26 	sts	0x261C, r24	; 0x80261c <g_twi1_gyro_2_mag_z>
    4db2:	90 93 1d 26 	sts	0x261D, r25	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

		/* Magnetometer: check for data validity and release cycle */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4db6:	e8 e2       	ldi	r30, 0x28	; 40
    4db8:	f0 e2       	ldi	r31, 0x20	; 32
    4dba:	8c e0       	ldi	r24, 0x0C	; 12
    4dbc:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST2;
    4dbe:	89 e0       	ldi	r24, 0x09	; 9
    4dc0:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4dc2:	81 e0       	ldi	r24, 0x01	; 1
    4dc4:	90 e0       	ldi	r25, 0x00	; 0
    4dc6:	84 83       	std	Z+4, r24	; 0x04
    4dc8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4dca:	80 87       	std	Z+8, r24	; 0x08
    4dcc:	91 87       	std	Z+9, r25	; 0x09
    4dce:	41 e0       	ldi	r20, 0x01	; 1
    4dd0:	bf 01       	movw	r22, r30
    4dd2:	80 ea       	ldi	r24, 0xA0	; 160
    4dd4:	94 e0       	ldi	r25, 0x04	; 4
    4dd6:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4dda:	81 11       	cpse	r24, r1
    4ddc:	10 c0       	rjmp	.+32     	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST2__HOFL) {
    4dde:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4de2:	83 ff       	sbrs	r24, 3
    4de4:	0c c0       	rjmp	.+24     	; 0x4dfe <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 overflowed */
			g_twi1_gyro_2_mag_z = g_twi1_gyro_2_mag_y = g_twi1_gyro_2_mag_x = 0;
    4de6:	10 92 20 26 	sts	0x2620, r1	; 0x802620 <g_twi1_gyro_2_mag_x>
    4dea:	10 92 21 26 	sts	0x2621, r1	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    4dee:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_twi1_gyro_2_mag_y>
    4df2:	10 92 1f 26 	sts	0x261F, r1	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    4df6:	10 92 1c 26 	sts	0x261C, r1	; 0x80261c <g_twi1_gyro_2_mag_z>
    4dfa:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, true);
	}

	if (g_twi1_baro_valid) {
    4dfe:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4e02:	88 23       	and	r24, r24
    4e04:	29 f0       	breq	.+10     	; 0x4e10 <isr_500ms_twi1_onboard+0x27e>
		isr_twi1_baro(now, true);
    4e06:	41 e0       	ldi	r20, 0x01	; 1
    4e08:	c7 01       	movw	r24, r14
    4e0a:	b6 01       	movw	r22, r12
    4e0c:	0e 94 b9 1d 	call	0x3b72	; 0x3b72 <isr_twi1_baro>
	}
}
    4e10:	ff 90       	pop	r15
    4e12:	ef 90       	pop	r14
    4e14:	df 90       	pop	r13
    4e16:	cf 90       	pop	r12
    4e18:	08 95       	ret

00004e1a <isr_sparetime_twi1_onboard>:

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, false);
	}

	if (g_twi1_baro_valid) {
    4e1a:	20 91 0f 26 	lds	r18, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4e1e:	22 23       	and	r18, r18
    4e20:	19 f0       	breq	.+6      	; 0x4e28 <isr_sparetime_twi1_onboard+0xe>
		isr_twi1_baro(now, false);
    4e22:	40 e0       	ldi	r20, 0x00	; 0
    4e24:	0c 94 b9 1d 	jmp	0x3b72	; 0x3b72 <isr_twi1_baro>
    4e28:	08 95       	ret

00004e2a <task_twi1_onboard>:
	}
}

/* TWI1 - onboard devices */
void task_twi1_onboard(uint32_t now)
{
    4e2a:	2f 92       	push	r2
    4e2c:	3f 92       	push	r3
    4e2e:	4f 92       	push	r4
    4e30:	5f 92       	push	r5
    4e32:	6f 92       	push	r6
    4e34:	7f 92       	push	r7
    4e36:	8f 92       	push	r8
    4e38:	9f 92       	push	r9
    4e3a:	af 92       	push	r10
    4e3c:	bf 92       	push	r11
    4e3e:	cf 92       	push	r12
    4e40:	df 92       	push	r13
    4e42:	ef 92       	push	r14
    4e44:	ff 92       	push	r15
    4e46:	0f 93       	push	r16
    4e48:	1f 93       	push	r17
    4e4a:	cf 93       	push	r28
    4e4c:	df 93       	push	r29
    4e4e:	cd b7       	in	r28, 0x3d	; 61
    4e50:	de b7       	in	r29, 0x3e	; 62
    4e52:	e0 97       	sbiw	r28, 0x30	; 48
    4e54:	cd bf       	out	0x3d, r28	; 61
    4e56:	de bf       	out	0x3e, r29	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4e58:	8f b7       	in	r24, 0x3f	; 63
    4e5a:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    4e5c:	f8 94       	cli
	return flags;
    4e5e:	9c 85       	ldd	r25, Y+12	; 0x0c
	irqflags_t flags = cpu_irq_save();
	bool l_twi1_hygro_valid	= g_twi1_hygro_valid;
    4e60:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
	bool l_twi1_gyro_valid	= g_twi1_gyro_valid;
    4e64:	10 91 4b 26 	lds	r17, 0x264B	; 0x80264b <g_twi1_gyro_valid>
	bool l_twi1_baro_valid	= g_twi1_baro_valid;
    4e68:	20 90 0f 26 	lds	r2, 0x260F	; 0x80260f <g_twi1_baro_valid>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4e6c:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (l_twi1_hygro_valid) {
    4e6e:	88 23       	and	r24, r24
    4e70:	09 f4       	brne	.+2      	; 0x4e74 <task_twi1_onboard+0x4a>
    4e72:	3c c0       	rjmp	.+120    	; 0x4eec <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4e74:	8f b7       	in	r24, 0x3f	; 63
    4e76:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    4e78:	f8 94       	cli
	return flags;
    4e7a:	8b 85       	ldd	r24, Y+11	; 0x0b
{	// Calculations for the presentation layer
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;

	irqflags_t flags = cpu_irq_save();
	uint16_t l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    4e7c:	20 91 e9 25 	lds	r18, 0x25E9	; 0x8025e9 <g_twi1_hygro_S_T>
    4e80:	30 91 ea 25 	lds	r19, 0x25EA	; 0x8025ea <g_twi1_hygro_S_T+0x1>
	uint16_t l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    4e84:	e0 90 e7 25 	lds	r14, 0x25E7	; 0x8025e7 <g_twi1_hygro_S_RH>
    4e88:	f0 90 e8 25 	lds	r15, 0x25E8	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4e8c:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Temp value when a different measurement has arrived */
	if (l_twi1_hygro_S_T != s_twi1_hygro_S_T) {
    4e8e:	21 15       	cp	r18, r1
    4e90:	31 05       	cpc	r19, r1
    4e92:	a9 f0       	breq	.+42     	; 0x4ebe <task_twi1_onboard+0x94>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4e94:	8f b7       	in	r24, 0x3f	; 63
    4e96:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    4e98:	f8 94       	cli
	return flags;
    4e9a:	0a 85       	ldd	r16, Y+10	; 0x0a
		int16_t temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);

		flags = cpu_irq_save();
		g_twi1_hygro_T_100 = temp_100;
    4e9c:	ac e5       	ldi	r26, 0x5C	; 92
    4e9e:	b4 e4       	ldi	r27, 0x44	; 68
    4ea0:	0e 94 43 62 	call	0xc486	; 0xc486 <__umulhisi3>
    4ea4:	2f ef       	ldi	r18, 0xFF	; 255
    4ea6:	3f ef       	ldi	r19, 0xFF	; 255
    4ea8:	40 e0       	ldi	r20, 0x00	; 0
    4eaa:	50 e0       	ldi	r21, 0x00	; 0
    4eac:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    4eb0:	24 59       	subi	r18, 0x94	; 148
    4eb2:	31 41       	sbci	r19, 0x11	; 17
    4eb4:	20 93 e5 25 	sts	0x25E5, r18	; 0x8025e5 <g_twi1_hygro_T_100>
    4eb8:	30 93 e6 25 	sts	0x25E6, r19	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4ebc:	0f bf       	out	0x3f, r16	; 63
		cpu_irq_restore(flags);
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	if (l_twi1_hygro_S_RH != s_twi1_hygro_S_RH) {
    4ebe:	e1 14       	cp	r14, r1
    4ec0:	f1 04       	cpc	r15, r1
    4ec2:	a1 f0       	breq	.+40     	; 0x4eec <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4ec4:	8f b7       	in	r24, 0x3f	; 63
    4ec6:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    4ec8:	f8 94       	cli
	return flags;
    4eca:	09 85       	ldd	r16, Y+9	; 0x09
		int16_t rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);

		flags = cpu_irq_save();
		g_twi1_hygro_RH_100 = rh_100;
    4ecc:	97 01       	movw	r18, r14
    4ece:	a0 e1       	ldi	r26, 0x10	; 16
    4ed0:	b7 e2       	ldi	r27, 0x27	; 39
    4ed2:	0e 94 43 62 	call	0xc486	; 0xc486 <__umulhisi3>
    4ed6:	2f ef       	ldi	r18, 0xFF	; 255
    4ed8:	3f ef       	ldi	r19, 0xFF	; 255
    4eda:	40 e0       	ldi	r20, 0x00	; 0
    4edc:	50 e0       	ldi	r21, 0x00	; 0
    4ede:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    4ee2:	20 93 e3 25 	sts	0x25E3, r18	; 0x8025e3 <g_twi1_hygro_RH_100>
    4ee6:	30 93 e4 25 	sts	0x25E4, r19	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4eea:	0f bf       	out	0x3f, r16	; 63

	if (l_twi1_hygro_valid) {
		task_twi1_hygro(now);
	}

	if (l_twi1_gyro_valid) {
    4eec:	11 23       	and	r17, r17
    4eee:	09 f4       	brne	.+2      	; 0x4ef2 <task_twi1_onboard+0xc8>
    4ef0:	ae c2       	rjmp	.+1372   	; 0x544e <task_twi1_onboard+0x624>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4ef2:	8f b7       	in	r24, 0x3f	; 63
    4ef4:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    4ef6:	f8 94       	cli
	return flags;
    4ef8:	98 85       	ldd	r25, Y+8	; 0x08

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
	{
		irqflags_t flags = cpu_irq_save();
		int16_t	l_twi1_gyro_1_accel_x	= g_twi1_gyro_1_accel_x;
    4efa:	80 91 42 26 	lds	r24, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    4efe:	f0 91 43 26 	lds	r31, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		int16_t	l_twi1_gyro_1_accel_y	= g_twi1_gyro_1_accel_y;
    4f02:	60 90 40 26 	lds	r6, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    4f06:	70 90 41 26 	lds	r7, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		int16_t	l_twi1_gyro_1_accel_z	= g_twi1_gyro_1_accel_z;
    4f0a:	50 90 3e 26 	lds	r5, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    4f0e:	80 90 3f 26 	lds	r8, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4f12:	9f bf       	out	0x3f, r25	; 63


inline
static int16_t calc_gyro1_accel_raw2mg(int16_t raw, int16_t factor)
{
	return (((1000 * TWI1_SLAVE_GYRO_DTA_1_ACCEL_CONFIG__02G) * (int64_t)raw * (int64_t)factor) / 10000LL) >> 15;
    4f14:	a8 2f       	mov	r26, r24
    4f16:	ef 2f       	mov	r30, r31
    4f18:	ee 0f       	add	r30, r30
    4f1a:	ee 0b       	sbc	r30, r30
    4f1c:	28 2f       	mov	r18, r24
    4f1e:	3f 2f       	mov	r19, r31
    4f20:	4e 2f       	mov	r20, r30
    4f22:	5e 2f       	mov	r21, r30
    4f24:	6e 2f       	mov	r22, r30
    4f26:	7e 2f       	mov	r23, r30
    4f28:	8e 2f       	mov	r24, r30
    4f2a:	9e 2f       	mov	r25, r30
    4f2c:	02 e0       	ldi	r16, 0x02	; 2
    4f2e:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4f32:	a2 2e       	mov	r10, r18
    4f34:	b3 2e       	mov	r11, r19
    4f36:	c4 2e       	mov	r12, r20
    4f38:	d5 2e       	mov	r13, r21
    4f3a:	e6 2e       	mov	r14, r22
    4f3c:	f7 2e       	mov	r15, r23
    4f3e:	b8 2f       	mov	r27, r24
    4f40:	19 2f       	mov	r17, r25
    4f42:	05 e0       	ldi	r16, 0x05	; 5
    4f44:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4f48:	0b 2f       	mov	r16, r27
    4f4a:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    4f4e:	aa 2e       	mov	r10, r26
    4f50:	bf 2e       	mov	r11, r31
    4f52:	ce 2e       	mov	r12, r30
    4f54:	de 2e       	mov	r13, r30
    4f56:	ee 2e       	mov	r14, r30
    4f58:	fe 2e       	mov	r15, r30
    4f5a:	0e 2f       	mov	r16, r30
    4f5c:	1e 2f       	mov	r17, r30
    4f5e:	0e 94 b4 63 	call	0xc768	; 0xc768 <__adddi3>
    4f62:	04 e0       	ldi	r16, 0x04	; 4
    4f64:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4f68:	b0 90 53 20 	lds	r11, 0x2053	; 0x802053 <g_twi1_gyro_1_accel_factx+0x1>
    4f6c:	a0 90 52 20 	lds	r10, 0x2052	; 0x802052 <g_twi1_gyro_1_accel_factx>
    4f70:	1b 2d       	mov	r17, r11
    4f72:	11 0f       	add	r17, r17
    4f74:	11 0b       	sbc	r17, r17
    4f76:	c1 2e       	mov	r12, r17
    4f78:	d1 2e       	mov	r13, r17
    4f7a:	e1 2e       	mov	r14, r17
    4f7c:	f1 2e       	mov	r15, r17
    4f7e:	01 2f       	mov	r16, r17
    4f80:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    4f84:	68 94       	set
    4f86:	aa 24       	eor	r10, r10
    4f88:	a4 f8       	bld	r10, 4
    4f8a:	0f 2e       	mov	r0, r31
    4f8c:	f7 e2       	ldi	r31, 0x27	; 39
    4f8e:	bf 2e       	mov	r11, r31
    4f90:	f0 2d       	mov	r31, r0
    4f92:	c1 2c       	mov	r12, r1
    4f94:	d1 2c       	mov	r13, r1
    4f96:	e1 2c       	mov	r14, r1
    4f98:	f1 2c       	mov	r15, r1
    4f9a:	00 e0       	ldi	r16, 0x00	; 0
    4f9c:	10 e0       	ldi	r17, 0x00	; 0
    4f9e:	0e 94 b5 62 	call	0xc56a	; 0xc56a <__divdi3>
    4fa2:	0f e0       	ldi	r16, 0x0F	; 15
    4fa4:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    4fa8:	42 2e       	mov	r4, r18
    4faa:	33 2e       	mov	r3, r19
    4fac:	e7 2d       	mov	r30, r7
    4fae:	ee 0f       	add	r30, r30
    4fb0:	ee 0b       	sbc	r30, r30
    4fb2:	26 2d       	mov	r18, r6
    4fb4:	37 2d       	mov	r19, r7
    4fb6:	4e 2f       	mov	r20, r30
    4fb8:	5e 2f       	mov	r21, r30
    4fba:	6e 2f       	mov	r22, r30
    4fbc:	7e 2f       	mov	r23, r30
    4fbe:	8e 2f       	mov	r24, r30
    4fc0:	9e 2f       	mov	r25, r30
    4fc2:	02 e0       	ldi	r16, 0x02	; 2
    4fc4:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4fc8:	a2 2e       	mov	r10, r18
    4fca:	b3 2e       	mov	r11, r19
    4fcc:	c4 2e       	mov	r12, r20
    4fce:	d5 2e       	mov	r13, r21
    4fd0:	e6 2e       	mov	r14, r22
    4fd2:	f7 2e       	mov	r15, r23
    4fd4:	a8 2f       	mov	r26, r24
    4fd6:	19 2f       	mov	r17, r25
    4fd8:	05 e0       	ldi	r16, 0x05	; 5
    4fda:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4fde:	0a 2f       	mov	r16, r26
    4fe0:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    4fe4:	a6 2c       	mov	r10, r6
    4fe6:	b7 2c       	mov	r11, r7
    4fe8:	ce 2e       	mov	r12, r30
    4fea:	de 2e       	mov	r13, r30
    4fec:	ee 2e       	mov	r14, r30
    4fee:	fe 2e       	mov	r15, r30
    4ff0:	0e 2f       	mov	r16, r30
    4ff2:	1e 2f       	mov	r17, r30
    4ff4:	0e 94 b4 63 	call	0xc768	; 0xc768 <__adddi3>
    4ff8:	04 e0       	ldi	r16, 0x04	; 4
    4ffa:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    4ffe:	b0 90 51 20 	lds	r11, 0x2051	; 0x802051 <g_twi1_gyro_1_accel_facty+0x1>
    5002:	a0 90 50 20 	lds	r10, 0x2050	; 0x802050 <g_twi1_gyro_1_accel_facty>
    5006:	1b 2d       	mov	r17, r11
    5008:	11 0f       	add	r17, r17
    500a:	11 0b       	sbc	r17, r17
    500c:	c1 2e       	mov	r12, r17
    500e:	d1 2e       	mov	r13, r17
    5010:	e1 2e       	mov	r14, r17
    5012:	f1 2e       	mov	r15, r17
    5014:	01 2f       	mov	r16, r17
    5016:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    501a:	68 94       	set
    501c:	aa 24       	eor	r10, r10
    501e:	a4 f8       	bld	r10, 4
    5020:	0f 2e       	mov	r0, r31
    5022:	f7 e2       	ldi	r31, 0x27	; 39
    5024:	bf 2e       	mov	r11, r31
    5026:	f0 2d       	mov	r31, r0
    5028:	c1 2c       	mov	r12, r1
    502a:	d1 2c       	mov	r13, r1
    502c:	e1 2c       	mov	r14, r1
    502e:	f1 2c       	mov	r15, r1
    5030:	00 e0       	ldi	r16, 0x00	; 0
    5032:	10 e0       	ldi	r17, 0x00	; 0
    5034:	0e 94 b5 62 	call	0xc56a	; 0xc56a <__divdi3>
    5038:	0f e0       	ldi	r16, 0x0F	; 15
    503a:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    503e:	72 2e       	mov	r7, r18
    5040:	63 2e       	mov	r6, r19
    5042:	e8 2d       	mov	r30, r8
    5044:	ee 0f       	add	r30, r30
    5046:	ee 0b       	sbc	r30, r30
    5048:	25 2d       	mov	r18, r5
    504a:	38 2d       	mov	r19, r8
    504c:	4e 2f       	mov	r20, r30
    504e:	5e 2f       	mov	r21, r30
    5050:	6e 2f       	mov	r22, r30
    5052:	7e 2f       	mov	r23, r30
    5054:	8e 2f       	mov	r24, r30
    5056:	9e 2f       	mov	r25, r30
    5058:	02 e0       	ldi	r16, 0x02	; 2
    505a:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    505e:	a2 2e       	mov	r10, r18
    5060:	b3 2e       	mov	r11, r19
    5062:	c4 2e       	mov	r12, r20
    5064:	d5 2e       	mov	r13, r21
    5066:	e6 2e       	mov	r14, r22
    5068:	f7 2e       	mov	r15, r23
    506a:	a8 2f       	mov	r26, r24
    506c:	19 2f       	mov	r17, r25
    506e:	05 e0       	ldi	r16, 0x05	; 5
    5070:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    5074:	0a 2f       	mov	r16, r26
    5076:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    507a:	a5 2c       	mov	r10, r5
    507c:	b8 2c       	mov	r11, r8
    507e:	ce 2e       	mov	r12, r30
    5080:	de 2e       	mov	r13, r30
    5082:	ee 2e       	mov	r14, r30
    5084:	fe 2e       	mov	r15, r30
    5086:	0e 2f       	mov	r16, r30
    5088:	1e 2f       	mov	r17, r30
    508a:	0e 94 b4 63 	call	0xc768	; 0xc768 <__adddi3>
    508e:	04 e0       	ldi	r16, 0x04	; 4
    5090:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    5094:	b0 90 4f 20 	lds	r11, 0x204F	; 0x80204f <g_twi1_gyro_1_accel_factz+0x1>
    5098:	a0 90 4e 20 	lds	r10, 0x204E	; 0x80204e <g_twi1_gyro_1_accel_factz>
    509c:	1b 2d       	mov	r17, r11
    509e:	11 0f       	add	r17, r17
    50a0:	11 0b       	sbc	r17, r17
    50a2:	c1 2e       	mov	r12, r17
    50a4:	d1 2e       	mov	r13, r17
    50a6:	e1 2e       	mov	r14, r17
    50a8:	f1 2e       	mov	r15, r17
    50aa:	01 2f       	mov	r16, r17
    50ac:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    50b0:	68 94       	set
    50b2:	aa 24       	eor	r10, r10
    50b4:	a4 f8       	bld	r10, 4
    50b6:	0f 2e       	mov	r0, r31
    50b8:	f7 e2       	ldi	r31, 0x27	; 39
    50ba:	bf 2e       	mov	r11, r31
    50bc:	f0 2d       	mov	r31, r0
    50be:	c1 2c       	mov	r12, r1
    50c0:	d1 2c       	mov	r13, r1
    50c2:	e1 2c       	mov	r14, r1
    50c4:	f1 2c       	mov	r15, r1
    50c6:	00 e0       	ldi	r16, 0x00	; 0
    50c8:	10 e0       	ldi	r17, 0x00	; 0
    50ca:	0e 94 b5 62 	call	0xc56a	; 0xc56a <__divdi3>
    50ce:	0f e0       	ldi	r16, 0x0F	; 15
    50d0:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    50d4:	92 2f       	mov	r25, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    50d6:	2f b7       	in	r18, 0x3f	; 63
    50d8:	2f 83       	std	Y+7, r18	; 0x07
	cpu_irq_disable();
    50da:	f8 94       	cli
	return flags;
    50dc:	2f 81       	ldd	r18, Y+7	; 0x07
		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, g_twi1_gyro_1_accel_factx);
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, g_twi1_gyro_1_accel_facty);
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, g_twi1_gyro_1_accel_factz);

		flags = cpu_irq_save();
		g_twi1_gyro_1_accel_x_mg	= l_twi1_gyro_1_accel_x_mg;
    50de:	40 92 3c 26 	sts	0x263C, r4	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    50e2:	30 92 3d 26 	sts	0x263D, r3	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
		g_twi1_gyro_1_accel_y_mg	= l_twi1_gyro_1_accel_y_mg;
    50e6:	70 92 3a 26 	sts	0x263A, r7	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    50ea:	60 92 3b 26 	sts	0x263B, r6	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
		g_twi1_gyro_1_accel_z_mg	= l_twi1_gyro_1_accel_z_mg;
    50ee:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    50f2:	30 93 39 26 	sts	0x2639, r19	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    50f6:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    50f8:	8f b7       	in	r24, 0x3f	; 63
    50fa:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    50fc:	f8 94       	cli
	return flags;
    50fe:	9e 81       	ldd	r25, Y+6	; 0x06
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_1_gyro_x	= g_twi1_gyro_1_gyro_x;
    5100:	80 91 36 26 	lds	r24, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    5104:	30 91 37 26 	lds	r19, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		int16_t l_twi1_gyro_1_gyro_y	= g_twi1_gyro_1_gyro_y;
    5108:	40 90 34 26 	lds	r4, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    510c:	50 90 35 26 	lds	r5, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		int16_t l_twi1_gyro_1_gyro_z	= g_twi1_gyro_1_gyro_z;
    5110:	60 90 32 26 	lds	r6, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    5114:	70 90 33 26 	lds	r7, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5118:	9f bf       	out	0x3f, r25	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    511a:	9f b7       	in	r25, 0x3f	; 63
    511c:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_disable();
    511e:	f8 94       	cli
	return flags;
    5120:	8d 80       	ldd	r8, Y+5	; 0x05
		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);

		flags = cpu_irq_save();
		g_twi1_gyro_1_gyro_x_mdps	= l_twi1_gyro_1_gyro_x_mdps;
    5122:	28 2f       	mov	r18, r24
    5124:	93 2f       	mov	r25, r19
    5126:	99 0f       	add	r25, r25
    5128:	99 0b       	sbc	r25, r25
    512a:	0f 2e       	mov	r0, r31
    512c:	f0 e9       	ldi	r31, 0x90	; 144
    512e:	af 2e       	mov	r10, r31
    5130:	f0 2d       	mov	r31, r0
    5132:	0f 2e       	mov	r0, r31
    5134:	f0 ed       	ldi	r31, 0xD0	; 208
    5136:	bf 2e       	mov	r11, r31
    5138:	f0 2d       	mov	r31, r0
    513a:	0f 2e       	mov	r0, r31
    513c:	f3 e0       	ldi	r31, 0x03	; 3
    513e:	cf 2e       	mov	r12, r31
    5140:	f0 2d       	mov	r31, r0
    5142:	00 e0       	ldi	r16, 0x00	; 0
    5144:	49 2f       	mov	r20, r25
    5146:	59 2f       	mov	r21, r25
    5148:	69 2f       	mov	r22, r25
    514a:	79 2f       	mov	r23, r25
    514c:	89 2f       	mov	r24, r25
    514e:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    5152:	0f e0       	ldi	r16, 0x0F	; 15
    5154:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    5158:	20 93 2e 26 	sts	0x262E, r18	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    515c:	30 93 2f 26 	sts	0x262F, r19	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5160:	40 93 30 26 	sts	0x2630, r20	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5164:	50 93 31 26 	sts	0x2631, r21	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
		g_twi1_gyro_1_gyro_y_mdps	= l_twi1_gyro_1_gyro_y_mdps;
    5168:	24 2d       	mov	r18, r4
    516a:	95 2d       	mov	r25, r5
    516c:	99 0f       	add	r25, r25
    516e:	99 0b       	sbc	r25, r25
    5170:	00 e0       	ldi	r16, 0x00	; 0
    5172:	35 2d       	mov	r19, r5
    5174:	49 2f       	mov	r20, r25
    5176:	59 2f       	mov	r21, r25
    5178:	69 2f       	mov	r22, r25
    517a:	79 2f       	mov	r23, r25
    517c:	89 2f       	mov	r24, r25
    517e:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    5182:	0f e0       	ldi	r16, 0x0F	; 15
    5184:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    5188:	20 93 2a 26 	sts	0x262A, r18	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    518c:	30 93 2b 26 	sts	0x262B, r19	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    5190:	40 93 2c 26 	sts	0x262C, r20	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    5194:	50 93 2d 26 	sts	0x262D, r21	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
		g_twi1_gyro_1_gyro_z_mdps	= l_twi1_gyro_1_gyro_z_mdps;
    5198:	26 2d       	mov	r18, r6
    519a:	97 2d       	mov	r25, r7
    519c:	99 0f       	add	r25, r25
    519e:	99 0b       	sbc	r25, r25
    51a0:	00 e0       	ldi	r16, 0x00	; 0
    51a2:	37 2d       	mov	r19, r7
    51a4:	49 2f       	mov	r20, r25
    51a6:	59 2f       	mov	r21, r25
    51a8:	69 2f       	mov	r22, r25
    51aa:	79 2f       	mov	r23, r25
    51ac:	89 2f       	mov	r24, r25
    51ae:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    51b2:	0f e0       	ldi	r16, 0x0F	; 15
    51b4:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    51b8:	20 93 26 26 	sts	0x2626, r18	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    51bc:	30 93 27 26 	sts	0x2627, r19	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    51c0:	40 93 28 26 	sts	0x2628, r20	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    51c4:	50 93 29 26 	sts	0x2629, r21	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    51c8:	8f be       	out	0x3f, r8	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    51ca:	8f b7       	in	r24, 0x3f	; 63
    51cc:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    51ce:	f8 94       	cli
	return flags;
    51d0:	8c 81       	ldd	r24, Y+4	; 0x04
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_2_mag_x		= g_twi1_gyro_2_mag_x;
    51d2:	20 91 20 26 	lds	r18, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    51d6:	30 91 21 26 	lds	r19, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		int16_t l_twi1_gyro_2_mag_y		= g_twi1_gyro_2_mag_y;
    51da:	e0 90 1e 26 	lds	r14, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    51de:	f0 90 1f 26 	lds	r15, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
    51e2:	a0 90 1c 26 	lds	r10, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    51e6:	b0 90 1d 26 	lds	r11, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
    51ea:	00 91 48 26 	lds	r16, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    51ee:	10 91 49 26 	lds	r17, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    51f2:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
    51f4:	a0 91 40 20 	lds	r26, 0x2040	; 0x802040 <g_twi1_gyro_2_mag_factx>
    51f8:	b0 91 41 20 	lds	r27, 0x2041	; 0x802041 <g_twi1_gyro_2_mag_factx+0x1>
    51fc:	e0 91 24 26 	lds	r30, 0x2624	; 0x802624 <g_twi1_gyro_2_asax>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    5200:	33 23       	and	r19, r19
    5202:	2c f1       	brlt	.+74     	; 0x524e <task_twi1_onboard+0x424>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5204:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    5208:	9b 01       	movw	r18, r22
    520a:	ac 01       	movw	r20, r24
    520c:	8e 2f       	mov	r24, r30
    520e:	ee 0f       	add	r30, r30
    5210:	99 0b       	sbc	r25, r25
    5212:	aa 0b       	sbc	r26, r26
    5214:	bb 0b       	sbc	r27, r27
    5216:	bc 01       	movw	r22, r24
    5218:	cd 01       	movw	r24, r26
    521a:	60 58       	subi	r22, 0x80	; 128
    521c:	7f 4f       	sbci	r23, 0xFF	; 255
    521e:	8f 4f       	sbci	r24, 0xFF	; 255
    5220:	9f 4f       	sbci	r25, 0xFF	; 255
    5222:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    5226:	2a e0       	ldi	r18, 0x0A	; 10
    5228:	30 e0       	ldi	r19, 0x00	; 0
    522a:	40 e0       	ldi	r20, 0x00	; 0
    522c:	50 e0       	ldi	r21, 0x00	; 0
    522e:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    5232:	29 01       	movw	r4, r18
    5234:	3a 01       	movw	r6, r20
    5236:	60 e8       	ldi	r22, 0x80	; 128
    5238:	46 0e       	add	r4, r22
    523a:	51 1c       	adc	r5, r1
    523c:	61 1c       	adc	r6, r1
    523e:	71 1c       	adc	r7, r1
    5240:	45 2c       	mov	r4, r5
    5242:	56 2c       	mov	r5, r6
    5244:	67 2c       	mov	r6, r7
    5246:	77 24       	eor	r7, r7
    5248:	67 fc       	sbrc	r6, 7
    524a:	7a 94       	dec	r7
    524c:	24 c0       	rjmp	.+72     	; 0x5296 <task_twi1_onboard+0x46c>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    524e:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    5252:	9b 01       	movw	r18, r22
    5254:	ac 01       	movw	r20, r24
    5256:	8e 2f       	mov	r24, r30
    5258:	ee 0f       	add	r30, r30
    525a:	99 0b       	sbc	r25, r25
    525c:	aa 0b       	sbc	r26, r26
    525e:	bb 0b       	sbc	r27, r27
    5260:	bc 01       	movw	r22, r24
    5262:	cd 01       	movw	r24, r26
    5264:	60 58       	subi	r22, 0x80	; 128
    5266:	7f 4f       	sbci	r23, 0xFF	; 255
    5268:	8f 4f       	sbci	r24, 0xFF	; 255
    526a:	9f 4f       	sbci	r25, 0xFF	; 255
    526c:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    5270:	2a e0       	ldi	r18, 0x0A	; 10
    5272:	30 e0       	ldi	r19, 0x00	; 0
    5274:	40 e0       	ldi	r20, 0x00	; 0
    5276:	50 e0       	ldi	r21, 0x00	; 0
    5278:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    527c:	29 01       	movw	r4, r18
    527e:	3a 01       	movw	r6, r20
    5280:	70 e8       	ldi	r23, 0x80	; 128
    5282:	47 1a       	sub	r4, r23
    5284:	51 08       	sbc	r5, r1
    5286:	61 08       	sbc	r6, r1
    5288:	71 08       	sbc	r7, r1
    528a:	45 2c       	mov	r4, r5
    528c:	56 2c       	mov	r5, r6
    528e:	67 2c       	mov	r6, r7
    5290:	77 24       	eor	r7, r7
    5292:	67 fc       	sbrc	r6, 7
    5294:	7a 94       	dec	r7
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
    5296:	a0 91 3e 20 	lds	r26, 0x203E	; 0x80203e <g_twi1_gyro_2_mag_facty>
    529a:	b0 91 3f 20 	lds	r27, 0x203F	; 0x80203f <g_twi1_gyro_2_mag_facty+0x1>
    529e:	e0 91 23 26 	lds	r30, 0x2623	; 0x802623 <g_twi1_gyro_2_asay>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    52a2:	ff 20       	and	r15, r15
    52a4:	34 f1       	brlt	.+76     	; 0x52f2 <task_twi1_onboard+0x4c8>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    52a6:	97 01       	movw	r18, r14
    52a8:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    52ac:	9b 01       	movw	r18, r22
    52ae:	ac 01       	movw	r20, r24
    52b0:	8e 2f       	mov	r24, r30
    52b2:	ee 0f       	add	r30, r30
    52b4:	99 0b       	sbc	r25, r25
    52b6:	aa 0b       	sbc	r26, r26
    52b8:	bb 0b       	sbc	r27, r27
    52ba:	bc 01       	movw	r22, r24
    52bc:	cd 01       	movw	r24, r26
    52be:	60 58       	subi	r22, 0x80	; 128
    52c0:	7f 4f       	sbci	r23, 0xFF	; 255
    52c2:	8f 4f       	sbci	r24, 0xFF	; 255
    52c4:	9f 4f       	sbci	r25, 0xFF	; 255
    52c6:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    52ca:	2a e0       	ldi	r18, 0x0A	; 10
    52cc:	30 e0       	ldi	r19, 0x00	; 0
    52ce:	40 e0       	ldi	r20, 0x00	; 0
    52d0:	50 e0       	ldi	r21, 0x00	; 0
    52d2:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    52d6:	69 01       	movw	r12, r18
    52d8:	7a 01       	movw	r14, r20
    52da:	80 e8       	ldi	r24, 0x80	; 128
    52dc:	c8 0e       	add	r12, r24
    52de:	d1 1c       	adc	r13, r1
    52e0:	e1 1c       	adc	r14, r1
    52e2:	f1 1c       	adc	r15, r1
    52e4:	cd 2c       	mov	r12, r13
    52e6:	de 2c       	mov	r13, r14
    52e8:	ef 2c       	mov	r14, r15
    52ea:	ff 24       	eor	r15, r15
    52ec:	e7 fc       	sbrc	r14, 7
    52ee:	fa 94       	dec	r15
    52f0:	25 c0       	rjmp	.+74     	; 0x533c <task_twi1_onboard+0x512>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    52f2:	97 01       	movw	r18, r14
    52f4:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    52f8:	9b 01       	movw	r18, r22
    52fa:	ac 01       	movw	r20, r24
    52fc:	8e 2f       	mov	r24, r30
    52fe:	ee 0f       	add	r30, r30
    5300:	99 0b       	sbc	r25, r25
    5302:	aa 0b       	sbc	r26, r26
    5304:	bb 0b       	sbc	r27, r27
    5306:	bc 01       	movw	r22, r24
    5308:	cd 01       	movw	r24, r26
    530a:	60 58       	subi	r22, 0x80	; 128
    530c:	7f 4f       	sbci	r23, 0xFF	; 255
    530e:	8f 4f       	sbci	r24, 0xFF	; 255
    5310:	9f 4f       	sbci	r25, 0xFF	; 255
    5312:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    5316:	2a e0       	ldi	r18, 0x0A	; 10
    5318:	30 e0       	ldi	r19, 0x00	; 0
    531a:	40 e0       	ldi	r20, 0x00	; 0
    531c:	50 e0       	ldi	r21, 0x00	; 0
    531e:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    5322:	69 01       	movw	r12, r18
    5324:	7a 01       	movw	r14, r20
    5326:	90 e8       	ldi	r25, 0x80	; 128
    5328:	c9 1a       	sub	r12, r25
    532a:	d1 08       	sbc	r13, r1
    532c:	e1 08       	sbc	r14, r1
    532e:	f1 08       	sbc	r15, r1
    5330:	cd 2c       	mov	r12, r13
    5332:	de 2c       	mov	r13, r14
    5334:	ef 2c       	mov	r14, r15
    5336:	ff 24       	eor	r15, r15
    5338:	e7 fc       	sbrc	r14, 7
    533a:	fa 94       	dec	r15
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
    533c:	a0 91 3c 20 	lds	r26, 0x203C	; 0x80203c <g_twi1_gyro_2_mag_factz>
    5340:	b0 91 3d 20 	lds	r27, 0x203D	; 0x80203d <g_twi1_gyro_2_mag_factz+0x1>
    5344:	e0 91 22 26 	lds	r30, 0x2622	; 0x802622 <g_twi1_gyro_2_asaz>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    5348:	bb 20       	and	r11, r11
    534a:	2c f1       	brlt	.+74     	; 0x5396 <task_twi1_onboard+0x56c>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    534c:	95 01       	movw	r18, r10
    534e:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    5352:	9b 01       	movw	r18, r22
    5354:	ac 01       	movw	r20, r24
    5356:	8e 2f       	mov	r24, r30
    5358:	ee 0f       	add	r30, r30
    535a:	99 0b       	sbc	r25, r25
    535c:	aa 0b       	sbc	r26, r26
    535e:	bb 0b       	sbc	r27, r27
    5360:	bc 01       	movw	r22, r24
    5362:	cd 01       	movw	r24, r26
    5364:	60 58       	subi	r22, 0x80	; 128
    5366:	7f 4f       	sbci	r23, 0xFF	; 255
    5368:	8f 4f       	sbci	r24, 0xFF	; 255
    536a:	9f 4f       	sbci	r25, 0xFF	; 255
    536c:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    5370:	2a e0       	ldi	r18, 0x0A	; 10
    5372:	30 e0       	ldi	r19, 0x00	; 0
    5374:	40 e0       	ldi	r20, 0x00	; 0
    5376:	50 e0       	ldi	r21, 0x00	; 0
    5378:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    537c:	da 01       	movw	r26, r20
    537e:	c9 01       	movw	r24, r18
    5380:	80 58       	subi	r24, 0x80	; 128
    5382:	9f 4f       	sbci	r25, 0xFF	; 255
    5384:	af 4f       	sbci	r26, 0xFF	; 255
    5386:	bf 4f       	sbci	r27, 0xFF	; 255
    5388:	89 2e       	mov	r8, r25
    538a:	9a 2e       	mov	r9, r26
    538c:	ab 2e       	mov	r10, r27
    538e:	bb 24       	eor	r11, r11
    5390:	a7 fc       	sbrc	r10, 7
    5392:	ba 94       	dec	r11
    5394:	24 c0       	rjmp	.+72     	; 0x53de <task_twi1_onboard+0x5b4>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    5396:	95 01       	movw	r18, r10
    5398:	0e 94 3d 62 	call	0xc47a	; 0xc47a <__mulhisi3>
    539c:	9b 01       	movw	r18, r22
    539e:	ac 01       	movw	r20, r24
    53a0:	8e 2f       	mov	r24, r30
    53a2:	ee 0f       	add	r30, r30
    53a4:	99 0b       	sbc	r25, r25
    53a6:	aa 0b       	sbc	r26, r26
    53a8:	bb 0b       	sbc	r27, r27
    53aa:	bc 01       	movw	r22, r24
    53ac:	cd 01       	movw	r24, r26
    53ae:	60 58       	subi	r22, 0x80	; 128
    53b0:	7f 4f       	sbci	r23, 0xFF	; 255
    53b2:	8f 4f       	sbci	r24, 0xFF	; 255
    53b4:	9f 4f       	sbci	r25, 0xFF	; 255
    53b6:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    53ba:	2a e0       	ldi	r18, 0x0A	; 10
    53bc:	30 e0       	ldi	r19, 0x00	; 0
    53be:	40 e0       	ldi	r20, 0x00	; 0
    53c0:	50 e0       	ldi	r21, 0x00	; 0
    53c2:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    53c6:	da 01       	movw	r26, r20
    53c8:	c9 01       	movw	r24, r18
    53ca:	80 58       	subi	r24, 0x80	; 128
    53cc:	91 09       	sbc	r25, r1
    53ce:	a1 09       	sbc	r26, r1
    53d0:	b1 09       	sbc	r27, r1
    53d2:	89 2e       	mov	r8, r25
    53d4:	9a 2e       	mov	r9, r26
    53d6:	ab 2e       	mov	r10, r27
    53d8:	bb 24       	eor	r11, r11
    53da:	a7 fc       	sbrc	r10, 7
    53dc:	ba 94       	dec	r11
}

inline
static int16_t calc_gyro1_temp_raw2C100(int16_t raw)
{
	return (int16_t) (((100L * (int32_t)(raw - g_twi1_gyro_1_temp_RTofs)) / (int32_t)g_twi1_gyro_1_temp_sens) + 2100);
    53de:	80 91 46 26 	lds	r24, 0x2646	; 0x802646 <g_twi1_gyro_1_temp_RTofs>
    53e2:	90 91 47 26 	lds	r25, 0x2647	; 0x802647 <g_twi1_gyro_1_temp_RTofs+0x1>
    53e6:	d8 01       	movw	r26, r16
    53e8:	a8 1b       	sub	r26, r24
    53ea:	b9 0b       	sbc	r27, r25
    53ec:	24 e6       	ldi	r18, 0x64	; 100
    53ee:	30 e0       	ldi	r19, 0x00	; 0
    53f0:	0e 94 52 62 	call	0xc4a4	; 0xc4a4 <__usmulhisi3>
    53f4:	20 91 5a 20 	lds	r18, 0x205A	; 0x80205a <g_twi1_gyro_1_temp_sens>
    53f8:	30 91 5b 20 	lds	r19, 0x205B	; 0x80205b <g_twi1_gyro_1_temp_sens+0x1>
    53fc:	03 2e       	mov	r0, r19
    53fe:	00 0c       	add	r0, r0
    5400:	44 0b       	sbc	r20, r20
    5402:	55 0b       	sbc	r21, r21
    5404:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    5408:	2c 5c       	subi	r18, 0xCC	; 204
    540a:	37 4f       	sbci	r19, 0xF7	; 247

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    540c:	8f b7       	in	r24, 0x3f	; 63
    540e:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    5410:	f8 94       	cli
	return flags;
    5412:	8b 81       	ldd	r24, Y+3	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);

		flags = cpu_irq_save();
		g_twi1_gyro_2_mag_x_nT		= l_twi1_gyro_2_mag_x_nT;
    5414:	40 92 18 26 	sts	0x2618, r4	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    5418:	50 92 19 26 	sts	0x2619, r5	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    541c:	60 92 1a 26 	sts	0x261A, r6	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    5420:	70 92 1b 26 	sts	0x261B, r7	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
		g_twi1_gyro_2_mag_y_nT		= l_twi1_gyro_2_mag_y_nT;
    5424:	c0 92 14 26 	sts	0x2614, r12	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    5428:	d0 92 15 26 	sts	0x2615, r13	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    542c:	e0 92 16 26 	sts	0x2616, r14	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    5430:	f0 92 17 26 	sts	0x2617, r15	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
		g_twi1_gyro_2_mag_z_nT		= l_twi1_gyro_2_mag_z_nT;
    5434:	80 92 10 26 	sts	0x2610, r8	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    5438:	90 92 11 26 	sts	0x2611, r9	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    543c:	a0 92 12 26 	sts	0x2612, r10	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    5440:	b0 92 13 26 	sts	0x2613, r11	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
		g_twi1_gyro_1_temp_deg_100	= l_twi1_gyro_1_temp_deg_100;
    5444:	20 93 44 26 	sts	0x2644, r18	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    5448:	30 93 45 26 	sts	0x2645, r19	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    544c:	8f bf       	out	0x3f, r24	; 63

	if (l_twi1_gyro_valid) {
		task_twi1_gyro(now);
	}

	if (l_twi1_baro_valid) {
    544e:	22 20       	and	r2, r2
    5450:	09 f4       	brne	.+2      	; 0x5454 <task_twi1_onboard+0x62a>
    5452:	25 c2       	rjmp	.+1098   	; 0x589e <task_twi1_onboard+0xa74>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5454:	8f b7       	in	r24, 0x3f	; 63
    5456:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    5458:	f8 94       	cli
	return flags;
    545a:	8a 81       	ldd	r24, Y+2	; 0x02
{	// Calculations for the presentation layer
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	irqflags_t flags = cpu_irq_save();
	uint32_t l_twi1_baro_d1 = g_twi1_baro_d1;
    545c:	20 91 f9 25 	lds	r18, 0x25F9	; 0x8025f9 <g_twi1_baro_d1>
    5460:	30 91 fa 25 	lds	r19, 0x25FA	; 0x8025fa <g_twi1_baro_d1+0x1>
    5464:	40 91 fb 25 	lds	r20, 0x25FB	; 0x8025fb <g_twi1_baro_d1+0x2>
    5468:	50 91 fc 25 	lds	r21, 0x25FC	; 0x8025fc <g_twi1_baro_d1+0x3>
    546c:	29 a3       	std	Y+33, r18	; 0x21
    546e:	3a a3       	std	Y+34, r19	; 0x22
    5470:	4b a3       	std	Y+35, r20	; 0x23
    5472:	5c a3       	std	Y+36, r21	; 0x24
	uint32_t l_twi1_baro_d2 = g_twi1_baro_d2;
    5474:	40 91 f5 25 	lds	r20, 0x25F5	; 0x8025f5 <g_twi1_baro_d2>
    5478:	50 91 f6 25 	lds	r21, 0x25F6	; 0x8025f6 <g_twi1_baro_d2+0x1>
    547c:	60 91 f7 25 	lds	r22, 0x25F7	; 0x8025f7 <g_twi1_baro_d2+0x2>
    5480:	70 91 f8 25 	lds	r23, 0x25F8	; 0x8025f8 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5484:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
    5486:	89 a1       	ldd	r24, Y+33	; 0x21
    5488:	9a a1       	ldd	r25, Y+34	; 0x22
    548a:	ab a1       	ldd	r26, Y+35	; 0x23
    548c:	bc a1       	ldd	r27, Y+36	; 0x24
    548e:	89 2b       	or	r24, r25
    5490:	8a 2b       	or	r24, r26
    5492:	8b 2b       	or	r24, r27
    5494:	31 f4       	brne	.+12     	; 0x54a2 <task_twi1_onboard+0x678>
    5496:	41 15       	cp	r20, r1
    5498:	51 05       	cpc	r21, r1
    549a:	61 05       	cpc	r22, r1
    549c:	71 05       	cpc	r23, r1
    549e:	09 f4       	brne	.+2      	; 0x54a2 <task_twi1_onboard+0x678>
    54a0:	fe c1       	rjmp	.+1020   	; 0x589e <task_twi1_onboard+0xa74>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
    54a2:	0f 2e       	mov	r0, r31
    54a4:	fd ef       	ldi	r31, 0xFD	; 253
    54a6:	2f 2e       	mov	r2, r31
    54a8:	f5 e2       	ldi	r31, 0x25	; 37
    54aa:	3f 2e       	mov	r3, r31
    54ac:	f0 2d       	mov	r31, r0
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
    54ae:	d1 01       	movw	r26, r2
    54b0:	1a 96       	adiw	r26, 0x0a	; 10
    54b2:	8d 91       	ld	r24, X+
    54b4:	9c 91       	ld	r25, X
    54b6:	1b 97       	sbiw	r26, 0x0b	; 11
    54b8:	a0 e0       	ldi	r26, 0x00	; 0
    54ba:	b0 e0       	ldi	r27, 0x00	; 0
    54bc:	ba 2f       	mov	r27, r26
    54be:	a9 2f       	mov	r26, r25
    54c0:	98 2f       	mov	r25, r24
    54c2:	88 27       	eor	r24, r24
    54c4:	2a 01       	movw	r4, r20
    54c6:	3b 01       	movw	r6, r22
    54c8:	48 1a       	sub	r4, r24
    54ca:	59 0a       	sbc	r5, r25
    54cc:	6a 0a       	sbc	r6, r26
    54ce:	7b 0a       	sbc	r7, r27
    54d0:	a3 01       	movw	r20, r6
    54d2:	92 01       	movw	r18, r4
    54d4:	55 0f       	add	r21, r21
    54d6:	22 0b       	sbc	r18, r18
    54d8:	32 2f       	mov	r19, r18
    54da:	a9 01       	movw	r20, r18
    54dc:	2d 87       	std	Y+13, r18	; 0x0d
    54de:	3e 87       	std	Y+14, r19	; 0x0e
    54e0:	4f 87       	std	Y+15, r20	; 0x0f
    54e2:	58 8b       	std	Y+16, r21	; 0x10
    54e4:	d1 01       	movw	r26, r2
    54e6:	1c 96       	adiw	r26, 0x0c	; 12
    54e8:	4d 91       	ld	r20, X+
    54ea:	5c 91       	ld	r21, X
    54ec:	1d 97       	sbiw	r26, 0x0d	; 13
    54ee:	a4 2c       	mov	r10, r4
    54f0:	b5 2c       	mov	r11, r5
    54f2:	c6 2c       	mov	r12, r6
    54f4:	d7 2c       	mov	r13, r7
    54f6:	ed 84       	ldd	r14, Y+13	; 0x0d
    54f8:	fe 2c       	mov	r15, r14
    54fa:	0e 2d       	mov	r16, r14
    54fc:	1e 2d       	mov	r17, r14
    54fe:	24 2f       	mov	r18, r20
    5500:	35 2f       	mov	r19, r21
    5502:	40 e0       	ldi	r20, 0x00	; 0
    5504:	50 e0       	ldi	r21, 0x00	; 0
    5506:	60 e0       	ldi	r22, 0x00	; 0
    5508:	70 e0       	ldi	r23, 0x00	; 0
    550a:	80 e0       	ldi	r24, 0x00	; 0
    550c:	90 e0       	ldi	r25, 0x00	; 0
    550e:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    5512:	07 e1       	ldi	r16, 0x17	; 23
    5514:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    5518:	2d 8b       	std	Y+21, r18	; 0x15
    551a:	3e 8b       	std	Y+22, r19	; 0x16
    551c:	4f 8b       	std	Y+23, r20	; 0x17
    551e:	58 8f       	std	Y+24, r21	; 0x18
    5520:	2d 89       	ldd	r18, Y+21	; 0x15
    5522:	3e 89       	ldd	r19, Y+22	; 0x16
    5524:	4f 89       	ldd	r20, Y+23	; 0x17
    5526:	58 8d       	ldd	r21, Y+24	; 0x18
    5528:	2d a7       	std	Y+45, r18	; 0x2d
    552a:	3e a7       	std	Y+46, r19	; 0x2e
    552c:	4f a7       	std	Y+47, r20	; 0x2f
    552e:	58 ab       	std	Y+48, r21	; 0x30
		int32_t temp = temp_p20 + 2000L;
    5530:	ba 01       	movw	r22, r20
    5532:	a9 01       	movw	r20, r18
    5534:	40 53       	subi	r20, 0x30	; 48
    5536:	58 4f       	sbci	r21, 0xF8	; 248
    5538:	6f 4f       	sbci	r22, 0xFF	; 255
    553a:	7f 4f       	sbci	r23, 0xFF	; 255
    553c:	4d 8f       	std	Y+29, r20	; 0x1d
    553e:	5e 8f       	std	Y+30, r21	; 0x1e
    5540:	6f 8f       	std	Y+31, r22	; 0x1f
    5542:	78 a3       	std	Y+32, r23	; 0x20
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
    5544:	d1 01       	movw	r26, r2
    5546:	18 96       	adiw	r26, 0x08	; 8
    5548:	4d 91       	ld	r20, X+
    554a:	5c 91       	ld	r21, X
    554c:	19 97       	sbiw	r26, 0x09	; 9
    554e:	fe 2c       	mov	r15, r14
    5550:	0e 2d       	mov	r16, r14
    5552:	24 2f       	mov	r18, r20
    5554:	35 2f       	mov	r19, r21
    5556:	40 e0       	ldi	r20, 0x00	; 0
    5558:	50 e0       	ldi	r21, 0x00	; 0
    555a:	60 e0       	ldi	r22, 0x00	; 0
    555c:	70 e0       	ldi	r23, 0x00	; 0
    555e:	80 e0       	ldi	r24, 0x00	; 0
    5560:	90 e0       	ldi	r25, 0x00	; 0
    5562:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    5566:	06 e0       	ldi	r16, 0x06	; 6
    5568:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    556c:	29 8f       	std	Y+25, r18	; 0x19
    556e:	3a 8f       	std	Y+26, r19	; 0x1a
    5570:	84 2e       	mov	r8, r20
    5572:	95 2e       	mov	r9, r21
    5574:	b6 2f       	mov	r27, r22
    5576:	a7 2f       	mov	r26, r23
    5578:	8b 8f       	std	Y+27, r24	; 0x1b
    557a:	9c 8f       	std	Y+28, r25	; 0x1c
    557c:	f1 01       	movw	r30, r2
    557e:	a4 80       	ldd	r10, Z+4	; 0x04
    5580:	b5 80       	ldd	r11, Z+5	; 0x05
    5582:	2a 2d       	mov	r18, r10
    5584:	3b 2d       	mov	r19, r11
    5586:	40 e0       	ldi	r20, 0x00	; 0
    5588:	50 e0       	ldi	r21, 0x00	; 0
    558a:	60 e0       	ldi	r22, 0x00	; 0
    558c:	70 e0       	ldi	r23, 0x00	; 0
    558e:	80 e0       	ldi	r24, 0x00	; 0
    5590:	90 e0       	ldi	r25, 0x00	; 0
    5592:	01 e1       	ldi	r16, 0x11	; 17
    5594:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    5598:	a2 2e       	mov	r10, r18
    559a:	b3 2e       	mov	r11, r19
    559c:	c4 2e       	mov	r12, r20
    559e:	d5 2e       	mov	r13, r21
    55a0:	e6 2e       	mov	r14, r22
    55a2:	f7 2e       	mov	r15, r23
    55a4:	08 2f       	mov	r16, r24
    55a6:	19 2f       	mov	r17, r25
    55a8:	29 8d       	ldd	r18, Y+25	; 0x19
    55aa:	3a 8d       	ldd	r19, Y+26	; 0x1a
    55ac:	48 2d       	mov	r20, r8
    55ae:	59 2d       	mov	r21, r9
    55b0:	6b 2f       	mov	r22, r27
    55b2:	7a 2f       	mov	r23, r26
    55b4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    55b6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    55b8:	0e 94 b4 63 	call	0xc768	; 0xc768 <__adddi3>
    55bc:	29 8f       	std	Y+25, r18	; 0x19
    55be:	3a 8f       	std	Y+26, r19	; 0x1a
    55c0:	4d a3       	std	Y+37, r20	; 0x25
    55c2:	5e a3       	std	Y+38, r21	; 0x26
    55c4:	6f a3       	std	Y+39, r22	; 0x27
    55c6:	78 a7       	std	Y+40, r23	; 0x28
    55c8:	89 a7       	std	Y+41, r24	; 0x29
    55ca:	9a a7       	std	Y+42, r25	; 0x2a
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
    55cc:	46 81       	ldd	r20, Z+6	; 0x06
    55ce:	57 81       	ldd	r21, Z+7	; 0x07
    55d0:	a4 2c       	mov	r10, r4
    55d2:	b5 2c       	mov	r11, r5
    55d4:	c6 2c       	mov	r12, r6
    55d6:	d7 2c       	mov	r13, r7
    55d8:	ed 84       	ldd	r14, Y+13	; 0x0d
    55da:	fe 2c       	mov	r15, r14
    55dc:	0e 2d       	mov	r16, r14
    55de:	1e 2d       	mov	r17, r14
    55e0:	24 2f       	mov	r18, r20
    55e2:	35 2f       	mov	r19, r21
    55e4:	40 e0       	ldi	r20, 0x00	; 0
    55e6:	50 e0       	ldi	r21, 0x00	; 0
    55e8:	60 e0       	ldi	r22, 0x00	; 0
    55ea:	70 e0       	ldi	r23, 0x00	; 0
    55ec:	80 e0       	ldi	r24, 0x00	; 0
    55ee:	90 e0       	ldi	r25, 0x00	; 0
    55f0:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    55f4:	07 e0       	ldi	r16, 0x07	; 7
    55f6:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    55fa:	2b 8f       	std	Y+27, r18	; 0x1b
    55fc:	3c 8f       	std	Y+28, r19	; 0x1c
    55fe:	84 2e       	mov	r8, r20
    5600:	95 2e       	mov	r9, r21
    5602:	b6 2f       	mov	r27, r22
    5604:	a7 2f       	mov	r26, r23
    5606:	8b a7       	std	Y+43, r24	; 0x2b
    5608:	9c a7       	std	Y+44, r25	; 0x2c
    560a:	f1 01       	movw	r30, r2
    560c:	a2 80       	ldd	r10, Z+2	; 0x02
    560e:	b3 80       	ldd	r11, Z+3	; 0x03
    5610:	2a 2d       	mov	r18, r10
    5612:	3b 2d       	mov	r19, r11
    5614:	40 e0       	ldi	r20, 0x00	; 0
    5616:	50 e0       	ldi	r21, 0x00	; 0
    5618:	60 e0       	ldi	r22, 0x00	; 0
    561a:	70 e0       	ldi	r23, 0x00	; 0
    561c:	80 e0       	ldi	r24, 0x00	; 0
    561e:	90 e0       	ldi	r25, 0x00	; 0
    5620:	00 e1       	ldi	r16, 0x10	; 16
    5622:	0e 94 7d 63 	call	0xc6fa	; 0xc6fa <__ashldi3>
    5626:	a2 2e       	mov	r10, r18
    5628:	b3 2e       	mov	r11, r19
    562a:	c4 2e       	mov	r12, r20
    562c:	d5 2e       	mov	r13, r21
    562e:	e6 2e       	mov	r14, r22
    5630:	f7 2e       	mov	r15, r23
    5632:	08 2f       	mov	r16, r24
    5634:	19 2f       	mov	r17, r25
    5636:	2b 8d       	ldd	r18, Y+27	; 0x1b
    5638:	3c 8d       	ldd	r19, Y+28	; 0x1c
    563a:	48 2d       	mov	r20, r8
    563c:	59 2d       	mov	r21, r9
    563e:	6b 2f       	mov	r22, r27
    5640:	7a 2f       	mov	r23, r26
    5642:	8b a5       	ldd	r24, Y+43	; 0x2b
    5644:	9c a5       	ldd	r25, Y+44	; 0x2c
    5646:	0e 94 b4 63 	call	0xc768	; 0xc768 <__adddi3>
    564a:	32 2e       	mov	r3, r18
    564c:	23 2e       	mov	r2, r19
    564e:	4b 8f       	std	Y+27, r20	; 0x1b
    5650:	5c 8f       	std	Y+28, r21	; 0x1c
    5652:	6b a7       	std	Y+43, r22	; 0x2b
    5654:	7c a7       	std	Y+44, r23	; 0x2c
    5656:	98 2e       	mov	r9, r24
    5658:	89 2e       	mov	r8, r25

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
    565a:	2d 8d       	ldd	r18, Y+29	; 0x1d
    565c:	3e 8d       	ldd	r19, Y+30	; 0x1e
    565e:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5660:	58 a1       	ldd	r21, Y+32	; 0x20
    5662:	20 3d       	cpi	r18, 0xD0	; 208
    5664:	37 40       	sbci	r19, 0x07	; 7
    5666:	41 05       	cpc	r20, r1
    5668:	51 05       	cpc	r21, r1
    566a:	0c f0       	brlt	.+2      	; 0x566e <task_twi1_onboard+0x844>
    566c:	d0 c0       	rjmp	.+416    	; 0x580e <task_twi1_onboard+0x9e4>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
    566e:	a4 2c       	mov	r10, r4
    5670:	b5 2c       	mov	r11, r5
    5672:	c6 2c       	mov	r12, r6
    5674:	d7 2c       	mov	r13, r7
    5676:	ed 84       	ldd	r14, Y+13	; 0x0d
    5678:	fe 2c       	mov	r15, r14
    567a:	0e 2d       	mov	r16, r14
    567c:	1e 2d       	mov	r17, r14
    567e:	24 2d       	mov	r18, r4
    5680:	35 2d       	mov	r19, r5
    5682:	46 2d       	mov	r20, r6
    5684:	57 2d       	mov	r21, r7
    5686:	60 2f       	mov	r22, r16
    5688:	70 2f       	mov	r23, r16
    568a:	80 2f       	mov	r24, r16
    568c:	9e 2d       	mov	r25, r14
    568e:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    5692:	0f e1       	ldi	r16, 0x1F	; 31
    5694:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    5698:	2d 87       	std	Y+13, r18	; 0x0d
    569a:	3e 87       	std	Y+14, r19	; 0x0e
    569c:	4f 87       	std	Y+15, r20	; 0x0f
    569e:	58 8b       	std	Y+16, r21	; 0x10
			int32_t temp_p20_2 = temp_p20 * temp_p20;
    56a0:	2d 89       	ldd	r18, Y+21	; 0x15
    56a2:	3e 89       	ldd	r19, Y+22	; 0x16
    56a4:	4f 89       	ldd	r20, Y+23	; 0x17
    56a6:	58 8d       	ldd	r21, Y+24	; 0x18
    56a8:	ca 01       	movw	r24, r20
    56aa:	b9 01       	movw	r22, r18
    56ac:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    56b0:	2b 01       	movw	r4, r22
    56b2:	3c 01       	movw	r6, r24
			int32_t off2 = (61 * temp_p20_2) >> 4;
    56b4:	ad e3       	ldi	r26, 0x3D	; 61
    56b6:	b0 e0       	ldi	r27, 0x00	; 0
    56b8:	9b 01       	movw	r18, r22
    56ba:	ac 01       	movw	r20, r24
    56bc:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    56c0:	7b 01       	movw	r14, r22
    56c2:	8c 01       	movw	r16, r24
    56c4:	68 94       	set
    56c6:	13 f8       	bld	r1, 3
    56c8:	15 95       	asr	r17
    56ca:	07 95       	ror	r16
    56cc:	f7 94       	ror	r15
    56ce:	e7 94       	ror	r14
    56d0:	16 94       	lsr	r1
    56d2:	d1 f7       	brne	.-12     	; 0x56c8 <task_twi1_onboard+0x89e>
			int32_t sens2 = temp_p20_2 << 1;
    56d4:	44 0c       	add	r4, r4
    56d6:	55 1c       	adc	r5, r5
    56d8:	66 1c       	adc	r6, r6
    56da:	77 1c       	adc	r7, r7

			if (temp < -1500L) {
    56dc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    56de:	9e 8d       	ldd	r25, Y+30	; 0x1e
    56e0:	af 8d       	ldd	r26, Y+31	; 0x1f
    56e2:	b8 a1       	ldd	r27, Y+32	; 0x20
    56e4:	84 32       	cpi	r24, 0x24	; 36
    56e6:	9a 4f       	sbci	r25, 0xFA	; 250
    56e8:	af 4f       	sbci	r26, 0xFF	; 255
    56ea:	bf 4f       	sbci	r27, 0xFF	; 255
    56ec:	c4 f5       	brge	.+112    	; 0x575e <task_twi1_onboard+0x934>
				int32_t temp_m15 = temp + 1500L;
    56ee:	6d a5       	ldd	r22, Y+45	; 0x2d
    56f0:	7e a5       	ldd	r23, Y+46	; 0x2e
    56f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    56f4:	98 a9       	ldd	r25, Y+48	; 0x30
    56f6:	64 55       	subi	r22, 0x54	; 84
    56f8:	72 4f       	sbci	r23, 0xF2	; 242
    56fa:	8f 4f       	sbci	r24, 0xFF	; 255
    56fc:	9f 4f       	sbci	r25, 0xFF	; 255
				int32_t temp_m15_2 = temp_m15 * temp_m15;
    56fe:	9b 01       	movw	r18, r22
    5700:	ac 01       	movw	r20, r24
    5702:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
				off2  += 15 * temp_m15_2;
    5706:	9b 01       	movw	r18, r22
    5708:	ac 01       	movw	r20, r24
    570a:	22 0f       	add	r18, r18
    570c:	33 1f       	adc	r19, r19
    570e:	44 1f       	adc	r20, r20
    5710:	55 1f       	adc	r21, r21
    5712:	dc 01       	movw	r26, r24
    5714:	cb 01       	movw	r24, r22
    5716:	82 0f       	add	r24, r18
    5718:	93 1f       	adc	r25, r19
    571a:	a4 1f       	adc	r26, r20
    571c:	b5 1f       	adc	r27, r21
    571e:	5c 01       	movw	r10, r24
    5720:	6d 01       	movw	r12, r26
    5722:	aa 0c       	add	r10, r10
    5724:	bb 1c       	adc	r11, r11
    5726:	cc 1c       	adc	r12, r12
    5728:	dd 1c       	adc	r13, r13
    572a:	aa 0c       	add	r10, r10
    572c:	bb 1c       	adc	r11, r11
    572e:	cc 1c       	adc	r12, r12
    5730:	dd 1c       	adc	r13, r13
    5732:	8a 0d       	add	r24, r10
    5734:	9b 1d       	adc	r25, r11
    5736:	ac 1d       	adc	r26, r12
    5738:	bd 1d       	adc	r27, r13
    573a:	e8 0e       	add	r14, r24
    573c:	f9 1e       	adc	r15, r25
    573e:	0a 1f       	adc	r16, r26
    5740:	1b 1f       	adc	r17, r27
				sens2 +=  8 * temp_m15_2;
    5742:	da 01       	movw	r26, r20
    5744:	c9 01       	movw	r24, r18
    5746:	88 0f       	add	r24, r24
    5748:	99 1f       	adc	r25, r25
    574a:	aa 1f       	adc	r26, r26
    574c:	bb 1f       	adc	r27, r27
    574e:	88 0f       	add	r24, r24
    5750:	99 1f       	adc	r25, r25
    5752:	aa 1f       	adc	r26, r26
    5754:	bb 1f       	adc	r27, r27
    5756:	48 0e       	add	r4, r24
    5758:	59 1e       	adc	r5, r25
    575a:	6a 1e       	adc	r6, r26
    575c:	7b 1e       	adc	r7, r27
			}
			temp -= t2;
    575e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5760:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5762:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5764:	58 a1       	ldd	r21, Y+32	; 0x20
    5766:	6d 85       	ldd	r22, Y+13	; 0x0d
    5768:	7e 85       	ldd	r23, Y+14	; 0x0e
    576a:	8f 85       	ldd	r24, Y+15	; 0x0f
    576c:	98 89       	ldd	r25, Y+16	; 0x10
    576e:	26 1b       	sub	r18, r22
    5770:	37 0b       	sbc	r19, r23
    5772:	48 0b       	sbc	r20, r24
    5774:	59 0b       	sbc	r21, r25
    5776:	2d 8f       	std	Y+29, r18	; 0x1d
    5778:	3e 8f       	std	Y+30, r19	; 0x1e
    577a:	4f 8f       	std	Y+31, r20	; 0x1f
    577c:	58 a3       	std	Y+32, r21	; 0x20
			off  -= off2;
    577e:	d8 01       	movw	r26, r16
    5780:	c7 01       	movw	r24, r14
    5782:	bb 0f       	add	r27, r27
    5784:	88 0b       	sbc	r24, r24
    5786:	98 2f       	mov	r25, r24
    5788:	dc 01       	movw	r26, r24
    578a:	8d 87       	std	Y+13, r24	; 0x0d
    578c:	9e 87       	std	Y+14, r25	; 0x0e
    578e:	af 87       	std	Y+15, r26	; 0x0f
    5790:	b8 8b       	std	Y+16, r27	; 0x10
    5792:	29 8d       	ldd	r18, Y+25	; 0x19
    5794:	3a 8d       	ldd	r19, Y+26	; 0x1a
    5796:	4d a1       	ldd	r20, Y+37	; 0x25
    5798:	5e a1       	ldd	r21, Y+38	; 0x26
    579a:	6f a1       	ldd	r22, Y+39	; 0x27
    579c:	78 a5       	ldd	r23, Y+40	; 0x28
    579e:	89 a5       	ldd	r24, Y+41	; 0x29
    57a0:	9a a5       	ldd	r25, Y+42	; 0x2a
    57a2:	ae 2c       	mov	r10, r14
    57a4:	bf 2c       	mov	r11, r15
    57a6:	c0 2e       	mov	r12, r16
    57a8:	d1 2e       	mov	r13, r17
    57aa:	ed 84       	ldd	r14, Y+13	; 0x0d
    57ac:	fe 2c       	mov	r15, r14
    57ae:	0e 2d       	mov	r16, r14
    57b0:	1e 2d       	mov	r17, r14
    57b2:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    57b6:	29 8f       	std	Y+25, r18	; 0x19
    57b8:	3a 8f       	std	Y+26, r19	; 0x1a
    57ba:	4d a3       	std	Y+37, r20	; 0x25
    57bc:	5e a3       	std	Y+38, r21	; 0x26
    57be:	6f a3       	std	Y+39, r22	; 0x27
    57c0:	78 a7       	std	Y+40, r23	; 0x28
    57c2:	89 a7       	std	Y+41, r24	; 0x29
    57c4:	9a a7       	std	Y+42, r25	; 0x2a
			sens -= sens2;
    57c6:	a3 01       	movw	r20, r6
    57c8:	92 01       	movw	r18, r4
    57ca:	55 0f       	add	r21, r21
    57cc:	22 0b       	sbc	r18, r18
    57ce:	32 2f       	mov	r19, r18
    57d0:	a9 01       	movw	r20, r18
    57d2:	2d 87       	std	Y+13, r18	; 0x0d
    57d4:	3e 87       	std	Y+14, r19	; 0x0e
    57d6:	4f 87       	std	Y+15, r20	; 0x0f
    57d8:	58 8b       	std	Y+16, r21	; 0x10
    57da:	23 2d       	mov	r18, r3
    57dc:	32 2d       	mov	r19, r2
    57de:	4b 8d       	ldd	r20, Y+27	; 0x1b
    57e0:	5c 8d       	ldd	r21, Y+28	; 0x1c
    57e2:	6b a5       	ldd	r22, Y+43	; 0x2b
    57e4:	7c a5       	ldd	r23, Y+44	; 0x2c
    57e6:	89 2d       	mov	r24, r9
    57e8:	98 2d       	mov	r25, r8
    57ea:	a4 2c       	mov	r10, r4
    57ec:	b5 2c       	mov	r11, r5
    57ee:	c6 2c       	mov	r12, r6
    57f0:	d7 2c       	mov	r13, r7
    57f2:	ed 84       	ldd	r14, Y+13	; 0x0d
    57f4:	fe 2c       	mov	r15, r14
    57f6:	0e 2d       	mov	r16, r14
    57f8:	1e 2d       	mov	r17, r14
    57fa:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    57fe:	32 2e       	mov	r3, r18
    5800:	23 2e       	mov	r2, r19
    5802:	4b 8f       	std	Y+27, r20	; 0x1b
    5804:	5c 8f       	std	Y+28, r21	; 0x1c
    5806:	6b a7       	std	Y+43, r22	; 0x2b
    5808:	7c a7       	std	Y+44, r23	; 0x2c
    580a:	98 2e       	mov	r9, r24
    580c:	89 2e       	mov	r8, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    580e:	8f b7       	in	r24, 0x3f	; 63
    5810:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5812:	f8 94       	cli
	return flags;
    5814:	79 80       	ldd	r7, Y+1	; 0x01
		}
		int32_t p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);

		flags = cpu_irq_save();
		g_twi1_baro_temp_100 = temp;
    5816:	4d 8d       	ldd	r20, Y+29	; 0x1d
    5818:	5e 8d       	ldd	r21, Y+30	; 0x1e
    581a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    581c:	78 a1       	ldd	r23, Y+32	; 0x20
    581e:	40 93 f1 25 	sts	0x25F1, r20	; 0x8025f1 <g_twi1_baro_temp_100>
    5822:	50 93 f2 25 	sts	0x25F2, r21	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    5826:	60 93 f3 25 	sts	0x25F3, r22	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    582a:	70 93 f4 25 	sts	0x25F4, r23	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
		g_twi1_baro_p_100    = p;
    582e:	49 a1       	ldd	r20, Y+33	; 0x21
    5830:	5a a1       	ldd	r21, Y+34	; 0x22
    5832:	6b a1       	ldd	r22, Y+35	; 0x23
    5834:	7c a1       	ldd	r23, Y+36	; 0x24
    5836:	9a 01       	movw	r18, r20
    5838:	ab 01       	movw	r20, r22
    583a:	60 e0       	ldi	r22, 0x00	; 0
    583c:	70 e0       	ldi	r23, 0x00	; 0
    583e:	cb 01       	movw	r24, r22
    5840:	2d 87       	std	Y+13, r18	; 0x0d
    5842:	3e 87       	std	Y+14, r19	; 0x0e
    5844:	4f 87       	std	Y+15, r20	; 0x0f
    5846:	58 8b       	std	Y+16, r21	; 0x10
    5848:	69 8b       	std	Y+17, r22	; 0x11
    584a:	7a 8b       	std	Y+18, r23	; 0x12
    584c:	8b 8b       	std	Y+19, r24	; 0x13
    584e:	9c 8b       	std	Y+20, r25	; 0x14
    5850:	a3 2c       	mov	r10, r3
    5852:	b2 2c       	mov	r11, r2
    5854:	cb 8c       	ldd	r12, Y+27	; 0x1b
    5856:	dc 8c       	ldd	r13, Y+28	; 0x1c
    5858:	eb a4       	ldd	r14, Y+43	; 0x2b
    585a:	fc a4       	ldd	r15, Y+44	; 0x2c
    585c:	09 2d       	mov	r16, r9
    585e:	18 2d       	mov	r17, r8
    5860:	60 e0       	ldi	r22, 0x00	; 0
    5862:	70 e0       	ldi	r23, 0x00	; 0
    5864:	80 e0       	ldi	r24, 0x00	; 0
    5866:	90 e0       	ldi	r25, 0x00	; 0
    5868:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    586c:	05 e1       	ldi	r16, 0x15	; 21
    586e:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    5872:	a9 8c       	ldd	r10, Y+25	; 0x19
    5874:	ba 8c       	ldd	r11, Y+26	; 0x1a
    5876:	cd a0       	ldd	r12, Y+37	; 0x25
    5878:	de a0       	ldd	r13, Y+38	; 0x26
    587a:	ef a0       	ldd	r14, Y+39	; 0x27
    587c:	f8 a4       	ldd	r15, Y+40	; 0x28
    587e:	09 a5       	ldd	r16, Y+41	; 0x29
    5880:	1a a5       	ldd	r17, Y+42	; 0x2a
    5882:	0e 94 bd 63 	call	0xc77a	; 0xc77a <__subdi3>
    5886:	0f e0       	ldi	r16, 0x0F	; 15
    5888:	0e 94 96 63 	call	0xc72c	; 0xc72c <__ashrdi3>
    588c:	20 93 ed 25 	sts	0x25ED, r18	; 0x8025ed <g_twi1_baro_p_100>
    5890:	30 93 ee 25 	sts	0x25EE, r19	; 0x8025ee <g_twi1_baro_p_100+0x1>
    5894:	40 93 ef 25 	sts	0x25EF, r20	; 0x8025ef <g_twi1_baro_p_100+0x2>
    5898:	50 93 f0 25 	sts	0x25F0, r21	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    589c:	7f be       	out	0x3f, r7	; 63
	}

	if (l_twi1_baro_valid) {
		task_twi1_baro(now);
	}
}
    589e:	e0 96       	adiw	r28, 0x30	; 48
    58a0:	cd bf       	out	0x3d, r28	; 61
    58a2:	de bf       	out	0x3e, r29	; 62
    58a4:	df 91       	pop	r29
    58a6:	cf 91       	pop	r28
    58a8:	1f 91       	pop	r17
    58aa:	0f 91       	pop	r16
    58ac:	ff 90       	pop	r15
    58ae:	ef 90       	pop	r14
    58b0:	df 90       	pop	r13
    58b2:	cf 90       	pop	r12
    58b4:	bf 90       	pop	r11
    58b6:	af 90       	pop	r10
    58b8:	9f 90       	pop	r9
    58ba:	8f 90       	pop	r8
    58bc:	7f 90       	pop	r7
    58be:	6f 90       	pop	r6
    58c0:	5f 90       	pop	r5
    58c2:	4f 90       	pop	r4
    58c4:	3f 90       	pop	r3
    58c6:	2f 90       	pop	r2
    58c8:	08 95       	ret

000058ca <task_twi2_lcd>:
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

/* TWI2 - LCD Port */
void task_twi2_lcd(uint32_t now)
{
    58ca:	2f 92       	push	r2
    58cc:	3f 92       	push	r3
    58ce:	4f 92       	push	r4
    58d0:	5f 92       	push	r5
    58d2:	6f 92       	push	r6
    58d4:	7f 92       	push	r7
    58d6:	8f 92       	push	r8
    58d8:	9f 92       	push	r9
    58da:	af 92       	push	r10
    58dc:	bf 92       	push	r11
    58de:	cf 92       	push	r12
    58e0:	df 92       	push	r13
    58e2:	ef 92       	push	r14
    58e4:	ff 92       	push	r15
    58e6:	0f 93       	push	r16
    58e8:	1f 93       	push	r17
    58ea:	cf 93       	push	r28
    58ec:	df 93       	push	r29
    58ee:	cd b7       	in	r28, 0x3d	; 61
    58f0:	de b7       	in	r29, 0x3e	; 62
    58f2:	66 97       	sbiw	r28, 0x16	; 22
    58f4:	cd bf       	out	0x3d, r28	; 61
    58f6:	de bf       	out	0x3e, r29	; 62
    58f8:	2b 01       	movw	r4, r22
    58fa:	3c 01       	movw	r6, r24
	static uint16_t s_lcd_entry_cnt =  0U;
	static uint32_t s_lcd_last		= 0UL;

	if (g_twi2_lcd_version >= 0x11) {
    58fc:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_twi2_lcd_version>
    5900:	81 31       	cpi	r24, 0x11	; 17
    5902:	08 f4       	brcc	.+2      	; 0x5906 <task_twi2_lcd+0x3c>
    5904:	8d c6       	rjmp	.+3354   	; 0x6620 <__stack+0x621>
		//static uint8_t s_ofs = 0;

		/* Show current measurement data on the LCD - 8 times per second */
		if (((now - s_lcd_last) >= 128) || (now < s_lcd_last)) {
    5906:	80 91 0e 23 	lds	r24, 0x230E	; 0x80230e <s_lcd_last.7704>
    590a:	90 91 0f 23 	lds	r25, 0x230F	; 0x80230f <s_lcd_last.7704+0x1>
    590e:	a0 91 10 23 	lds	r26, 0x2310	; 0x802310 <s_lcd_last.7704+0x2>
    5912:	b0 91 11 23 	lds	r27, 0x2311	; 0x802311 <s_lcd_last.7704+0x3>
    5916:	b3 01       	movw	r22, r6
    5918:	a2 01       	movw	r20, r4
    591a:	48 1b       	sub	r20, r24
    591c:	59 0b       	sbc	r21, r25
    591e:	6a 0b       	sbc	r22, r26
    5920:	7b 0b       	sbc	r23, r27
    5922:	40 38       	cpi	r20, 0x80	; 128
    5924:	51 05       	cpc	r21, r1
    5926:	61 05       	cpc	r22, r1
    5928:	71 05       	cpc	r23, r1
    592a:	30 f4       	brcc	.+12     	; 0x5938 <task_twi2_lcd+0x6e>
    592c:	48 16       	cp	r4, r24
    592e:	59 06       	cpc	r5, r25
    5930:	6a 06       	cpc	r6, r26
    5932:	7b 06       	cpc	r7, r27
    5934:	08 f0       	brcs	.+2      	; 0x5938 <task_twi2_lcd+0x6e>
    5936:	93 c6       	rjmp	.+3366   	; 0x665e <__stack+0x65f>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5938:	8f b7       	in	r24, 0x3f	; 63
    593a:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    593c:	f8 94       	cli
	return flags;
    593e:	8a 85       	ldd	r24, Y+10	; 0x0a
			const uint8_t col_left = 6 * 10;
			static uint8_t s_line = 2;

			irqflags_t flags = cpu_irq_save();
			bool l_twi2_lcd_repaint = g_twi2_lcd_repaint;
    5940:	40 91 e1 25 	lds	r20, 0x25E1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5944:	8f bf       	out	0x3f, r24	; 63
			cpu_irq_restore(flags);

			/* Each second go to the home position */
			if (!(s_lcd_entry_cnt % 8)) {
    5946:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7703>
    594a:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    594e:	9c 01       	movw	r18, r24
    5950:	27 70       	andi	r18, 0x07	; 7
    5952:	33 27       	eor	r19, r19
    5954:	23 2b       	or	r18, r19
    5956:	19 f4       	brne	.+6      	; 0x595e <task_twi2_lcd+0x94>
				s_line = 2;
    5958:	22 e0       	ldi	r18, 0x02	; 2
    595a:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7706>
			}

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
    595e:	9c 01       	movw	r18, r24
    5960:	2f 5f       	subi	r18, 0xFF	; 255
    5962:	3f 4f       	sbci	r19, 0xFF	; 255
    5964:	20 93 0c 23 	sts	0x230C, r18	; 0x80230c <s_lcd_entry_cnt.7703>
    5968:	30 93 0d 23 	sts	0x230D, r19	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    596c:	89 2b       	or	r24, r25
    596e:	19 f0       	breq	.+6      	; 0x5976 <task_twi2_lcd+0xac>
    5970:	44 23       	and	r20, r20
    5972:	09 f4       	brne	.+2      	; 0x5976 <task_twi2_lcd+0xac>
    5974:	f6 c0       	rjmp	.+492    	; 0x5b62 <task_twi2_lcd+0x298>
}


static void task_twi2_lcd_cls(void)
{
	twi2_waitUntilReady();
    5976:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <twi2_waitUntilReady>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    597a:	e4 e1       	ldi	r30, 0x14	; 20
    597c:	f0 e2       	ldi	r31, 0x20	; 32
    597e:	80 e1       	ldi	r24, 0x10	; 16
    5980:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.length = 0;
    5982:	10 86       	std	Z+8, r1	; 0x08
    5984:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    5986:	40 e0       	ldi	r20, 0x00	; 0
    5988:	bf 01       	movw	r22, r30
    598a:	80 e8       	ldi	r24, 0x80	; 128
    598c:	94 e0       	ldi	r25, 0x04	; 4
    598e:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    5992:	65 e0       	ldi	r22, 0x05	; 5
    5994:	70 e0       	ldi	r23, 0x00	; 0
    5996:	80 e0       	ldi	r24, 0x00	; 0
    5998:	90 e0       	ldi	r25, 0x00	; 0
    599a:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__portable_avr_delay_cycles>
{
	uint8_t line;

	/* The header line */
	task_twi2_lcd_cls();
	task_twi2_lcd_str(6 * 10, 2, "FindMeSAT");
    599e:	40 e2       	ldi	r20, 0x20	; 32
    59a0:	51 e2       	ldi	r21, 0x21	; 33
    59a2:	62 e0       	ldi	r22, 0x02	; 2
    59a4:	8c e3       	ldi	r24, 0x3C	; 60
    59a6:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 30, 2, "by DF4IAH");
    59aa:	4a e2       	ldi	r20, 0x2A	; 42
    59ac:	51 e2       	ldi	r21, 0x21	; 33
    59ae:	62 e0       	ldi	r22, 0x02	; 2
    59b0:	84 eb       	ldi	r24, 0xB4	; 180
    59b2:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>

	/* A tiny satellite */
	task_twi2_lcd_circ( 9, 4, 3, true, 1);
    59b6:	01 e0       	ldi	r16, 0x01	; 1
    59b8:	21 e0       	ldi	r18, 0x01	; 1
    59ba:	43 e0       	ldi	r20, 0x03	; 3
    59bc:	64 e0       	ldi	r22, 0x04	; 4
    59be:	89 e0       	ldi	r24, 0x09	; 9
    59c0:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>
	task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
    59c4:	ee 24       	eor	r14, r14
    59c6:	e3 94       	inc	r14
    59c8:	00 e0       	ldi	r16, 0x00	; 0
    59ca:	24 e0       	ldi	r18, 0x04	; 4
    59cc:	46 e0       	ldi	r20, 0x06	; 6
    59ce:	62 e0       	ldi	r22, 0x02	; 2
    59d0:	81 e0       	ldi	r24, 0x01	; 1
    59d2:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <task_twi2_lcd_rect>
	task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
    59d6:	24 e0       	ldi	r18, 0x04	; 4
    59d8:	46 e0       	ldi	r20, 0x06	; 6
    59da:	62 e0       	ldi	r22, 0x02	; 2
    59dc:	8c e0       	ldi	r24, 0x0C	; 12
    59de:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <task_twi2_lcd_rect>

	/* Header line separator */
	task_twi2_lcd_line(0, 11, 239, 11, 1);
    59e2:	01 e0       	ldi	r16, 0x01	; 1
    59e4:	2b e0       	ldi	r18, 0x0B	; 11
    59e6:	4f ee       	ldi	r20, 0xEF	; 239
    59e8:	6b e0       	ldi	r22, 0x0B	; 11
    59ea:	80 e0       	ldi	r24, 0x00	; 0
    59ec:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

	if (g_adc_enabled) {
    59f0:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    59f4:	88 23       	and	r24, r24
    59f6:	21 f1       	breq	.+72     	; 0x5a40 <task_twi2_lcd+0x176>
		/* Left measurement names */
		line = 2;
		task_twi2_lcd_str(6 *  0, (line++) * 10, "mP Temp =");
    59f8:	44 e3       	ldi	r20, 0x34	; 52
    59fa:	51 e2       	ldi	r21, 0x21	; 33
    59fc:	64 e1       	ldi	r22, 0x14	; 20
    59fe:	80 e0       	ldi	r24, 0x00	; 0
    5a00:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vusb =");
    5a04:	4e e3       	ldi	r20, 0x3E	; 62
    5a06:	51 e2       	ldi	r21, 0x21	; 33
    5a08:	6e e1       	ldi	r22, 0x1E	; 30
    5a0a:	82 e1       	ldi	r24, 0x12	; 18
    5a0c:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vbat =");
    5a10:	45 e4       	ldi	r20, 0x45	; 69
    5a12:	51 e2       	ldi	r21, 0x21	; 33
    5a14:	68 e2       	ldi	r22, 0x28	; 40
    5a16:	82 e1       	ldi	r24, 0x12	; 18
    5a18:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vvctcxo =");
    5a1c:	4c e4       	ldi	r20, 0x4C	; 76
    5a1e:	51 e2       	ldi	r21, 0x21	; 33
    5a20:	62 e3       	ldi	r22, 0x32	; 50
    5a22:	80 e0       	ldi	r24, 0x00	; 0
    5a24:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc4 =");
    5a28:	46 e5       	ldi	r20, 0x56	; 86
    5a2a:	51 e2       	ldi	r21, 0x21	; 33
    5a2c:	6c e3       	ldi	r22, 0x3C	; 60
    5a2e:	80 e0       	ldi	r24, 0x00	; 0
    5a30:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc5 =");
    5a34:	40 e6       	ldi	r20, 0x60	; 96
    5a36:	51 e2       	ldi	r21, 0x21	; 33
    5a38:	66 e4       	ldi	r22, 0x46	; 70
    5a3a:	80 e0       	ldi	r24, 0x00	; 0
    5a3c:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Temp =");
    5a40:	4a e6       	ldi	r20, 0x6A	; 106
    5a42:	51 e2       	ldi	r21, 0x21	; 33
    5a44:	6a e5       	ldi	r22, 0x5A	; 90
    5a46:	80 e0       	ldi	r24, 0x00	; 0
    5a48:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Pres =");
    5a4c:	44 e7       	ldi	r20, 0x74	; 116
    5a4e:	51 e2       	ldi	r21, 0x21	; 33
    5a50:	64 e6       	ldi	r22, 0x64	; 100
    5a52:	80 e0       	ldi	r24, 0x00	; 0
    5a54:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_Temp =");
    5a58:	4e e7       	ldi	r20, 0x7E	; 126
    5a5a:	51 e2       	ldi	r21, 0x21	; 33
    5a5c:	6e e6       	ldi	r22, 0x6E	; 110
    5a5e:	80 e0       	ldi	r24, 0x00	; 0
    5a60:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_RelH =");
    5a64:	48 e8       	ldi	r20, 0x88	; 136
    5a66:	51 e2       	ldi	r21, 0x21	; 33
    5a68:	68 e7       	ldi	r22, 0x78	; 120
    5a6a:	80 e0       	ldi	r24, 0x00	; 0
    5a6c:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>

	if (g_adc_enabled) {
    5a70:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    5a74:	88 23       	and	r24, r24
    5a76:	21 f1       	breq	.+72     	; 0x5ac0 <task_twi2_lcd+0x1f6>
		/* Left measurement units */
		line = 2;
		task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5a78:	42 e9       	ldi	r20, 0x92	; 146
    5a7a:	51 e2       	ldi	r21, 0x21	; 33
    5a7c:	64 e1       	ldi	r22, 0x14	; 20
    5a7e:	80 e6       	ldi	r24, 0x60	; 96
    5a80:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5a84:	44 e9       	ldi	r20, 0x94	; 148
    5a86:	51 e2       	ldi	r21, 0x21	; 33
    5a88:	6e e1       	ldi	r22, 0x1E	; 30
    5a8a:	80 e6       	ldi	r24, 0x60	; 96
    5a8c:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5a90:	44 e9       	ldi	r20, 0x94	; 148
    5a92:	51 e2       	ldi	r21, 0x21	; 33
    5a94:	68 e2       	ldi	r22, 0x28	; 40
    5a96:	80 e6       	ldi	r24, 0x60	; 96
    5a98:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5a9c:	44 e9       	ldi	r20, 0x94	; 148
    5a9e:	51 e2       	ldi	r21, 0x21	; 33
    5aa0:	62 e3       	ldi	r22, 0x32	; 50
    5aa2:	80 e6       	ldi	r24, 0x60	; 96
    5aa4:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5aa8:	44 e9       	ldi	r20, 0x94	; 148
    5aaa:	51 e2       	ldi	r21, 0x21	; 33
    5aac:	6c e3       	ldi	r22, 0x3C	; 60
    5aae:	80 e6       	ldi	r24, 0x60	; 96
    5ab0:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5ab4:	44 e9       	ldi	r20, 0x94	; 148
    5ab6:	51 e2       	ldi	r21, 0x21	; 33
    5ab8:	66 e4       	ldi	r22, 0x46	; 70
    5aba:	80 e6       	ldi	r24, 0x60	; 96
    5abc:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5ac0:	42 e9       	ldi	r20, 0x92	; 146
    5ac2:	51 e2       	ldi	r21, 0x21	; 33
    5ac4:	6a e5       	ldi	r22, 0x5A	; 90
    5ac6:	80 e6       	ldi	r24, 0x60	; 96
    5ac8:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 18, (line++) * 10, "hPa");
    5acc:	46 e9       	ldi	r20, 0x96	; 150
    5ace:	51 e2       	ldi	r21, 0x21	; 33
    5ad0:	64 e6       	ldi	r22, 0x64	; 100
    5ad2:	8c e6       	ldi	r24, 0x6C	; 108
    5ad4:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5ad8:	42 e9       	ldi	r20, 0x92	; 146
    5ada:	51 e2       	ldi	r21, 0x21	; 33
    5adc:	6e e6       	ldi	r22, 0x6E	; 110
    5ade:	80 e6       	ldi	r24, 0x60	; 96
    5ae0:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "%");
    5ae4:	4a e9       	ldi	r20, 0x9A	; 154
    5ae6:	51 e2       	ldi	r21, 0x21	; 33
    5ae8:	68 e7       	ldi	r22, 0x78	; 120
    5aea:	80 e6       	ldi	r24, 0x60	; 96
    5aec:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		const uint8_t plot_gyro_center_x_Y	= 150 + 30;
		const uint8_t plot_gyro_center_x_Z	= 150 + 60;
		const uint8_t plot_gyro_center_y	= 100;
		const uint8_t plot_gyro_radius		= 14;

		task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5af0:	01 e0       	ldi	r16, 0x01	; 1
    5af2:	20 e0       	ldi	r18, 0x00	; 0
    5af4:	4e e0       	ldi	r20, 0x0E	; 14
    5af6:	64 e6       	ldi	r22, 0x64	; 100
    5af8:	86 e9       	ldi	r24, 0x96	; 150
    5afa:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5afe:	20 e0       	ldi	r18, 0x00	; 0
    5b00:	4e e0       	ldi	r20, 0x0E	; 14
    5b02:	64 e6       	ldi	r22, 0x64	; 100
    5b04:	84 eb       	ldi	r24, 0xB4	; 180
    5b06:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5b0a:	20 e0       	ldi	r18, 0x00	; 0
    5b0c:	4e e0       	ldi	r20, 0x0E	; 14
    5b0e:	64 e6       	ldi	r22, 0x64	; 100
    5b10:	82 ed       	ldi	r24, 0xD2	; 210
    5b12:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>

		task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gx");
    5b16:	4c e9       	ldi	r20, 0x9C	; 156
    5b18:	51 e2       	ldi	r21, 0x21	; 33
    5b1a:	66 e7       	ldi	r22, 0x76	; 118
    5b1c:	82 e9       	ldi	r24, 0x92	; 146
    5b1e:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gy");
    5b22:	4f e9       	ldi	r20, 0x9F	; 159
    5b24:	51 e2       	ldi	r21, 0x21	; 33
    5b26:	66 e7       	ldi	r22, 0x76	; 118
    5b28:	80 eb       	ldi	r24, 0xB0	; 176
    5b2a:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gz");
    5b2e:	42 ea       	ldi	r20, 0xA2	; 162
    5b30:	51 e2       	ldi	r21, 0x21	; 33
    5b32:	66 e7       	ldi	r22, 0x76	; 118
    5b34:	8e ec       	ldi	r24, 0xCE	; 206
    5b36:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
	}

	/* Magnetic & Accel */
	{
		task_twi2_lcd_str(113, 72, "Magnetics");
    5b3a:	45 ea       	ldi	r20, 0xA5	; 165
    5b3c:	51 e2       	ldi	r21, 0x21	; 33
    5b3e:	68 e4       	ldi	r22, 0x48	; 72
    5b40:	81 e7       	ldi	r24, 0x71	; 113
    5b42:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>
		task_twi2_lcd_str(196, 72, "Accel.");
    5b46:	4f ea       	ldi	r20, 0xAF	; 175
    5b48:	51 e2       	ldi	r21, 0x21	; 33
    5b4a:	68 e4       	ldi	r22, 0x48	; 72
    5b4c:	84 ec       	ldi	r24, 0xC4	; 196
    5b4e:	0e 94 28 1f 	call	0x3e50	; 0x3e50 <task_twi2_lcd_str>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5b52:	8f b7       	in	r24, 0x3f	; 63
    5b54:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    5b56:	f8 94       	cli
	return flags;
    5b58:	89 85       	ldd	r24, Y+9	; 0x09
			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
				task_twi2_lcd_header();

				flags = cpu_irq_save();
				g_twi2_lcd_repaint = false;
    5b5a:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5b5e:	8f bf       	out	0x3f, r24	; 63
    5b60:	08 c0       	rjmp	.+16     	; 0x5b72 <task_twi2_lcd+0x2a8>
				cpu_irq_restore(flags);

			#if 1
			} else if (s_lcd_entry_cnt >= (60 * 8)) {  // Repaint after one minute
    5b62:	20 3e       	cpi	r18, 0xE0	; 224
    5b64:	31 40       	sbci	r19, 0x01	; 1
    5b66:	28 f0       	brcs	.+10     	; 0x5b72 <task_twi2_lcd+0x2a8>
				s_lcd_entry_cnt = 0;
    5b68:	10 92 0c 23 	sts	0x230C, r1	; 0x80230c <s_lcd_entry_cnt.7703>
    5b6c:	10 92 0d 23 	sts	0x230D, r1	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    5b70:	09 c0       	rjmp	.+18     	; 0x5b84 <task_twi2_lcd+0x2ba>
			#endif
			}

			/* Update Gfx twice a second */
			if (!(s_lcd_entry_cnt % 4)) {
    5b72:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7703>
    5b76:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    5b7a:	83 70       	andi	r24, 0x03	; 3
    5b7c:	99 27       	eor	r25, r25
    5b7e:	89 2b       	or	r24, r25
    5b80:	09 f0       	breq	.+2      	; 0x5b84 <task_twi2_lcd+0x2ba>
    5b82:	cb c3       	rjmp	.+1942   	; 0x631a <__stack+0x31b>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5b84:	8f b7       	in	r24, 0x3f	; 63
    5b86:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    5b88:	f8 94       	cli
	return flags;
    5b8a:	88 85       	ldd	r24, Y+8	; 0x08
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    5b8c:	20 91 18 26 	lds	r18, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    5b90:	30 91 19 26 	lds	r19, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    5b94:	40 91 1a 26 	lds	r20, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    5b98:	50 91 1b 26 	lds	r21, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    5b9c:	2b 87       	std	Y+11, r18	; 0x0b
    5b9e:	3c 87       	std	Y+12, r19	; 0x0c
    5ba0:	4d 87       	std	Y+13, r20	; 0x0d
    5ba2:	5e 87       	std	Y+14, r21	; 0x0e
					int32_t l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    5ba4:	80 90 14 26 	lds	r8, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    5ba8:	90 90 15 26 	lds	r9, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    5bac:	a0 90 16 26 	lds	r10, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    5bb0:	b0 90 17 26 	lds	r11, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
					int32_t l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    5bb4:	20 91 10 26 	lds	r18, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    5bb8:	30 91 11 26 	lds	r19, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    5bbc:	40 91 12 26 	lds	r20, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    5bc0:	50 91 13 26 	lds	r21, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    5bc4:	2f 87       	std	Y+15, r18	; 0x0f
    5bc6:	38 8b       	std	Y+16, r19	; 0x10
    5bc8:	49 8b       	std	Y+17, r20	; 0x11
    5bca:	5a 8b       	std	Y+18, r21	; 0x12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5bcc:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
    5bce:	20 e0       	ldi	r18, 0x00	; 0
    5bd0:	30 e8       	ldi	r19, 0x80	; 128
    5bd2:	4b e3       	ldi	r20, 0x3B	; 59
    5bd4:	55 e4       	ldi	r21, 0x45	; 69
    5bd6:	60 91 08 23 	lds	r22, 0x2308	; 0x802308 <s_length.7713>
    5bda:	70 91 09 23 	lds	r23, 0x2309	; 0x802309 <s_length.7713+0x1>
    5bde:	80 91 0a 23 	lds	r24, 0x230A	; 0x80230a <s_length.7713+0x2>
    5be2:	90 91 0b 23 	lds	r25, 0x230B	; 0x80230b <s_length.7713+0x3>
    5be6:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    5bea:	6b 01       	movw	r12, r22
    5bec:	7c 01       	movw	r14, r24
    5bee:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5bf2:	16 2f       	mov	r17, r22
    5bf4:	a7 01       	movw	r20, r14
    5bf6:	96 01       	movw	r18, r12
    5bf8:	60 e0       	ldi	r22, 0x00	; 0
    5bfa:	70 e0       	ldi	r23, 0x00	; 0
    5bfc:	80 e8       	ldi	r24, 0x80	; 128
    5bfe:	92 e4       	ldi	r25, 0x42	; 66
    5c00:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__subsf3>
    5c04:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5c08:	e1 2c       	mov	r14, r1
    5c0a:	01 e0       	ldi	r16, 0x01	; 1
    5c0c:	21 2f       	mov	r18, r17
    5c0e:	43 e0       	ldi	r20, 0x03	; 3
    5c10:	82 e7       	ldi	r24, 0x72	; 114
    5c12:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <task_twi2_lcd_rect>
					task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
    5c16:	20 91 07 23 	lds	r18, 0x2307	; 0x802307 <s_p1y.7715>
    5c1a:	28 5d       	subi	r18, 0xD8	; 216
    5c1c:	40 91 06 23 	lds	r20, 0x2306	; 0x802306 <s_p1x.7714>
    5c20:	4a 56       	subi	r20, 0x6A	; 106
    5c22:	00 e0       	ldi	r16, 0x00	; 0
    5c24:	68 e2       	ldi	r22, 0x28	; 40
    5c26:	86 e9       	ldi	r24, 0x96	; 150
    5c28:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
    5c2c:	20 91 05 23 	lds	r18, 0x2305	; 0x802305 <s_p2y.7717>
    5c30:	28 5d       	subi	r18, 0xD8	; 216
    5c32:	40 91 04 23 	lds	r20, 0x2304	; 0x802304 <s_p2x.7716>
    5c36:	4a 56       	subi	r20, 0x6A	; 106
    5c38:	60 91 07 23 	lds	r22, 0x2307	; 0x802307 <s_p1y.7715>
    5c3c:	68 5d       	subi	r22, 0xD8	; 216
    5c3e:	80 91 06 23 	lds	r24, 0x2306	; 0x802306 <s_p1x.7714>
    5c42:	8a 56       	subi	r24, 0x6A	; 106
    5c44:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
    5c48:	20 91 03 23 	lds	r18, 0x2303	; 0x802303 <s_p3y.7719>
    5c4c:	28 5d       	subi	r18, 0xD8	; 216
    5c4e:	40 91 02 23 	lds	r20, 0x2302	; 0x802302 <s_p3x.7718>
    5c52:	4a 56       	subi	r20, 0x6A	; 106
    5c54:	60 91 05 23 	lds	r22, 0x2305	; 0x802305 <s_p2y.7717>
    5c58:	68 5d       	subi	r22, 0xD8	; 216
    5c5a:	80 91 04 23 	lds	r24, 0x2304	; 0x802304 <s_p2x.7716>
    5c5e:	8a 56       	subi	r24, 0x6A	; 106
    5c60:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

					/* Draw center point */
					task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
    5c64:	01 e0       	ldi	r16, 0x01	; 1
    5c66:	21 e0       	ldi	r18, 0x01	; 1
    5c68:	41 e0       	ldi	r20, 0x01	; 1
    5c6a:	68 e2       	ldi	r22, 0x28	; 40
    5c6c:	86 e9       	ldi	r24, 0x96	; 150
    5c6e:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
    5c72:	6b 85       	ldd	r22, Y+11	; 0x0b
    5c74:	7c 85       	ldd	r23, Y+12	; 0x0c
    5c76:	8d 85       	ldd	r24, Y+13	; 0x0d
    5c78:	9e 85       	ldd	r25, Y+14	; 0x0e
    5c7a:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    5c7e:	6b 87       	std	Y+11, r22	; 0x0b
    5c80:	7c 87       	std	Y+12, r23	; 0x0c
    5c82:	8d 87       	std	Y+13, r24	; 0x0d
    5c84:	9e 87       	std	Y+14, r25	; 0x0e
    5c86:	c5 01       	movw	r24, r10
    5c88:	b4 01       	movw	r22, r8
    5c8a:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    5c8e:	6b 8b       	std	Y+19, r22	; 0x13
    5c90:	7c 8b       	std	Y+20, r23	; 0x14
    5c92:	8d 8b       	std	Y+21, r24	; 0x15
    5c94:	9e 8b       	std	Y+22, r25	; 0x16
    5c96:	6f 85       	ldd	r22, Y+15	; 0x0f
    5c98:	78 89       	ldd	r23, Y+16	; 0x10
    5c9a:	89 89       	ldd	r24, Y+17	; 0x11
    5c9c:	9a 89       	ldd	r25, Y+18	; 0x12
    5c9e:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    5ca2:	6f 87       	std	Y+15, r22	; 0x0f
    5ca4:	78 8b       	std	Y+16, r23	; 0x10
    5ca6:	89 8b       	std	Y+17, r24	; 0x11
    5ca8:	9a 8b       	std	Y+18, r25	; 0x12
    5caa:	2b 85       	ldd	r18, Y+11	; 0x0b
    5cac:	3c 85       	ldd	r19, Y+12	; 0x0c
    5cae:	4d 85       	ldd	r20, Y+13	; 0x0d
    5cb0:	5e 85       	ldd	r21, Y+14	; 0x0e
    5cb2:	ca 01       	movw	r24, r20
    5cb4:	b9 01       	movw	r22, r18
    5cb6:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5cba:	4b 01       	movw	r8, r22
    5cbc:	5c 01       	movw	r10, r24
    5cbe:	2b 89       	ldd	r18, Y+19	; 0x13
    5cc0:	3c 89       	ldd	r19, Y+20	; 0x14
    5cc2:	4d 89       	ldd	r20, Y+21	; 0x15
    5cc4:	5e 89       	ldd	r21, Y+22	; 0x16
    5cc6:	ca 01       	movw	r24, r20
    5cc8:	b9 01       	movw	r22, r18
    5cca:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5cce:	9b 01       	movw	r18, r22
    5cd0:	ac 01       	movw	r20, r24
    5cd2:	c5 01       	movw	r24, r10
    5cd4:	b4 01       	movw	r22, r8
    5cd6:	0e 94 c7 63 	call	0xc78e	; 0xc78e <__addsf3>
    5cda:	4b 01       	movw	r8, r22
    5cdc:	5c 01       	movw	r10, r24
    5cde:	2f 85       	ldd	r18, Y+15	; 0x0f
    5ce0:	38 89       	ldd	r19, Y+16	; 0x10
    5ce2:	49 89       	ldd	r20, Y+17	; 0x11
    5ce4:	5a 89       	ldd	r21, Y+18	; 0x12
    5ce6:	ca 01       	movw	r24, r20
    5ce8:	b9 01       	movw	r22, r18
    5cea:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5cee:	9b 01       	movw	r18, r22
    5cf0:	ac 01       	movw	r20, r24
    5cf2:	c5 01       	movw	r24, r10
    5cf4:	b4 01       	movw	r22, r8
    5cf6:	0e 94 c7 63 	call	0xc78e	; 0xc78e <__addsf3>
    5cfa:	20 e0       	ldi	r18, 0x00	; 0
    5cfc:	30 e0       	ldi	r19, 0x00	; 0
    5cfe:	40 e0       	ldi	r20, 0x00	; 0
    5d00:	5f e3       	ldi	r21, 0x3F	; 63
    5d02:	0e 94 1d 66 	call	0xcc3a	; 0xcc3a <pow>
    5d06:	f6 2e       	mov	r15, r22
    5d08:	c7 2e       	mov	r12, r23
    5d0a:	38 2e       	mov	r3, r24
    5d0c:	29 2e       	mov	r2, r25
						if (!l_length) {
    5d0e:	20 e0       	ldi	r18, 0x00	; 0
    5d10:	30 e0       	ldi	r19, 0x00	; 0
    5d12:	a9 01       	movw	r20, r18
    5d14:	0e 94 2b 64 	call	0xc856	; 0xc856 <__cmpsf2>
    5d18:	81 11       	cpse	r24, r1
    5d1a:	09 c0       	rjmp	.+18     	; 0x5d2e <task_twi2_lcd+0x464>
							l_length = 1.f;
    5d1c:	f1 2c       	mov	r15, r1
    5d1e:	c1 2c       	mov	r12, r1
    5d20:	68 94       	set
    5d22:	33 24       	eor	r3, r3
    5d24:	37 f8       	bld	r3, 7
    5d26:	0f 2e       	mov	r0, r31
    5d28:	ff e3       	ldi	r31, 0x3F	; 63
    5d2a:	2f 2e       	mov	r2, r31
    5d2c:	f0 2d       	mov	r31, r0
						}

						float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
						float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
						float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
						uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
    5d2e:	2f 2d       	mov	r18, r15
    5d30:	3c 2d       	mov	r19, r12
    5d32:	43 2d       	mov	r20, r3
    5d34:	52 2d       	mov	r21, r2
    5d36:	6b 85       	ldd	r22, Y+11	; 0x0b
    5d38:	7c 85       	ldd	r23, Y+12	; 0x0c
    5d3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    5d3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    5d3e:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    5d42:	20 e0       	ldi	r18, 0x00	; 0
    5d44:	30 e0       	ldi	r19, 0x00	; 0
    5d46:	48 e4       	ldi	r20, 0x48	; 72
    5d48:	51 e4       	ldi	r21, 0x41	; 65
    5d4a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5d4e:	4b 01       	movw	r8, r22
    5d50:	5c 01       	movw	r10, r24
    5d52:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5d56:	d6 2e       	mov	r13, r22
						uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
    5d58:	c5 01       	movw	r24, r10
    5d5a:	b4 01       	movw	r22, r8
    5d5c:	90 58       	subi	r25, 0x80	; 128
    5d5e:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5d62:	16 2f       	mov	r17, r22
						uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
    5d64:	2f 2d       	mov	r18, r15
    5d66:	3c 2d       	mov	r19, r12
    5d68:	43 2d       	mov	r20, r3
    5d6a:	52 2d       	mov	r21, r2
    5d6c:	6b 89       	ldd	r22, Y+19	; 0x13
    5d6e:	7c 89       	ldd	r23, Y+20	; 0x14
    5d70:	8d 89       	ldd	r24, Y+21	; 0x15
    5d72:	9e 89       	ldd	r25, Y+22	; 0x16
    5d74:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    5d78:	20 e0       	ldi	r18, 0x00	; 0
    5d7a:	30 e0       	ldi	r19, 0x00	; 0
    5d7c:	48 ec       	ldi	r20, 0xC8	; 200
    5d7e:	51 e4       	ldi	r21, 0x41	; 65
    5d80:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5d84:	4b 01       	movw	r8, r22
    5d86:	5c 01       	movw	r10, r24
    5d88:	6d 2d       	mov	r22, r13
    5d8a:	70 e0       	ldi	r23, 0x00	; 0
    5d8c:	80 e0       	ldi	r24, 0x00	; 0
    5d8e:	90 e0       	ldi	r25, 0x00	; 0
    5d90:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    5d94:	9b 01       	movw	r18, r22
    5d96:	ac 01       	movw	r20, r24
    5d98:	c5 01       	movw	r24, r10
    5d9a:	b4 01       	movw	r22, r8
    5d9c:	0e 94 c7 63 	call	0xc78e	; 0xc78e <__addsf3>
    5da0:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5da4:	6b 87       	std	Y+11, r22	; 0x0b
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
    5da6:	2f 2d       	mov	r18, r15
    5da8:	3c 2d       	mov	r19, r12
    5daa:	43 2d       	mov	r20, r3
    5dac:	52 2d       	mov	r21, r2
    5dae:	6f 85       	ldd	r22, Y+15	; 0x0f
    5db0:	78 89       	ldd	r23, Y+16	; 0x10
    5db2:	89 89       	ldd	r24, Y+17	; 0x11
    5db4:	9a 89       	ldd	r25, Y+18	; 0x12
    5db6:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    5dba:	20 e0       	ldi	r18, 0x00	; 0
    5dbc:	30 e0       	ldi	r19, 0x00	; 0
    5dbe:	48 ec       	ldi	r20, 0xC8	; 200
    5dc0:	51 e4       	ldi	r21, 0x41	; 65
    5dc2:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    5dc6:	4b 01       	movw	r8, r22
    5dc8:	5c 01       	movw	r10, r24
    5dca:	61 2f       	mov	r22, r17
    5dcc:	70 e0       	ldi	r23, 0x00	; 0
    5dce:	80 e0       	ldi	r24, 0x00	; 0
    5dd0:	90 e0       	ldi	r25, 0x00	; 0
    5dd2:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    5dd6:	9b 01       	movw	r18, r22
    5dd8:	ac 01       	movw	r20, r24
    5dda:	c5 01       	movw	r24, r10
    5ddc:	b4 01       	movw	r22, r8
    5dde:	0e 94 c7 63 	call	0xc78e	; 0xc78e <__addsf3>
    5de2:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5de6:	6b 8b       	std	Y+19, r22	; 0x13

						// Saturation at 100T
						if (l_length > 100000.f) {
    5de8:	20 e0       	ldi	r18, 0x00	; 0
    5dea:	30 e5       	ldi	r19, 0x50	; 80
    5dec:	43 ec       	ldi	r20, 0xC3	; 195
    5dee:	57 e4       	ldi	r21, 0x47	; 71
    5df0:	6f 2d       	mov	r22, r15
    5df2:	7c 2d       	mov	r23, r12
    5df4:	83 2d       	mov	r24, r3
    5df6:	92 2d       	mov	r25, r2
    5df8:	0e 94 b6 65 	call	0xcb6c	; 0xcb6c <__gesf2>
    5dfc:	18 16       	cp	r1, r24
    5dfe:	6c f4       	brge	.+26     	; 0x5e1a <task_twi2_lcd+0x550>
							l_length = 100000.f;
    5e00:	f1 2c       	mov	r15, r1
    5e02:	0f 2e       	mov	r0, r31
    5e04:	f0 e5       	ldi	r31, 0x50	; 80
    5e06:	cf 2e       	mov	r12, r31
    5e08:	f0 2d       	mov	r31, r0
    5e0a:	0f 2e       	mov	r0, r31
    5e0c:	f3 ec       	ldi	r31, 0xC3	; 195
    5e0e:	3f 2e       	mov	r3, r31
    5e10:	f0 2d       	mov	r31, r0
    5e12:	0f 2e       	mov	r0, r31
    5e14:	f7 e4       	ldi	r31, 0x47	; 71
    5e16:	2f 2e       	mov	r2, r31
    5e18:	f0 2d       	mov	r31, r0
						}

						task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
    5e1a:	01 e0       	ldi	r16, 0x01	; 1
    5e1c:	20 e0       	ldi	r18, 0x00	; 0
    5e1e:	42 e0       	ldi	r20, 0x02	; 2
    5e20:	60 e4       	ldi	r22, 0x40	; 64
    5e22:	83 e7       	ldi	r24, 0x73	; 115
    5e24:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>
						task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
    5e28:	20 e0       	ldi	r18, 0x00	; 0
    5e2a:	30 e8       	ldi	r19, 0x80	; 128
    5e2c:	4b e3       	ldi	r20, 0x3B	; 59
    5e2e:	55 e4       	ldi	r21, 0x45	; 69
    5e30:	6f 2d       	mov	r22, r15
    5e32:	7c 2d       	mov	r23, r12
    5e34:	83 2d       	mov	r24, r3
    5e36:	92 2d       	mov	r25, r2
    5e38:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    5e3c:	4b 01       	movw	r8, r22
    5e3e:	5c 01       	movw	r10, r24
    5e40:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5e44:	6f 87       	std	Y+15, r22	; 0x0f
    5e46:	a5 01       	movw	r20, r10
    5e48:	94 01       	movw	r18, r8
    5e4a:	60 e0       	ldi	r22, 0x00	; 0
    5e4c:	70 e0       	ldi	r23, 0x00	; 0
    5e4e:	80 e8       	ldi	r24, 0x80	; 128
    5e50:	92 e4       	ldi	r25, 0x42	; 66
    5e52:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__subsf3>
    5e56:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    5e5a:	ee 24       	eor	r14, r14
    5e5c:	e3 94       	inc	r14
    5e5e:	2f 85       	ldd	r18, Y+15	; 0x0f
    5e60:	43 e0       	ldi	r20, 0x03	; 3
    5e62:	82 e7       	ldi	r24, 0x72	; 114
    5e64:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <task_twi2_lcd_rect>
						task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
    5e68:	0f 2e       	mov	r0, r31
    5e6a:	f8 e2       	ldi	r31, 0x28	; 40
    5e6c:	ef 2e       	mov	r14, r31
    5e6e:	f0 2d       	mov	r31, r0
    5e70:	e1 0e       	add	r14, r17
    5e72:	0f 2e       	mov	r0, r31
    5e74:	f6 e9       	ldi	r31, 0x96	; 150
    5e76:	af 2e       	mov	r10, r31
    5e78:	f0 2d       	mov	r31, r0
    5e7a:	ad 0c       	add	r10, r13
    5e7c:	2e 2d       	mov	r18, r14
    5e7e:	4a 2d       	mov	r20, r10
    5e80:	68 e2       	ldi	r22, 0x28	; 40
    5e82:	86 e9       	ldi	r24, 0x96	; 150
    5e84:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
    5e88:	bb 84       	ldd	r11, Y+11	; 0x0b
    5e8a:	36 e9       	ldi	r19, 0x96	; 150
    5e8c:	b3 0e       	add	r11, r19
    5e8e:	2e 2d       	mov	r18, r14
    5e90:	4b 2d       	mov	r20, r11
    5e92:	6e 2d       	mov	r22, r14
    5e94:	8a 2d       	mov	r24, r10
    5e96:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
    5e9a:	2b 89       	ldd	r18, Y+19	; 0x13
    5e9c:	28 5d       	subi	r18, 0xD8	; 216
    5e9e:	4b 2d       	mov	r20, r11
    5ea0:	6e 2d       	mov	r22, r14
    5ea2:	8b 2d       	mov	r24, r11
    5ea4:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

						/* Store new set */
						s_length = l_length;
    5ea8:	8f 2d       	mov	r24, r15
    5eaa:	9c 2d       	mov	r25, r12
    5eac:	a3 2d       	mov	r26, r3
    5eae:	b2 2d       	mov	r27, r2
    5eb0:	80 93 08 23 	sts	0x2308, r24	; 0x802308 <s_length.7713>
    5eb4:	90 93 09 23 	sts	0x2309, r25	; 0x802309 <s_length.7713+0x1>
    5eb8:	a0 93 0a 23 	sts	0x230A, r26	; 0x80230a <s_length.7713+0x2>
    5ebc:	b0 93 0b 23 	sts	0x230B, r27	; 0x80230b <s_length.7713+0x3>
						s_p1x = p1x;
    5ec0:	d0 92 06 23 	sts	0x2306, r13	; 0x802306 <s_p1x.7714>
						s_p1y = p1y;
    5ec4:	10 93 07 23 	sts	0x2307, r17	; 0x802307 <s_p1y.7715>
						s_p2x = p2x;
    5ec8:	4b 85       	ldd	r20, Y+11	; 0x0b
    5eca:	40 93 04 23 	sts	0x2304, r20	; 0x802304 <s_p2x.7716>
						s_p2y = p2y;
    5ece:	10 93 05 23 	sts	0x2305, r17	; 0x802305 <s_p2y.7717>
						s_p3x = p3x;
    5ed2:	40 93 02 23 	sts	0x2302, r20	; 0x802302 <s_p3x.7718>
						s_p3y = p3y;
    5ed6:	5b 89       	ldd	r21, Y+19	; 0x13
    5ed8:	50 93 03 23 	sts	0x2303, r21	; 0x802303 <s_p3y.7719>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5edc:	8f b7       	in	r24, 0x3f	; 63
    5ede:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    5ee0:	f8 94       	cli
	return flags;
    5ee2:	8e 81       	ldd	r24, Y+6	; 0x06
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    5ee4:	e0 90 3c 26 	lds	r14, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    5ee8:	f0 90 3d 26 	lds	r15, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
					int16_t l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    5eec:	c0 90 3a 26 	lds	r12, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    5ef0:	d0 90 3b 26 	lds	r13, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
					int16_t l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    5ef4:	a0 90 38 26 	lds	r10, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    5ef8:	b0 90 39 26 	lds	r11, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5efc:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					{
						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
    5efe:	20 91 01 23 	lds	r18, 0x2301	; 0x802301 <s_p1y.7736>
    5f02:	28 5d       	subi	r18, 0xD8	; 216
    5f04:	40 91 00 23 	lds	r20, 0x2300	; 0x802300 <s_p1x.7735>
    5f08:	4e 52       	subi	r20, 0x2E	; 46
    5f0a:	00 e0       	ldi	r16, 0x00	; 0
    5f0c:	68 e2       	ldi	r22, 0x28	; 40
    5f0e:	82 ed       	ldi	r24, 0xD2	; 210
    5f10:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
    5f14:	20 91 ff 22 	lds	r18, 0x22FF	; 0x8022ff <s_p2y.7738>
    5f18:	28 5d       	subi	r18, 0xD8	; 216
    5f1a:	40 91 fe 22 	lds	r20, 0x22FE	; 0x8022fe <s_p2x.7737>
    5f1e:	4e 52       	subi	r20, 0x2E	; 46
    5f20:	60 91 01 23 	lds	r22, 0x2301	; 0x802301 <s_p1y.7736>
    5f24:	68 5d       	subi	r22, 0xD8	; 216
    5f26:	80 91 00 23 	lds	r24, 0x2300	; 0x802300 <s_p1x.7735>
    5f2a:	8e 52       	subi	r24, 0x2E	; 46
    5f2c:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
    5f30:	20 91 fd 22 	lds	r18, 0x22FD	; 0x8022fd <s_p3y.7740>
    5f34:	28 5d       	subi	r18, 0xD8	; 216
    5f36:	40 91 fc 22 	lds	r20, 0x22FC	; 0x8022fc <s_p3x.7739>
    5f3a:	4e 52       	subi	r20, 0x2E	; 46
    5f3c:	60 91 ff 22 	lds	r22, 0x22FF	; 0x8022ff <s_p2y.7738>
    5f40:	68 5d       	subi	r22, 0xD8	; 216
    5f42:	80 91 fe 22 	lds	r24, 0x22FE	; 0x8022fe <s_p2x.7737>
    5f46:	8e 52       	subi	r24, 0x2E	; 46
    5f48:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					}

					/* Center point */
					task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
    5f4c:	01 e0       	ldi	r16, 0x01	; 1
    5f4e:	21 e0       	ldi	r18, 0x01	; 1
    5f50:	41 e0       	ldi	r20, 0x01	; 1
    5f52:	68 e2       	ldi	r22, 0x28	; 40
    5f54:	82 ed       	ldi	r24, 0xD2	; 210
    5f56:	0e 94 da 1e 	call	0x3db4	; 0x3db4 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
    5f5a:	c6 01       	movw	r24, r12
    5f5c:	60 e5       	ldi	r22, 0x50	; 80
    5f5e:	70 e0       	ldi	r23, 0x00	; 0
    5f60:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    5f64:	16 2f       	mov	r17, r22
    5f66:	c6 2e       	mov	r12, r22
    5f68:	c1 94       	neg	r12
						uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
						uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
    5f6a:	28 e2       	ldi	r18, 0x28	; 40
    5f6c:	30 e0       	ldi	r19, 0x00	; 0
    5f6e:	c7 01       	movw	r24, r14
    5f70:	b9 01       	movw	r22, r18
    5f72:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    5f76:	dc 2c       	mov	r13, r12
    5f78:	d6 1a       	sub	r13, r22
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
    5f7a:	c5 01       	movw	r24, r10
    5f7c:	b9 01       	movw	r22, r18
    5f7e:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    5f82:	f1 2e       	mov	r15, r17
    5f84:	f6 0e       	add	r15, r22

						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
    5f86:	0f 2e       	mov	r0, r31
    5f88:	f8 e2       	ldi	r31, 0x28	; 40
    5f8a:	ef 2e       	mov	r14, r31
    5f8c:	f0 2d       	mov	r31, r0
    5f8e:	e1 0e       	add	r14, r17
    5f90:	0f 2e       	mov	r0, r31
    5f92:	f2 ed       	ldi	r31, 0xD2	; 210
    5f94:	2f 2e       	mov	r2, r31
    5f96:	f0 2d       	mov	r31, r0
    5f98:	a2 2c       	mov	r10, r2
    5f9a:	a1 1a       	sub	r10, r17
    5f9c:	2e 2d       	mov	r18, r14
    5f9e:	4a 2d       	mov	r20, r10
    5fa0:	68 e2       	ldi	r22, 0x28	; 40
    5fa2:	82 ed       	ldi	r24, 0xD2	; 210
    5fa4:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
    5fa8:	0f 2e       	mov	r0, r31
    5faa:	f2 ed       	ldi	r31, 0xD2	; 210
    5fac:	bf 2e       	mov	r11, r31
    5fae:	f0 2d       	mov	r31, r0
    5fb0:	bd 0c       	add	r11, r13
    5fb2:	2e 2d       	mov	r18, r14
    5fb4:	4b 2d       	mov	r20, r11
    5fb6:	6e 2d       	mov	r22, r14
    5fb8:	8a 2d       	mov	r24, r10
    5fba:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
    5fbe:	28 e2       	ldi	r18, 0x28	; 40
    5fc0:	2f 0d       	add	r18, r15
    5fc2:	4b 2d       	mov	r20, r11
    5fc4:	6e 2d       	mov	r22, r14
    5fc6:	8b 2d       	mov	r24, r11
    5fc8:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

						/* Store new set */
						s_p1x = p1x;
    5fcc:	c0 92 00 23 	sts	0x2300, r12	; 0x802300 <s_p1x.7735>
						s_p1y = p1y;
    5fd0:	10 93 01 23 	sts	0x2301, r17	; 0x802301 <s_p1y.7736>
						s_p2x = p2x;
    5fd4:	d0 92 fe 22 	sts	0x22FE, r13	; 0x8022fe <s_p2x.7737>
						s_p2y = p2y;
    5fd8:	10 93 ff 22 	sts	0x22FF, r17	; 0x8022ff <s_p2y.7738>
						s_p3x = p3x;
    5fdc:	d0 92 fc 22 	sts	0x22FC, r13	; 0x8022fc <s_p3x.7739>
						s_p3y = p3y;
    5fe0:	f0 92 fd 22 	sts	0x22FD, r15	; 0x8022fd <s_p3y.7740>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5fe4:	8f b7       	in	r24, 0x3f	; 63
    5fe6:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    5fe8:	f8 94       	cli
	return flags;
    5fea:	2f 81       	ldd	r18, Y+7	; 0x07
					static float s_rads_y = 0.f;
					static float s_rads_z = 0.f;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    5fec:	60 91 2e 26 	lds	r22, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    5ff0:	70 91 2f 26 	lds	r23, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5ff4:	80 91 30 26 	lds	r24, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5ff8:	90 91 31 26 	lds	r25, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    5ffc:	80 90 2a 26 	lds	r8, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    6000:	90 90 2b 26 	lds	r9, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    6004:	a0 90 2c 26 	lds	r10, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    6008:	b0 90 2d 26 	lds	r11, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
					int32_t l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    600c:	c0 90 26 26 	lds	r12, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    6010:	d0 90 27 26 	lds	r13, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    6014:	e0 90 28 26 	lds	r14, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    6018:	f0 90 29 26 	lds	r15, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    601c:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
    601e:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    6022:	2b ed       	ldi	r18, 0xDB	; 219
    6024:	3f e0       	ldi	r19, 0x0F	; 15
    6026:	49 e4       	ldi	r20, 0x49	; 73
    6028:	50 e4       	ldi	r21, 0x40	; 64
    602a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    602e:	20 e0       	ldi	r18, 0x00	; 0
    6030:	38 ec       	ldi	r19, 0xC8	; 200
    6032:	4f e2       	ldi	r20, 0x2F	; 47
    6034:	58 e4       	ldi	r21, 0x48	; 72
    6036:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    603a:	6b 87       	std	Y+11, r22	; 0x0b
    603c:	7c 87       	std	Y+12, r23	; 0x0c
    603e:	8d 87       	std	Y+13, r24	; 0x0d
    6040:	9e 87       	std	Y+14, r25	; 0x0e
					float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
    6042:	c5 01       	movw	r24, r10
    6044:	b4 01       	movw	r22, r8
    6046:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    604a:	2b ed       	ldi	r18, 0xDB	; 219
    604c:	3f e0       	ldi	r19, 0x0F	; 15
    604e:	49 e4       	ldi	r20, 0x49	; 73
    6050:	50 e4       	ldi	r21, 0x40	; 64
    6052:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    6056:	20 e0       	ldi	r18, 0x00	; 0
    6058:	38 ec       	ldi	r19, 0xC8	; 200
    605a:	4f e2       	ldi	r20, 0x2F	; 47
    605c:	58 e4       	ldi	r21, 0x48	; 72
    605e:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    6062:	6b 8b       	std	Y+19, r22	; 0x13
    6064:	7c 8b       	std	Y+20, r23	; 0x14
    6066:	8d 8b       	std	Y+21, r24	; 0x15
    6068:	9e 8b       	std	Y+22, r25	; 0x16
					float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
    606a:	c7 01       	movw	r24, r14
    606c:	b6 01       	movw	r22, r12
    606e:	0e 94 cd 64 	call	0xc99a	; 0xc99a <__floatsisf>
    6072:	2b ed       	ldi	r18, 0xDB	; 219
    6074:	3f e0       	ldi	r19, 0x0F	; 15
    6076:	49 e4       	ldi	r20, 0x49	; 73
    6078:	50 e4       	ldi	r21, 0x40	; 64
    607a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    607e:	20 e0       	ldi	r18, 0x00	; 0
    6080:	38 ec       	ldi	r19, 0xC8	; 200
    6082:	4f e2       	ldi	r20, 0x2F	; 47
    6084:	58 e4       	ldi	r21, 0x48	; 72
    6086:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    608a:	6f 87       	std	Y+15, r22	; 0x0f
    608c:	78 8b       	std	Y+16, r23	; 0x10
    608e:	89 8b       	std	Y+17, r24	; 0x11
    6090:	9a 8b       	std	Y+18, r25	; 0x12

					/* Remove old lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
    6092:	c0 90 f8 22 	lds	r12, 0x22F8	; 0x8022f8 <s_rads_x.7755>
    6096:	d0 90 f9 22 	lds	r13, 0x22F9	; 0x8022f9 <s_rads_x.7755+0x1>
    609a:	e0 90 fa 22 	lds	r14, 0x22FA	; 0x8022fa <s_rads_x.7755+0x2>
    609e:	f0 90 fb 22 	lds	r15, 0x22FB	; 0x8022fb <s_rads_x.7755+0x3>
    60a2:	c7 01       	movw	r24, r14
    60a4:	b6 01       	movw	r22, r12
    60a6:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    60aa:	4b 01       	movw	r8, r22
    60ac:	5c 01       	movw	r10, r24
    60ae:	c7 01       	movw	r24, r14
    60b0:	b6 01       	movw	r22, r12
    60b2:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    60b6:	6b 01       	movw	r12, r22
    60b8:	7c 01       	movw	r14, r24
    60ba:	20 e0       	ldi	r18, 0x00	; 0
    60bc:	30 e0       	ldi	r19, 0x00	; 0
    60be:	40 e4       	ldi	r20, 0x40	; 64
    60c0:	51 e4       	ldi	r21, 0x41	; 65
    60c2:	c5 01       	movw	r24, r10
    60c4:	b4 01       	movw	r22, r8
    60c6:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    60ca:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    60ce:	0f 2e       	mov	r0, r31
    60d0:	f4 e6       	ldi	r31, 0x64	; 100
    60d2:	3f 2e       	mov	r3, r31
    60d4:	f0 2d       	mov	r31, r0
    60d6:	13 2d       	mov	r17, r3
    60d8:	16 1b       	sub	r17, r22
    60da:	20 e0       	ldi	r18, 0x00	; 0
    60dc:	30 e0       	ldi	r19, 0x00	; 0
    60de:	40 e4       	ldi	r20, 0x40	; 64
    60e0:	51 e4       	ldi	r21, 0x41	; 65
    60e2:	c7 01       	movw	r24, r14
    60e4:	b6 01       	movw	r22, r12
    60e6:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    60ea:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    60ee:	46 e9       	ldi	r20, 0x96	; 150
    60f0:	46 1b       	sub	r20, r22
    60f2:	00 e0       	ldi	r16, 0x00	; 0
    60f4:	21 2f       	mov	r18, r17
    60f6:	64 e6       	ldi	r22, 0x64	; 100
    60f8:	86 e9       	ldi	r24, 0x96	; 150
    60fa:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
    60fe:	c0 90 f4 22 	lds	r12, 0x22F4	; 0x8022f4 <s_rads_y.7756>
    6102:	d0 90 f5 22 	lds	r13, 0x22F5	; 0x8022f5 <s_rads_y.7756+0x1>
    6106:	e0 90 f6 22 	lds	r14, 0x22F6	; 0x8022f6 <s_rads_y.7756+0x2>
    610a:	f0 90 f7 22 	lds	r15, 0x22F7	; 0x8022f7 <s_rads_y.7756+0x3>
    610e:	c7 01       	movw	r24, r14
    6110:	b6 01       	movw	r22, r12
    6112:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    6116:	4b 01       	movw	r8, r22
    6118:	5c 01       	movw	r10, r24
    611a:	c7 01       	movw	r24, r14
    611c:	b6 01       	movw	r22, r12
    611e:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    6122:	6b 01       	movw	r12, r22
    6124:	7c 01       	movw	r14, r24
    6126:	20 e0       	ldi	r18, 0x00	; 0
    6128:	30 e0       	ldi	r19, 0x00	; 0
    612a:	40 e4       	ldi	r20, 0x40	; 64
    612c:	51 e4       	ldi	r21, 0x41	; 65
    612e:	c5 01       	movw	r24, r10
    6130:	b4 01       	movw	r22, r8
    6132:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    6136:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    613a:	13 2d       	mov	r17, r3
    613c:	16 1b       	sub	r17, r22
    613e:	20 e0       	ldi	r18, 0x00	; 0
    6140:	30 e0       	ldi	r19, 0x00	; 0
    6142:	40 e4       	ldi	r20, 0x40	; 64
    6144:	51 e4       	ldi	r21, 0x41	; 65
    6146:	c7 01       	movw	r24, r14
    6148:	b6 01       	movw	r22, r12
    614a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    614e:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    6152:	44 eb       	ldi	r20, 0xB4	; 180
    6154:	46 0f       	add	r20, r22
    6156:	21 2f       	mov	r18, r17
    6158:	64 e6       	ldi	r22, 0x64	; 100
    615a:	84 eb       	ldi	r24, 0xB4	; 180
    615c:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
    6160:	c0 90 f0 22 	lds	r12, 0x22F0	; 0x8022f0 <s_rads_z.7757>
    6164:	d0 90 f1 22 	lds	r13, 0x22F1	; 0x8022f1 <s_rads_z.7757+0x1>
    6168:	e0 90 f2 22 	lds	r14, 0x22F2	; 0x8022f2 <s_rads_z.7757+0x2>
    616c:	f0 90 f3 22 	lds	r15, 0x22F3	; 0x8022f3 <s_rads_z.7757+0x3>
    6170:	c7 01       	movw	r24, r14
    6172:	b6 01       	movw	r22, r12
    6174:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    6178:	4b 01       	movw	r8, r22
    617a:	5c 01       	movw	r10, r24
    617c:	c7 01       	movw	r24, r14
    617e:	b6 01       	movw	r22, r12
    6180:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    6184:	6b 01       	movw	r12, r22
    6186:	7c 01       	movw	r14, r24
    6188:	20 e0       	ldi	r18, 0x00	; 0
    618a:	30 e0       	ldi	r19, 0x00	; 0
    618c:	40 e4       	ldi	r20, 0x40	; 64
    618e:	51 e4       	ldi	r21, 0x41	; 65
    6190:	c5 01       	movw	r24, r10
    6192:	b4 01       	movw	r22, r8
    6194:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    6198:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    619c:	13 2d       	mov	r17, r3
    619e:	16 1b       	sub	r17, r22
    61a0:	20 e0       	ldi	r18, 0x00	; 0
    61a2:	30 e0       	ldi	r19, 0x00	; 0
    61a4:	40 e4       	ldi	r20, 0x40	; 64
    61a6:	51 e4       	ldi	r21, 0x41	; 65
    61a8:	c7 01       	movw	r24, r14
    61aa:	b6 01       	movw	r22, r12
    61ac:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    61b0:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    61b4:	42 2d       	mov	r20, r2
    61b6:	46 1b       	sub	r20, r22
    61b8:	21 2f       	mov	r18, r17
    61ba:	64 e6       	ldi	r22, 0x64	; 100
    61bc:	82 ed       	ldi	r24, 0xD2	; 210
    61be:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

					/* Draw new lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
    61c2:	6b 85       	ldd	r22, Y+11	; 0x0b
    61c4:	7c 85       	ldd	r23, Y+12	; 0x0c
    61c6:	8d 85       	ldd	r24, Y+13	; 0x0d
    61c8:	9e 85       	ldd	r25, Y+14	; 0x0e
    61ca:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    61ce:	4b 01       	movw	r8, r22
    61d0:	5c 01       	movw	r10, r24
    61d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    61d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    61d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    61d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    61da:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    61de:	6b 01       	movw	r12, r22
    61e0:	7c 01       	movw	r14, r24
    61e2:	20 e0       	ldi	r18, 0x00	; 0
    61e4:	30 e0       	ldi	r19, 0x00	; 0
    61e6:	40 e4       	ldi	r20, 0x40	; 64
    61e8:	51 e4       	ldi	r21, 0x41	; 65
    61ea:	c5 01       	movw	r24, r10
    61ec:	b4 01       	movw	r22, r8
    61ee:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    61f2:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    61f6:	13 2d       	mov	r17, r3
    61f8:	16 1b       	sub	r17, r22
    61fa:	20 e0       	ldi	r18, 0x00	; 0
    61fc:	30 e0       	ldi	r19, 0x00	; 0
    61fe:	40 e4       	ldi	r20, 0x40	; 64
    6200:	51 e4       	ldi	r21, 0x41	; 65
    6202:	c7 01       	movw	r24, r14
    6204:	b6 01       	movw	r22, r12
    6206:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    620a:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    620e:	46 e9       	ldi	r20, 0x96	; 150
    6210:	46 1b       	sub	r20, r22
    6212:	01 e0       	ldi	r16, 0x01	; 1
    6214:	21 2f       	mov	r18, r17
    6216:	64 e6       	ldi	r22, 0x64	; 100
    6218:	86 e9       	ldi	r24, 0x96	; 150
    621a:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
    621e:	6b 89       	ldd	r22, Y+19	; 0x13
    6220:	7c 89       	ldd	r23, Y+20	; 0x14
    6222:	8d 89       	ldd	r24, Y+21	; 0x15
    6224:	9e 89       	ldd	r25, Y+22	; 0x16
    6226:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    622a:	4b 01       	movw	r8, r22
    622c:	5c 01       	movw	r10, r24
    622e:	6b 89       	ldd	r22, Y+19	; 0x13
    6230:	7c 89       	ldd	r23, Y+20	; 0x14
    6232:	8d 89       	ldd	r24, Y+21	; 0x15
    6234:	9e 89       	ldd	r25, Y+22	; 0x16
    6236:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    623a:	6b 01       	movw	r12, r22
    623c:	7c 01       	movw	r14, r24
    623e:	20 e0       	ldi	r18, 0x00	; 0
    6240:	30 e0       	ldi	r19, 0x00	; 0
    6242:	40 e4       	ldi	r20, 0x40	; 64
    6244:	51 e4       	ldi	r21, 0x41	; 65
    6246:	c5 01       	movw	r24, r10
    6248:	b4 01       	movw	r22, r8
    624a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    624e:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    6252:	13 2d       	mov	r17, r3
    6254:	16 1b       	sub	r17, r22
    6256:	20 e0       	ldi	r18, 0x00	; 0
    6258:	30 e0       	ldi	r19, 0x00	; 0
    625a:	40 e4       	ldi	r20, 0x40	; 64
    625c:	51 e4       	ldi	r21, 0x41	; 65
    625e:	c7 01       	movw	r24, r14
    6260:	b6 01       	movw	r22, r12
    6262:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    6266:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    626a:	44 eb       	ldi	r20, 0xB4	; 180
    626c:	46 0f       	add	r20, r22
    626e:	21 2f       	mov	r18, r17
    6270:	64 e6       	ldi	r22, 0x64	; 100
    6272:	84 eb       	ldi	r24, 0xB4	; 180
    6274:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
    6278:	6f 85       	ldd	r22, Y+15	; 0x0f
    627a:	78 89       	ldd	r23, Y+16	; 0x10
    627c:	89 89       	ldd	r24, Y+17	; 0x11
    627e:	9a 89       	ldd	r25, Y+18	; 0x12
    6280:	0e 94 2f 64 	call	0xc85e	; 0xc85e <cos>
    6284:	4b 01       	movw	r8, r22
    6286:	5c 01       	movw	r10, r24
    6288:	6f 85       	ldd	r22, Y+15	; 0x0f
    628a:	78 89       	ldd	r23, Y+16	; 0x10
    628c:	89 89       	ldd	r24, Y+17	; 0x11
    628e:	9a 89       	ldd	r25, Y+18	; 0x12
    6290:	0e 94 69 66 	call	0xccd2	; 0xccd2 <sin>
    6294:	6b 01       	movw	r12, r22
    6296:	7c 01       	movw	r14, r24
    6298:	20 e0       	ldi	r18, 0x00	; 0
    629a:	30 e0       	ldi	r19, 0x00	; 0
    629c:	40 e4       	ldi	r20, 0x40	; 64
    629e:	51 e4       	ldi	r21, 0x41	; 65
    62a0:	c5 01       	movw	r24, r10
    62a2:	b4 01       	movw	r22, r8
    62a4:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    62a8:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    62ac:	13 2d       	mov	r17, r3
    62ae:	16 1b       	sub	r17, r22
    62b0:	20 e0       	ldi	r18, 0x00	; 0
    62b2:	30 e0       	ldi	r19, 0x00	; 0
    62b4:	40 e4       	ldi	r20, 0x40	; 64
    62b6:	51 e4       	ldi	r21, 0x41	; 65
    62b8:	c7 01       	movw	r24, r14
    62ba:	b6 01       	movw	r22, r12
    62bc:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    62c0:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    62c4:	42 2d       	mov	r20, r2
    62c6:	46 1b       	sub	r20, r22
    62c8:	21 2f       	mov	r18, r17
    62ca:	64 e6       	ldi	r22, 0x64	; 100
    62cc:	82 ed       	ldi	r24, 0xD2	; 210
    62ce:	0e 94 01 1f 	call	0x3e02	; 0x3e02 <task_twi2_lcd_line>

					/* Store new set */
					s_rads_x = rads_x;
    62d2:	8b 85       	ldd	r24, Y+11	; 0x0b
    62d4:	9c 85       	ldd	r25, Y+12	; 0x0c
    62d6:	ad 85       	ldd	r26, Y+13	; 0x0d
    62d8:	be 85       	ldd	r27, Y+14	; 0x0e
    62da:	80 93 f8 22 	sts	0x22F8, r24	; 0x8022f8 <s_rads_x.7755>
    62de:	90 93 f9 22 	sts	0x22F9, r25	; 0x8022f9 <s_rads_x.7755+0x1>
    62e2:	a0 93 fa 22 	sts	0x22FA, r26	; 0x8022fa <s_rads_x.7755+0x2>
    62e6:	b0 93 fb 22 	sts	0x22FB, r27	; 0x8022fb <s_rads_x.7755+0x3>
					s_rads_y = rads_y;
    62ea:	2b 89       	ldd	r18, Y+19	; 0x13
    62ec:	3c 89       	ldd	r19, Y+20	; 0x14
    62ee:	4d 89       	ldd	r20, Y+21	; 0x15
    62f0:	5e 89       	ldd	r21, Y+22	; 0x16
    62f2:	20 93 f4 22 	sts	0x22F4, r18	; 0x8022f4 <s_rads_y.7756>
    62f6:	30 93 f5 22 	sts	0x22F5, r19	; 0x8022f5 <s_rads_y.7756+0x1>
    62fa:	40 93 f6 22 	sts	0x22F6, r20	; 0x8022f6 <s_rads_y.7756+0x2>
    62fe:	50 93 f7 22 	sts	0x22F7, r21	; 0x8022f7 <s_rads_y.7756+0x3>
					s_rads_z = rads_z;
    6302:	8f 85       	ldd	r24, Y+15	; 0x0f
    6304:	98 89       	ldd	r25, Y+16	; 0x10
    6306:	a9 89       	ldd	r26, Y+17	; 0x11
    6308:	ba 89       	ldd	r27, Y+18	; 0x12
    630a:	80 93 f0 22 	sts	0x22F0, r24	; 0x8022f0 <s_rads_z.7757>
    630e:	90 93 f1 22 	sts	0x22F1, r25	; 0x8022f1 <s_rads_z.7757+0x1>
    6312:	a0 93 f2 22 	sts	0x22F2, r26	; 0x8022f2 <s_rads_z.7757+0x2>
    6316:	b0 93 f3 22 	sts	0x22F3, r27	; 0x8022f3 <s_rads_z.7757+0x3>
				}
			}

			/* Update same text line each second when no Gfx data is drawn */
			if (g_adc_enabled) {
    631a:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    631e:	88 23       	and	r24, r24
    6320:	09 f4       	brne	.+2      	; 0x6324 <__stack+0x325>
    6322:	e2 c0       	rjmp	.+452    	; 0x64e8 <__stack+0x4e9>
				if ((s_lcd_entry_cnt % 8) == 1) {
    6324:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7703>
    6328:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    632c:	87 70       	andi	r24, 0x07	; 7
    632e:	99 27       	eor	r25, r25
    6330:	81 30       	cpi	r24, 0x01	; 1
    6332:	91 05       	cpc	r25, r1
    6334:	09 f0       	breq	.+2      	; 0x6338 <__stack+0x339>
    6336:	4a c0       	rjmp	.+148    	; 0x63cc <__stack+0x3cd>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6338:	8f b7       	in	r24, 0x3f	; 63
    633a:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    633c:	f8 94       	cli
	return flags;
    633e:	8d 81       	ldd	r24, Y+5	; 0x05
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    6340:	c0 90 6b 25 	lds	r12, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    6344:	d0 90 6c 25 	lds	r13, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
					int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    6348:	e0 90 75 25 	lds	r14, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    634c:	f0 90 76 25 	lds	r15, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6350:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_TEMP */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_temp_deg_100 / 100,      (l_adc_temp_deg_100 / 10) % 10,  "%02d.%01d");
    6352:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    6356:	81 e0       	ldi	r24, 0x01	; 1
    6358:	83 0f       	add	r24, r19
    635a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    635e:	ea e0       	ldi	r30, 0x0A	; 10
    6360:	f0 e0       	ldi	r31, 0x00	; 0
    6362:	c6 01       	movw	r24, r12
    6364:	bf 01       	movw	r22, r30
    6366:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    636a:	cb 01       	movw	r24, r22
    636c:	bf 01       	movw	r22, r30
    636e:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    6372:	fc 01       	movw	r30, r24
    6374:	c6 01       	movw	r24, r12
    6376:	64 e6       	ldi	r22, 0x64	; 100
    6378:	70 e0       	ldi	r23, 0x00	; 0
    637a:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    637e:	ab 01       	movw	r20, r22
    6380:	33 0f       	add	r19, r19
    6382:	83 2f       	mov	r24, r19
    6384:	88 0f       	add	r24, r24
    6386:	88 0f       	add	r24, r24
    6388:	63 2f       	mov	r22, r19
    638a:	68 0f       	add	r22, r24
    638c:	06 eb       	ldi	r16, 0xB6	; 182
    638e:	11 e2       	ldi	r17, 0x21	; 33
    6390:	9f 01       	movw	r18, r30
    6392:	8c e3       	ldi	r24, 0x3C	; 60
    6394:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>

					/* ADC_5V0 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_5v0_volt_1000 / 1000,     l_adc_5v0_volt_1000 % 1000,     "%1d.%03d");
    6398:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    639c:	81 e0       	ldi	r24, 0x01	; 1
    639e:	83 0f       	add	r24, r19
    63a0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    63a4:	c7 01       	movw	r24, r14
    63a6:	68 ee       	ldi	r22, 0xE8	; 232
    63a8:	73 e0       	ldi	r23, 0x03	; 3
    63aa:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    63ae:	ab 01       	movw	r20, r22
    63b0:	fc 01       	movw	r30, r24
    63b2:	33 0f       	add	r19, r19
    63b4:	93 2f       	mov	r25, r19
    63b6:	99 0f       	add	r25, r25
    63b8:	99 0f       	add	r25, r25
    63ba:	63 2f       	mov	r22, r19
    63bc:	69 0f       	add	r22, r25
    63be:	00 ec       	ldi	r16, 0xC0	; 192
    63c0:	11 e2       	ldi	r17, 0x21	; 33
    63c2:	9f 01       	movw	r18, r30
    63c4:	8c e3       	ldi	r24, 0x3C	; 60
    63c6:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>
    63ca:	8e c0       	rjmp	.+284    	; 0x64e8 <__stack+0x4e9>

				} else if ((s_lcd_entry_cnt % 8) == 2) {
    63cc:	82 30       	cpi	r24, 0x02	; 2
    63ce:	91 05       	cpc	r25, r1
    63d0:	09 f0       	breq	.+2      	; 0x63d4 <__stack+0x3d5>
    63d2:	3f c0       	rjmp	.+126    	; 0x6452 <__stack+0x453>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    63d4:	8f b7       	in	r24, 0x3f	; 63
    63d6:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    63d8:	f8 94       	cli
	return flags;
    63da:	2c 81       	ldd	r18, Y+4	; 0x04
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    63dc:	80 91 73 25 	lds	r24, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    63e0:	90 91 74 25 	lds	r25, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
					int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    63e4:	c0 90 77 25 	lds	r12, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    63e8:	d0 90 78 25 	lds	r13, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    63ec:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_VBAT */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vbat_volt_1000 / 1000,    l_adc_vbat_volt_1000 % 1000,    "%1d.%03d");
    63ee:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    63f2:	21 e0       	ldi	r18, 0x01	; 1
    63f4:	23 0f       	add	r18, r19
    63f6:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7706>
    63fa:	0f 2e       	mov	r0, r31
    63fc:	f8 ee       	ldi	r31, 0xE8	; 232
    63fe:	ef 2e       	mov	r14, r31
    6400:	f3 e0       	ldi	r31, 0x03	; 3
    6402:	ff 2e       	mov	r15, r31
    6404:	f0 2d       	mov	r31, r0
    6406:	b7 01       	movw	r22, r14
    6408:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    640c:	ab 01       	movw	r20, r22
    640e:	33 0f       	add	r19, r19
    6410:	63 2f       	mov	r22, r19
    6412:	66 0f       	add	r22, r22
    6414:	66 0f       	add	r22, r22
    6416:	63 0f       	add	r22, r19
    6418:	00 ec       	ldi	r16, 0xC0	; 192
    641a:	11 e2       	ldi	r17, 0x21	; 33
    641c:	9c 01       	movw	r18, r24
    641e:	8c e3       	ldi	r24, 0x3C	; 60
    6420:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>

					/* ADC_VCTCXO */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vctcxo_volt_1000 / 1000,  l_adc_vctcxo_volt_1000 % 1000,  "%1d.%03d");
    6424:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    6428:	81 e0       	ldi	r24, 0x01	; 1
    642a:	83 0f       	add	r24, r19
    642c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    6430:	c6 01       	movw	r24, r12
    6432:	b7 01       	movw	r22, r14
    6434:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    6438:	ab 01       	movw	r20, r22
    643a:	fc 01       	movw	r30, r24
    643c:	33 0f       	add	r19, r19
    643e:	93 2f       	mov	r25, r19
    6440:	99 0f       	add	r25, r25
    6442:	99 0f       	add	r25, r25
    6444:	63 2f       	mov	r22, r19
    6446:	69 0f       	add	r22, r25
    6448:	9f 01       	movw	r18, r30
    644a:	8c e3       	ldi	r24, 0x3C	; 60
    644c:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>
    6450:	4b c0       	rjmp	.+150    	; 0x64e8 <__stack+0x4e9>

				} else if ((s_lcd_entry_cnt % 8) == 3) {
    6452:	83 30       	cpi	r24, 0x03	; 3
    6454:	91 05       	cpc	r25, r1
    6456:	09 f0       	breq	.+2      	; 0x645a <__stack+0x45b>
    6458:	3f c0       	rjmp	.+126    	; 0x64d8 <__stack+0x4d9>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    645a:	8f b7       	in	r24, 0x3f	; 63
    645c:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    645e:	f8 94       	cli
	return flags;
    6460:	2b 81       	ldd	r18, Y+3	; 0x03
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    6462:	80 91 71 25 	lds	r24, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    6466:	90 91 72 25 	lds	r25, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
					int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    646a:	c0 90 6f 25 	lds	r12, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    646e:	d0 90 70 25 	lds	r13, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6472:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_IO_ADC4 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc4_volt_1000 / 1000, l_adc_io_adc4_volt_1000 % 1000, "%1d.%03d");
    6474:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    6478:	21 e0       	ldi	r18, 0x01	; 1
    647a:	23 0f       	add	r18, r19
    647c:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7706>
    6480:	0f 2e       	mov	r0, r31
    6482:	f8 ee       	ldi	r31, 0xE8	; 232
    6484:	ef 2e       	mov	r14, r31
    6486:	f3 e0       	ldi	r31, 0x03	; 3
    6488:	ff 2e       	mov	r15, r31
    648a:	f0 2d       	mov	r31, r0
    648c:	b7 01       	movw	r22, r14
    648e:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    6492:	ab 01       	movw	r20, r22
    6494:	33 0f       	add	r19, r19
    6496:	63 2f       	mov	r22, r19
    6498:	66 0f       	add	r22, r22
    649a:	66 0f       	add	r22, r22
    649c:	63 0f       	add	r22, r19
    649e:	00 ec       	ldi	r16, 0xC0	; 192
    64a0:	11 e2       	ldi	r17, 0x21	; 33
    64a2:	9c 01       	movw	r18, r24
    64a4:	8c e3       	ldi	r24, 0x3C	; 60
    64a6:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>

					/* ADC_IO_ADC5 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc5_volt_1000 / 1000, l_adc_io_adc5_volt_1000 % 1000, "%1d.%03d");
    64aa:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    64ae:	81 e0       	ldi	r24, 0x01	; 1
    64b0:	83 0f       	add	r24, r19
    64b2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    64b6:	c6 01       	movw	r24, r12
    64b8:	b7 01       	movw	r22, r14
    64ba:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    64be:	ab 01       	movw	r20, r22
    64c0:	fc 01       	movw	r30, r24
    64c2:	33 0f       	add	r19, r19
    64c4:	93 2f       	mov	r25, r19
    64c6:	99 0f       	add	r25, r25
    64c8:	99 0f       	add	r25, r25
    64ca:	63 2f       	mov	r22, r19
    64cc:	69 0f       	add	r22, r25
    64ce:	9f 01       	movw	r18, r30
    64d0:	8c e3       	ldi	r24, 0x3C	; 60
    64d2:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>
    64d6:	08 c0       	rjmp	.+16     	; 0x64e8 <__stack+0x4e9>

				} else if ((s_lcd_entry_cnt % 8) == 5) {
    64d8:	05 97       	sbiw	r24, 0x05	; 5
    64da:	31 f4       	brne	.+12     	; 0x64e8 <__stack+0x4e9>
					cpu_irq_restore(flags);

					/* ADC_SILENCE */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_silence_volt_1000 / 1000, l_adc_silence_volt_1000 % 1000, "%1d.%03d");
					#else
					s_line++;
    64dc:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_line.7706>
    64e0:	8f 5f       	subi	r24, 0xFF	; 255
    64e2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    64e6:	93 c0       	rjmp	.+294    	; 0x660e <__stack+0x60f>
					#endif
				}
			}

			if ((s_lcd_entry_cnt % 8) == 6) {
    64e8:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7703>
    64ec:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7703+0x1>
    64f0:	87 70       	andi	r24, 0x07	; 7
    64f2:	99 27       	eor	r25, r25
    64f4:	86 30       	cpi	r24, 0x06	; 6
    64f6:	91 05       	cpc	r25, r1
    64f8:	09 f0       	breq	.+2      	; 0x64fc <__stack+0x4fd>
    64fa:	4a c0       	rjmp	.+148    	; 0x6590 <__stack+0x591>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    64fc:	8f b7       	in	r24, 0x3f	; 63
    64fe:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    6500:	f8 94       	cli
	return flags;
    6502:	2a 81       	ldd	r18, Y+2	; 0x02
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    6504:	60 91 f1 25 	lds	r22, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    6508:	70 91 f2 25 	lds	r23, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    650c:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    6510:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
				int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    6514:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    6518:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    651c:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    6520:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6524:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				s_line = 9;

				/* Baro_Temp */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_temp_100 / 100,     l_twi1_baro_temp_100 % 100,     "%02ld.%02ld");
    6526:	2a e0       	ldi	r18, 0x0A	; 10
    6528:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7706>
    652c:	24 e6       	ldi	r18, 0x64	; 100
    652e:	30 e0       	ldi	r19, 0x00	; 0
    6530:	40 e0       	ldi	r20, 0x00	; 0
    6532:	50 e0       	ldi	r21, 0x00	; 0
    6534:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    6538:	0f 2e       	mov	r0, r31
    653a:	f9 ec       	ldi	r31, 0xC9	; 201
    653c:	cf 2e       	mov	r12, r31
    653e:	f1 e2       	ldi	r31, 0x21	; 33
    6540:	df 2e       	mov	r13, r31
    6542:	f0 2d       	mov	r31, r0
    6544:	7b 01       	movw	r14, r22
    6546:	8c 01       	movw	r16, r24
    6548:	6a e5       	ldi	r22, 0x5A	; 90
    654a:	8c e3       	ldi	r24, 0x3C	; 60
    654c:	0e 94 8e 1f 	call	0x3f1c	; 0x3f1c <task_twi2_lcd_print_format_uint32>

				/* Baro_P */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_p_100 / 100,        l_twi1_baro_p_100 % 100,        "%04ld.%02ld");
    6550:	10 91 06 20 	lds	r17, 0x2006	; 0x802006 <s_line.7706>
    6554:	81 e0       	ldi	r24, 0x01	; 1
    6556:	81 0f       	add	r24, r17
    6558:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    655c:	c5 01       	movw	r24, r10
    655e:	b4 01       	movw	r22, r8
    6560:	24 e6       	ldi	r18, 0x64	; 100
    6562:	30 e0       	ldi	r19, 0x00	; 0
    6564:	40 e0       	ldi	r20, 0x00	; 0
    6566:	50 e0       	ldi	r21, 0x00	; 0
    6568:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    656c:	11 0f       	add	r17, r17
    656e:	e1 2f       	mov	r30, r17
    6570:	ee 0f       	add	r30, r30
    6572:	ee 0f       	add	r30, r30
    6574:	e1 0f       	add	r30, r17
    6576:	0f 2e       	mov	r0, r31
    6578:	f5 ed       	ldi	r31, 0xD5	; 213
    657a:	cf 2e       	mov	r12, r31
    657c:	f1 e2       	ldi	r31, 0x21	; 33
    657e:	df 2e       	mov	r13, r31
    6580:	f0 2d       	mov	r31, r0
    6582:	7b 01       	movw	r14, r22
    6584:	8c 01       	movw	r16, r24
    6586:	6e 2f       	mov	r22, r30
    6588:	8c e3       	ldi	r24, 0x3C	; 60
    658a:	0e 94 8e 1f 	call	0x3f1c	; 0x3f1c <task_twi2_lcd_print_format_uint32>
    658e:	3f c0       	rjmp	.+126    	; 0x660e <__stack+0x60f>

			} else if ((s_lcd_entry_cnt % 8) == 7) {
    6590:	07 97       	sbiw	r24, 0x07	; 7
    6592:	e9 f5       	brne	.+122    	; 0x660e <__stack+0x60f>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6594:	8f b7       	in	r24, 0x3f	; 63
    6596:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6598:	f8 94       	cli
	return flags;
    659a:	29 81       	ldd	r18, Y+1	; 0x01
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    659c:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    65a0:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
				int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    65a4:	c0 90 e3 25 	lds	r12, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    65a8:	d0 90 e4 25 	lds	r13, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    65ac:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				/* Hygro_Temp */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_T_100 / 100,       l_twi1_hygro_T_100 % 100,       "%02d.%02d");
    65ae:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    65b2:	21 e0       	ldi	r18, 0x01	; 1
    65b4:	23 0f       	add	r18, r19
    65b6:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7706>
    65ba:	0f 2e       	mov	r0, r31
    65bc:	f4 e6       	ldi	r31, 0x64	; 100
    65be:	ef 2e       	mov	r14, r31
    65c0:	f1 2c       	mov	r15, r1
    65c2:	f0 2d       	mov	r31, r0
    65c4:	b7 01       	movw	r22, r14
    65c6:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    65ca:	ab 01       	movw	r20, r22
    65cc:	33 0f       	add	r19, r19
    65ce:	63 2f       	mov	r22, r19
    65d0:	66 0f       	add	r22, r22
    65d2:	66 0f       	add	r22, r22
    65d4:	63 0f       	add	r22, r19
    65d6:	01 ee       	ldi	r16, 0xE1	; 225
    65d8:	11 e2       	ldi	r17, 0x21	; 33
    65da:	9c 01       	movw	r18, r24
    65dc:	8c e3       	ldi	r24, 0x3C	; 60
    65de:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>

				/* Hygro_RH */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_RH_100 / 100,      l_twi1_hygro_RH_100 % 100,      "%02d.%02d");
    65e2:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7706>
    65e6:	81 e0       	ldi	r24, 0x01	; 1
    65e8:	83 0f       	add	r24, r19
    65ea:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7706>
    65ee:	c6 01       	movw	r24, r12
    65f0:	b7 01       	movw	r22, r14
    65f2:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    65f6:	ab 01       	movw	r20, r22
    65f8:	fc 01       	movw	r30, r24
    65fa:	33 0f       	add	r19, r19
    65fc:	93 2f       	mov	r25, r19
    65fe:	99 0f       	add	r25, r25
    6600:	99 0f       	add	r25, r25
    6602:	63 2f       	mov	r22, r19
    6604:	69 0f       	add	r22, r25
    6606:	9f 01       	movw	r18, r30
    6608:	8c e3       	ldi	r24, 0x3C	; 60
    660a:	0e 94 d7 1f 	call	0x3fae	; 0x3fae <task_twi2_lcd_print_format_uint16>
			}

			/* Store last time */
			s_lcd_last = now;
    660e:	40 92 0e 23 	sts	0x230E, r4	; 0x80230e <s_lcd_last.7704>
    6612:	50 92 0f 23 	sts	0x230F, r5	; 0x80230f <s_lcd_last.7704+0x1>
    6616:	60 92 10 23 	sts	0x2310, r6	; 0x802310 <s_lcd_last.7704+0x2>
    661a:	70 92 11 23 	sts	0x2311, r7	; 0x802311 <s_lcd_last.7704+0x3>
    661e:	1f c0       	rjmp	.+62     	; 0x665e <__stack+0x65f>
		}

	} else if (g_twi2_lcd_version == 0x10) {
    6620:	80 31       	cpi	r24, 0x10	; 16
    6622:	e9 f4       	brne	.+58     	; 0x665e <__stack+0x65f>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi2_waitUntilReady();
    6624:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    6628:	e4 e1       	ldi	r30, 0x14	; 20
    662a:	f0 e2       	ldi	r31, 0x20	; 32
    662c:	84 e8       	ldi	r24, 0x84	; 132
    662e:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[0] = 1;
    6630:	ab e1       	ldi	r26, 0x1B	; 27
    6632:	b5 e2       	ldi	r27, 0x25	; 37
    6634:	81 e0       	ldi	r24, 0x01	; 1
    6636:	8c 93       	st	X, r24
		twi2_m_data[1] = 128;
    6638:	80 e8       	ldi	r24, 0x80	; 128
    663a:	11 96       	adiw	r26, 0x01	; 1
    663c:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    663e:	82 e0       	ldi	r24, 0x02	; 2
    6640:	90 e0       	ldi	r25, 0x00	; 0
    6642:	80 87       	std	Z+8, r24	; 0x08
    6644:	91 87       	std	Z+9, r25	; 0x09
    6646:	40 e0       	ldi	r20, 0x00	; 0
    6648:	bf 01       	movw	r22, r30
    664a:	80 e8       	ldi	r24, 0x80	; 128
    664c:	94 e0       	ldi	r25, 0x04	; 4
    664e:	0e 94 c8 3f 	call	0x7f90	; 0x7f90 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    6652:	69 e8       	ldi	r22, 0x89	; 137
    6654:	73 e1       	ldi	r23, 0x13	; 19
    6656:	80 e0       	ldi	r24, 0x00	; 0
    6658:	90 e0       	ldi	r25, 0x00	; 0
    665a:	0e 94 65 1d 	call	0x3aca	; 0x3aca <__portable_avr_delay_cycles>
	}
}
    665e:	66 96       	adiw	r28, 0x16	; 22
    6660:	cd bf       	out	0x3d, r28	; 61
    6662:	de bf       	out	0x3e, r29	; 62
    6664:	df 91       	pop	r29
    6666:	cf 91       	pop	r28
    6668:	1f 91       	pop	r17
    666a:	0f 91       	pop	r16
    666c:	ff 90       	pop	r15
    666e:	ef 90       	pop	r14
    6670:	df 90       	pop	r13
    6672:	cf 90       	pop	r12
    6674:	bf 90       	pop	r11
    6676:	af 90       	pop	r10
    6678:	9f 90       	pop	r9
    667a:	8f 90       	pop	r8
    667c:	7f 90       	pop	r7
    667e:	6f 90       	pop	r6
    6680:	5f 90       	pop	r5
    6682:	4f 90       	pop	r4
    6684:	3f 90       	pop	r3
    6686:	2f 90       	pop	r2
    6688:	08 95       	ret

0000668a <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    668a:	08 95       	ret

0000668c <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    668c:	cf 93       	push	r28
    668e:	df 93       	push	r29
    6690:	1f 92       	push	r1
    6692:	cd b7       	in	r28, 0x3d	; 61
    6694:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6696:	2f b7       	in	r18, 0x3f	; 63
    6698:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    669a:	f8 94       	cli
	return flags;
    669c:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    669e:	28 2f       	mov	r18, r24
    66a0:	39 2f       	mov	r19, r25
    66a2:	21 15       	cp	r18, r1
    66a4:	82 e0       	ldi	r24, 0x02	; 2
    66a6:	38 07       	cpc	r19, r24
    66a8:	29 f4       	brne	.+10     	; 0x66b4 <adc_set_callback+0x28>
		adca_callback = callback;
    66aa:	60 93 9b 27 	sts	0x279B, r22	; 0x80279b <adca_callback>
    66ae:	70 93 9c 27 	sts	0x279C, r23	; 0x80279c <adca_callback+0x1>
    66b2:	07 c0       	rjmp	.+14     	; 0x66c2 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    66b4:	20 34       	cpi	r18, 0x40	; 64
    66b6:	32 40       	sbci	r19, 0x02	; 2
    66b8:	21 f4       	brne	.+8      	; 0x66c2 <adc_set_callback+0x36>
		adcb_callback = callback;
    66ba:	60 93 99 27 	sts	0x2799, r22	; 0x802799 <adcb_callback>
    66be:	70 93 9a 27 	sts	0x279A, r23	; 0x80279a <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    66c2:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    66c4:	0f 90       	pop	r0
    66c6:	df 91       	pop	r29
    66c8:	cf 91       	pop	r28
    66ca:	08 95       	ret

000066cc <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    66cc:	81 15       	cp	r24, r1
    66ce:	22 e0       	ldi	r18, 0x02	; 2
    66d0:	92 07       	cpc	r25, r18
    66d2:	69 f4       	brne	.+26     	; 0x66ee <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    66d4:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    66d8:	91 e0       	ldi	r25, 0x01	; 1
    66da:	98 0f       	add	r25, r24
    66dc:	90 93 1b 23 	sts	0x231B, r25	; 0x80231b <adca_enable_count>
    66e0:	81 11       	cpse	r24, r1
    66e2:	14 c0       	rjmp	.+40     	; 0x670c <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    66e4:	62 e0       	ldi	r22, 0x02	; 2
    66e6:	81 e0       	ldi	r24, 0x01	; 1
    66e8:	0c 94 38 59 	jmp	0xb270	; 0xb270 <sysclk_enable_module>
    66ec:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    66ee:	80 34       	cpi	r24, 0x40	; 64
    66f0:	92 40       	sbci	r25, 0x02	; 2
    66f2:	61 f4       	brne	.+24     	; 0x670c <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    66f4:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    66f8:	91 e0       	ldi	r25, 0x01	; 1
    66fa:	98 0f       	add	r25, r24
    66fc:	90 93 1a 23 	sts	0x231A, r25	; 0x80231a <adcb_enable_count>
    6700:	81 11       	cpse	r24, r1
    6702:	04 c0       	rjmp	.+8      	; 0x670c <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    6704:	62 e0       	ldi	r22, 0x02	; 2
    6706:	82 e0       	ldi	r24, 0x02	; 2
    6708:	0c 94 38 59 	jmp	0xb270	; 0xb270 <sysclk_enable_module>
    670c:	08 95       	ret

0000670e <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    670e:	81 15       	cp	r24, r1
    6710:	22 e0       	ldi	r18, 0x02	; 2
    6712:	92 07       	cpc	r25, r18
    6714:	61 f4       	brne	.+24     	; 0x672e <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    6716:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    671a:	81 50       	subi	r24, 0x01	; 1
    671c:	80 93 1b 23 	sts	0x231B, r24	; 0x80231b <adca_enable_count>
    6720:	81 11       	cpse	r24, r1
    6722:	13 c0       	rjmp	.+38     	; 0x674a <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    6724:	62 e0       	ldi	r22, 0x02	; 2
    6726:	81 e0       	ldi	r24, 0x01	; 1
    6728:	0c 94 4e 59 	jmp	0xb29c	; 0xb29c <sysclk_disable_module>
    672c:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    672e:	80 34       	cpi	r24, 0x40	; 64
    6730:	92 40       	sbci	r25, 0x02	; 2
    6732:	59 f4       	brne	.+22     	; 0x674a <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    6734:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    6738:	81 50       	subi	r24, 0x01	; 1
    673a:	80 93 1a 23 	sts	0x231A, r24	; 0x80231a <adcb_enable_count>
    673e:	81 11       	cpse	r24, r1
    6740:	04 c0       	rjmp	.+8      	; 0x674a <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    6742:	62 e0       	ldi	r22, 0x02	; 2
    6744:	82 e0       	ldi	r24, 0x02	; 2
    6746:	0c 94 4e 59 	jmp	0xb29c	; 0xb29c <sysclk_disable_module>
    674a:	08 95       	ret

0000674c <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    674c:	ef 92       	push	r14
    674e:	ff 92       	push	r15
    6750:	1f 93       	push	r17
    6752:	cf 93       	push	r28
    6754:	df 93       	push	r29
    6756:	1f 92       	push	r1
    6758:	1f 92       	push	r1
    675a:	cd b7       	in	r28, 0x3d	; 61
    675c:	de b7       	in	r29, 0x3e	; 62
    675e:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6760:	8f b7       	in	r24, 0x3f	; 63
    6762:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6764:	f8 94       	cli
	return flags;
    6766:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    6768:	c7 01       	movw	r24, r14
    676a:	b0 df       	rcall	.-160    	; 0x66cc <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    676c:	f7 01       	movw	r30, r14
    676e:	80 81       	ld	r24, Z
    6770:	81 60       	ori	r24, 0x01	; 1
    6772:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6774:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    6776:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    677a:	8f 3f       	cpi	r24, 0xFF	; 255
    677c:	09 f4       	brne	.+2      	; 0x6780 <adc_enable+0x34>
    677e:	ff cf       	rjmp	.-2      	; 0x677e <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6780:	8f b7       	in	r24, 0x3f	; 63
    6782:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    6784:	f8 94       	cli
	return flags;
    6786:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    6788:	ed ea       	ldi	r30, 0xAD	; 173
    678a:	f7 e2       	ldi	r31, 0x27	; 39
    678c:	81 81       	ldd	r24, Z+1	; 0x01
    678e:	8f 5f       	subi	r24, 0xFF	; 255
    6790:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6792:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    6794:	0f 90       	pop	r0
    6796:	0f 90       	pop	r0
    6798:	df 91       	pop	r29
    679a:	cf 91       	pop	r28
    679c:	1f 91       	pop	r17
    679e:	ff 90       	pop	r15
    67a0:	ef 90       	pop	r14
    67a2:	08 95       	ret

000067a4 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    67a4:	1f 93       	push	r17
    67a6:	cf 93       	push	r28
    67a8:	df 93       	push	r29
    67aa:	1f 92       	push	r1
    67ac:	1f 92       	push	r1
    67ae:	cd b7       	in	r28, 0x3d	; 61
    67b0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    67b2:	2f b7       	in	r18, 0x3f	; 63
    67b4:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    67b6:	f8 94       	cli
	return flags;
    67b8:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    67ba:	fc 01       	movw	r30, r24
    67bc:	20 81       	ld	r18, Z
    67be:	2e 7f       	andi	r18, 0xFE	; 254
	adc_disable_clock(adc);
    67c0:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    67c2:	a5 df       	rcall	.-182    	; 0x670e <adc_disable_clock>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    67c4:	1f bf       	out	0x3f, r17	; 63
    67c6:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    67ca:	81 11       	cpse	r24, r1
    67cc:	01 c0       	rjmp	.+2      	; 0x67d0 <adc_disable+0x2c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    67ce:	ff cf       	rjmp	.-2      	; 0x67ce <adc_disable+0x2a>
    67d0:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    67d2:	8a 83       	std	Y+2, r24	; 0x02
	return flags;
    67d4:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    67d6:	9a 81       	ldd	r25, Y+2	; 0x02
    67d8:	ed ea       	ldi	r30, 0xAD	; 173
    67da:	f7 e2       	ldi	r31, 0x27	; 39
    67dc:	81 81       	ldd	r24, Z+1	; 0x01
    67de:	81 50       	subi	r24, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    67e0:	81 83       	std	Z+1, r24	; 0x01
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    67e2:	9f bf       	out	0x3f, r25	; 63
    67e4:	0f 90       	pop	r0
    67e6:	0f 90       	pop	r0
    67e8:	df 91       	pop	r29
    67ea:	cf 91       	pop	r28
    67ec:	1f 91       	pop	r17
    67ee:	08 95       	ret

000067f0 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    67f0:	1f 92       	push	r1
    67f2:	0f 92       	push	r0
    67f4:	0f b6       	in	r0, 0x3f	; 63
    67f6:	0f 92       	push	r0
    67f8:	11 24       	eor	r1, r1
    67fa:	0b b6       	in	r0, 0x3b	; 59
    67fc:	0f 92       	push	r0
    67fe:	2f 93       	push	r18
    6800:	3f 93       	push	r19
    6802:	4f 93       	push	r20
    6804:	5f 93       	push	r21
    6806:	6f 93       	push	r22
    6808:	7f 93       	push	r23
    680a:	8f 93       	push	r24
    680c:	9f 93       	push	r25
    680e:	af 93       	push	r26
    6810:	bf 93       	push	r27
    6812:	ef 93       	push	r30
    6814:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    6816:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    681a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    681e:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6822:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6826:	61 e0       	ldi	r22, 0x01	; 1
    6828:	80 e0       	ldi	r24, 0x00	; 0
    682a:	92 e0       	ldi	r25, 0x02	; 2
    682c:	19 95       	eicall
}
    682e:	ff 91       	pop	r31
    6830:	ef 91       	pop	r30
    6832:	bf 91       	pop	r27
    6834:	af 91       	pop	r26
    6836:	9f 91       	pop	r25
    6838:	8f 91       	pop	r24
    683a:	7f 91       	pop	r23
    683c:	6f 91       	pop	r22
    683e:	5f 91       	pop	r21
    6840:	4f 91       	pop	r20
    6842:	3f 91       	pop	r19
    6844:	2f 91       	pop	r18
    6846:	0f 90       	pop	r0
    6848:	0b be       	out	0x3b, r0	; 59
    684a:	0f 90       	pop	r0
    684c:	0f be       	out	0x3f, r0	; 63
    684e:	0f 90       	pop	r0
    6850:	1f 90       	pop	r1
    6852:	18 95       	reti

00006854 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    6854:	1f 92       	push	r1
    6856:	0f 92       	push	r0
    6858:	0f b6       	in	r0, 0x3f	; 63
    685a:	0f 92       	push	r0
    685c:	11 24       	eor	r1, r1
    685e:	0b b6       	in	r0, 0x3b	; 59
    6860:	0f 92       	push	r0
    6862:	2f 93       	push	r18
    6864:	3f 93       	push	r19
    6866:	4f 93       	push	r20
    6868:	5f 93       	push	r21
    686a:	6f 93       	push	r22
    686c:	7f 93       	push	r23
    686e:	8f 93       	push	r24
    6870:	9f 93       	push	r25
    6872:	af 93       	push	r26
    6874:	bf 93       	push	r27
    6876:	ef 93       	push	r30
    6878:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    687a:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    687e:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    6882:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6886:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    688a:	62 e0       	ldi	r22, 0x02	; 2
    688c:	80 e0       	ldi	r24, 0x00	; 0
    688e:	92 e0       	ldi	r25, 0x02	; 2
    6890:	19 95       	eicall
}
    6892:	ff 91       	pop	r31
    6894:	ef 91       	pop	r30
    6896:	bf 91       	pop	r27
    6898:	af 91       	pop	r26
    689a:	9f 91       	pop	r25
    689c:	8f 91       	pop	r24
    689e:	7f 91       	pop	r23
    68a0:	6f 91       	pop	r22
    68a2:	5f 91       	pop	r21
    68a4:	4f 91       	pop	r20
    68a6:	3f 91       	pop	r19
    68a8:	2f 91       	pop	r18
    68aa:	0f 90       	pop	r0
    68ac:	0b be       	out	0x3b, r0	; 59
    68ae:	0f 90       	pop	r0
    68b0:	0f be       	out	0x3f, r0	; 63
    68b2:	0f 90       	pop	r0
    68b4:	1f 90       	pop	r1
    68b6:	18 95       	reti

000068b8 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    68b8:	1f 92       	push	r1
    68ba:	0f 92       	push	r0
    68bc:	0f b6       	in	r0, 0x3f	; 63
    68be:	0f 92       	push	r0
    68c0:	11 24       	eor	r1, r1
    68c2:	0b b6       	in	r0, 0x3b	; 59
    68c4:	0f 92       	push	r0
    68c6:	2f 93       	push	r18
    68c8:	3f 93       	push	r19
    68ca:	4f 93       	push	r20
    68cc:	5f 93       	push	r21
    68ce:	6f 93       	push	r22
    68d0:	7f 93       	push	r23
    68d2:	8f 93       	push	r24
    68d4:	9f 93       	push	r25
    68d6:	af 93       	push	r26
    68d8:	bf 93       	push	r27
    68da:	ef 93       	push	r30
    68dc:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    68de:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    68e2:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    68e6:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    68ea:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    68ee:	64 e0       	ldi	r22, 0x04	; 4
    68f0:	80 e0       	ldi	r24, 0x00	; 0
    68f2:	92 e0       	ldi	r25, 0x02	; 2
    68f4:	19 95       	eicall
}
    68f6:	ff 91       	pop	r31
    68f8:	ef 91       	pop	r30
    68fa:	bf 91       	pop	r27
    68fc:	af 91       	pop	r26
    68fe:	9f 91       	pop	r25
    6900:	8f 91       	pop	r24
    6902:	7f 91       	pop	r23
    6904:	6f 91       	pop	r22
    6906:	5f 91       	pop	r21
    6908:	4f 91       	pop	r20
    690a:	3f 91       	pop	r19
    690c:	2f 91       	pop	r18
    690e:	0f 90       	pop	r0
    6910:	0b be       	out	0x3b, r0	; 59
    6912:	0f 90       	pop	r0
    6914:	0f be       	out	0x3f, r0	; 63
    6916:	0f 90       	pop	r0
    6918:	1f 90       	pop	r1
    691a:	18 95       	reti

0000691c <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    691c:	1f 92       	push	r1
    691e:	0f 92       	push	r0
    6920:	0f b6       	in	r0, 0x3f	; 63
    6922:	0f 92       	push	r0
    6924:	11 24       	eor	r1, r1
    6926:	0b b6       	in	r0, 0x3b	; 59
    6928:	0f 92       	push	r0
    692a:	2f 93       	push	r18
    692c:	3f 93       	push	r19
    692e:	4f 93       	push	r20
    6930:	5f 93       	push	r21
    6932:	6f 93       	push	r22
    6934:	7f 93       	push	r23
    6936:	8f 93       	push	r24
    6938:	9f 93       	push	r25
    693a:	af 93       	push	r26
    693c:	bf 93       	push	r27
    693e:	ef 93       	push	r30
    6940:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    6942:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    6946:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    694a:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    694e:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6952:	68 e0       	ldi	r22, 0x08	; 8
    6954:	80 e0       	ldi	r24, 0x00	; 0
    6956:	92 e0       	ldi	r25, 0x02	; 2
    6958:	19 95       	eicall
}
    695a:	ff 91       	pop	r31
    695c:	ef 91       	pop	r30
    695e:	bf 91       	pop	r27
    6960:	af 91       	pop	r26
    6962:	9f 91       	pop	r25
    6964:	8f 91       	pop	r24
    6966:	7f 91       	pop	r23
    6968:	6f 91       	pop	r22
    696a:	5f 91       	pop	r21
    696c:	4f 91       	pop	r20
    696e:	3f 91       	pop	r19
    6970:	2f 91       	pop	r18
    6972:	0f 90       	pop	r0
    6974:	0b be       	out	0x3b, r0	; 59
    6976:	0f 90       	pop	r0
    6978:	0f be       	out	0x3f, r0	; 63
    697a:	0f 90       	pop	r0
    697c:	1f 90       	pop	r1
    697e:	18 95       	reti

00006980 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    6980:	1f 92       	push	r1
    6982:	0f 92       	push	r0
    6984:	0f b6       	in	r0, 0x3f	; 63
    6986:	0f 92       	push	r0
    6988:	11 24       	eor	r1, r1
    698a:	0b b6       	in	r0, 0x3b	; 59
    698c:	0f 92       	push	r0
    698e:	2f 93       	push	r18
    6990:	3f 93       	push	r19
    6992:	4f 93       	push	r20
    6994:	5f 93       	push	r21
    6996:	6f 93       	push	r22
    6998:	7f 93       	push	r23
    699a:	8f 93       	push	r24
    699c:	9f 93       	push	r25
    699e:	af 93       	push	r26
    69a0:	bf 93       	push	r27
    69a2:	ef 93       	push	r30
    69a4:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    69a6:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    69aa:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    69ae:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    69b2:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    69b6:	61 e0       	ldi	r22, 0x01	; 1
    69b8:	80 e4       	ldi	r24, 0x40	; 64
    69ba:	92 e0       	ldi	r25, 0x02	; 2
    69bc:	19 95       	eicall
}
    69be:	ff 91       	pop	r31
    69c0:	ef 91       	pop	r30
    69c2:	bf 91       	pop	r27
    69c4:	af 91       	pop	r26
    69c6:	9f 91       	pop	r25
    69c8:	8f 91       	pop	r24
    69ca:	7f 91       	pop	r23
    69cc:	6f 91       	pop	r22
    69ce:	5f 91       	pop	r21
    69d0:	4f 91       	pop	r20
    69d2:	3f 91       	pop	r19
    69d4:	2f 91       	pop	r18
    69d6:	0f 90       	pop	r0
    69d8:	0b be       	out	0x3b, r0	; 59
    69da:	0f 90       	pop	r0
    69dc:	0f be       	out	0x3f, r0	; 63
    69de:	0f 90       	pop	r0
    69e0:	1f 90       	pop	r1
    69e2:	18 95       	reti

000069e4 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    69e4:	1f 92       	push	r1
    69e6:	0f 92       	push	r0
    69e8:	0f b6       	in	r0, 0x3f	; 63
    69ea:	0f 92       	push	r0
    69ec:	11 24       	eor	r1, r1
    69ee:	0b b6       	in	r0, 0x3b	; 59
    69f0:	0f 92       	push	r0
    69f2:	2f 93       	push	r18
    69f4:	3f 93       	push	r19
    69f6:	4f 93       	push	r20
    69f8:	5f 93       	push	r21
    69fa:	6f 93       	push	r22
    69fc:	7f 93       	push	r23
    69fe:	8f 93       	push	r24
    6a00:	9f 93       	push	r25
    6a02:	af 93       	push	r26
    6a04:	bf 93       	push	r27
    6a06:	ef 93       	push	r30
    6a08:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    6a0a:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    6a0e:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    6a12:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6a16:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6a1a:	62 e0       	ldi	r22, 0x02	; 2
    6a1c:	80 e4       	ldi	r24, 0x40	; 64
    6a1e:	92 e0       	ldi	r25, 0x02	; 2
    6a20:	19 95       	eicall
}
    6a22:	ff 91       	pop	r31
    6a24:	ef 91       	pop	r30
    6a26:	bf 91       	pop	r27
    6a28:	af 91       	pop	r26
    6a2a:	9f 91       	pop	r25
    6a2c:	8f 91       	pop	r24
    6a2e:	7f 91       	pop	r23
    6a30:	6f 91       	pop	r22
    6a32:	5f 91       	pop	r21
    6a34:	4f 91       	pop	r20
    6a36:	3f 91       	pop	r19
    6a38:	2f 91       	pop	r18
    6a3a:	0f 90       	pop	r0
    6a3c:	0b be       	out	0x3b, r0	; 59
    6a3e:	0f 90       	pop	r0
    6a40:	0f be       	out	0x3f, r0	; 63
    6a42:	0f 90       	pop	r0
    6a44:	1f 90       	pop	r1
    6a46:	18 95       	reti

00006a48 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    6a48:	1f 92       	push	r1
    6a4a:	0f 92       	push	r0
    6a4c:	0f b6       	in	r0, 0x3f	; 63
    6a4e:	0f 92       	push	r0
    6a50:	11 24       	eor	r1, r1
    6a52:	0b b6       	in	r0, 0x3b	; 59
    6a54:	0f 92       	push	r0
    6a56:	2f 93       	push	r18
    6a58:	3f 93       	push	r19
    6a5a:	4f 93       	push	r20
    6a5c:	5f 93       	push	r21
    6a5e:	6f 93       	push	r22
    6a60:	7f 93       	push	r23
    6a62:	8f 93       	push	r24
    6a64:	9f 93       	push	r25
    6a66:	af 93       	push	r26
    6a68:	bf 93       	push	r27
    6a6a:	ef 93       	push	r30
    6a6c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    6a6e:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    6a72:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    6a76:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6a7a:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6a7e:	64 e0       	ldi	r22, 0x04	; 4
    6a80:	80 e4       	ldi	r24, 0x40	; 64
    6a82:	92 e0       	ldi	r25, 0x02	; 2
    6a84:	19 95       	eicall
}
    6a86:	ff 91       	pop	r31
    6a88:	ef 91       	pop	r30
    6a8a:	bf 91       	pop	r27
    6a8c:	af 91       	pop	r26
    6a8e:	9f 91       	pop	r25
    6a90:	8f 91       	pop	r24
    6a92:	7f 91       	pop	r23
    6a94:	6f 91       	pop	r22
    6a96:	5f 91       	pop	r21
    6a98:	4f 91       	pop	r20
    6a9a:	3f 91       	pop	r19
    6a9c:	2f 91       	pop	r18
    6a9e:	0f 90       	pop	r0
    6aa0:	0b be       	out	0x3b, r0	; 59
    6aa2:	0f 90       	pop	r0
    6aa4:	0f be       	out	0x3f, r0	; 63
    6aa6:	0f 90       	pop	r0
    6aa8:	1f 90       	pop	r1
    6aaa:	18 95       	reti

00006aac <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    6aac:	1f 92       	push	r1
    6aae:	0f 92       	push	r0
    6ab0:	0f b6       	in	r0, 0x3f	; 63
    6ab2:	0f 92       	push	r0
    6ab4:	11 24       	eor	r1, r1
    6ab6:	0b b6       	in	r0, 0x3b	; 59
    6ab8:	0f 92       	push	r0
    6aba:	2f 93       	push	r18
    6abc:	3f 93       	push	r19
    6abe:	4f 93       	push	r20
    6ac0:	5f 93       	push	r21
    6ac2:	6f 93       	push	r22
    6ac4:	7f 93       	push	r23
    6ac6:	8f 93       	push	r24
    6ac8:	9f 93       	push	r25
    6aca:	af 93       	push	r26
    6acc:	bf 93       	push	r27
    6ace:	ef 93       	push	r30
    6ad0:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    6ad2:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    6ad6:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    6ada:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6ade:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6ae2:	68 e0       	ldi	r22, 0x08	; 8
    6ae4:	80 e4       	ldi	r24, 0x40	; 64
    6ae6:	92 e0       	ldi	r25, 0x02	; 2
    6ae8:	19 95       	eicall
}
    6aea:	ff 91       	pop	r31
    6aec:	ef 91       	pop	r30
    6aee:	bf 91       	pop	r27
    6af0:	af 91       	pop	r26
    6af2:	9f 91       	pop	r25
    6af4:	8f 91       	pop	r24
    6af6:	7f 91       	pop	r23
    6af8:	6f 91       	pop	r22
    6afa:	5f 91       	pop	r21
    6afc:	4f 91       	pop	r20
    6afe:	3f 91       	pop	r19
    6b00:	2f 91       	pop	r18
    6b02:	0f 90       	pop	r0
    6b04:	0b be       	out	0x3b, r0	; 59
    6b06:	0f 90       	pop	r0
    6b08:	0f be       	out	0x3f, r0	; 63
    6b0a:	0f 90       	pop	r0
    6b0c:	1f 90       	pop	r1
    6b0e:	18 95       	reti

00006b10 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    6b10:	bf 92       	push	r11
    6b12:	cf 92       	push	r12
    6b14:	df 92       	push	r13
    6b16:	ef 92       	push	r14
    6b18:	ff 92       	push	r15
    6b1a:	0f 93       	push	r16
    6b1c:	1f 93       	push	r17
    6b1e:	cf 93       	push	r28
    6b20:	df 93       	push	r29
    6b22:	1f 92       	push	r1
    6b24:	cd b7       	in	r28, 0x3d	; 61
    6b26:	de b7       	in	r29, 0x3e	; 62
    6b28:	8c 01       	movw	r16, r24
    6b2a:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    6b2c:	81 15       	cp	r24, r1
    6b2e:	22 e0       	ldi	r18, 0x02	; 2
    6b30:	92 07       	cpc	r25, r18
    6b32:	81 f4       	brne	.+32     	; 0x6b54 <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    6b34:	61 e2       	ldi	r22, 0x21	; 33
    6b36:	70 e0       	ldi	r23, 0x00	; 0
    6b38:	82 e0       	ldi	r24, 0x02	; 2
    6b3a:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    6b3e:	c8 2e       	mov	r12, r24
    6b40:	d1 2c       	mov	r13, r1
    6b42:	60 e2       	ldi	r22, 0x20	; 32
    6b44:	70 e0       	ldi	r23, 0x00	; 0
    6b46:	82 e0       	ldi	r24, 0x02	; 2
    6b48:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    6b4c:	dc 2c       	mov	r13, r12
    6b4e:	cc 24       	eor	r12, r12
    6b50:	c8 2a       	or	r12, r24
    6b52:	12 c0       	rjmp	.+36     	; 0x6b78 <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    6b54:	80 34       	cpi	r24, 0x40	; 64
    6b56:	92 40       	sbci	r25, 0x02	; 2
    6b58:	d1 f5       	brne	.+116    	; 0x6bce <adc_write_configuration+0xbe>
    6b5a:	65 e2       	ldi	r22, 0x25	; 37
    6b5c:	70 e0       	ldi	r23, 0x00	; 0
    6b5e:	82 e0       	ldi	r24, 0x02	; 2
    6b60:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    6b64:	c8 2e       	mov	r12, r24
    6b66:	d1 2c       	mov	r13, r1
    6b68:	64 e2       	ldi	r22, 0x24	; 36
    6b6a:	70 e0       	ldi	r23, 0x00	; 0
    6b6c:	82 e0       	ldi	r24, 0x02	; 2
    6b6e:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    6b72:	dc 2c       	mov	r13, r12
    6b74:	cc 24       	eor	r12, r12
    6b76:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6b78:	8f b7       	in	r24, 0x3f	; 63
    6b7a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6b7c:	f8 94       	cli
	return flags;
    6b7e:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    6b80:	c8 01       	movw	r24, r16
    6b82:	a4 dd       	rcall	.-1208   	; 0x66cc <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    6b84:	f8 01       	movw	r30, r16
    6b86:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    6b88:	92 e0       	ldi	r25, 0x02	; 2
    6b8a:	90 83       	st	Z, r25
	adc->CAL = cal;
    6b8c:	c4 86       	std	Z+12, r12	; 0x0c
    6b8e:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    6b90:	f7 01       	movw	r30, r14
    6b92:	25 81       	ldd	r18, Z+5	; 0x05
    6b94:	36 81       	ldd	r19, Z+6	; 0x06
    6b96:	f8 01       	movw	r30, r16
    6b98:	20 8f       	std	Z+24, r18	; 0x18
    6b9a:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    6b9c:	f7 01       	movw	r30, r14
    6b9e:	92 81       	ldd	r25, Z+2	; 0x02
    6ba0:	f8 01       	movw	r30, r16
    6ba2:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    6ba4:	f7 01       	movw	r30, r14
    6ba6:	94 81       	ldd	r25, Z+4	; 0x04
    6ba8:	f8 01       	movw	r30, r16
    6baa:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    6bac:	f7 01       	movw	r30, r14
    6bae:	93 81       	ldd	r25, Z+3	; 0x03
    6bb0:	f8 01       	movw	r30, r16
    6bb2:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    6bb4:	f7 01       	movw	r30, r14
    6bb6:	91 81       	ldd	r25, Z+1	; 0x01
    6bb8:	f8 01       	movw	r30, r16
    6bba:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    6bbc:	81 70       	andi	r24, 0x01	; 1
    6bbe:	f7 01       	movw	r30, r14
    6bc0:	90 81       	ld	r25, Z
    6bc2:	89 2b       	or	r24, r25
    6bc4:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    6bc6:	80 83       	st	Z, r24
    6bc8:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6bca:	a1 dd       	rcall	.-1214   	; 0x670e <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6bcc:	bf be       	out	0x3f, r11	; 63
    6bce:	0f 90       	pop	r0
    6bd0:	df 91       	pop	r29
    6bd2:	cf 91       	pop	r28
    6bd4:	1f 91       	pop	r17
    6bd6:	0f 91       	pop	r16
    6bd8:	ff 90       	pop	r15
    6bda:	ef 90       	pop	r14
    6bdc:	df 90       	pop	r13
    6bde:	cf 90       	pop	r12
    6be0:	bf 90       	pop	r11
    6be2:	08 95       	ret

00006be4 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    6be4:	df 92       	push	r13
    6be6:	ef 92       	push	r14
    6be8:	ff 92       	push	r15
    6bea:	0f 93       	push	r16
    6bec:	1f 93       	push	r17
    6bee:	cf 93       	push	r28
    6bf0:	df 93       	push	r29
    6bf2:	1f 92       	push	r1
    6bf4:	cd b7       	in	r28, 0x3d	; 61
    6bf6:	de b7       	in	r29, 0x3e	; 62
    6bf8:	8c 01       	movw	r16, r24
    6bfa:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6bfc:	8f b7       	in	r24, 0x3f	; 63
    6bfe:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6c00:	f8 94       	cli
	return flags;
    6c02:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    6c04:	c8 01       	movw	r24, r16
    6c06:	62 dd       	rcall	.-1340   	; 0x66cc <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    6c08:	f8 01       	movw	r30, r16
    6c0a:	80 81       	ld	r24, Z
    6c0c:	80 7c       	andi	r24, 0xC0	; 192
    6c0e:	f7 01       	movw	r30, r14
    6c10:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    6c12:	f8 01       	movw	r30, r16
    6c14:	80 8d       	ldd	r24, Z+24	; 0x18
    6c16:	91 8d       	ldd	r25, Z+25	; 0x19
    6c18:	f7 01       	movw	r30, r14
    6c1a:	85 83       	std	Z+5, r24	; 0x05
    6c1c:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    6c1e:	f8 01       	movw	r30, r16
    6c20:	82 81       	ldd	r24, Z+2	; 0x02
    6c22:	f7 01       	movw	r30, r14
    6c24:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    6c26:	f8 01       	movw	r30, r16
    6c28:	84 81       	ldd	r24, Z+4	; 0x04
    6c2a:	f7 01       	movw	r30, r14
    6c2c:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    6c2e:	f8 01       	movw	r30, r16
    6c30:	83 81       	ldd	r24, Z+3	; 0x03
    6c32:	f7 01       	movw	r30, r14
    6c34:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    6c36:	f8 01       	movw	r30, r16
    6c38:	81 81       	ldd	r24, Z+1	; 0x01
    6c3a:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    6c3c:	81 83       	std	Z+1, r24	; 0x01
    6c3e:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6c40:	66 dd       	rcall	.-1332   	; 0x670e <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6c42:	df be       	out	0x3f, r13	; 63
    6c44:	0f 90       	pop	r0
    6c46:	df 91       	pop	r29
    6c48:	cf 91       	pop	r28
    6c4a:	1f 91       	pop	r17
    6c4c:	0f 91       	pop	r16
    6c4e:	ff 90       	pop	r15
    6c50:	ef 90       	pop	r14
    6c52:	df 90       	pop	r13
    6c54:	08 95       	ret

00006c56 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    6c56:	af 92       	push	r10
    6c58:	bf 92       	push	r11
    6c5a:	cf 92       	push	r12
    6c5c:	df 92       	push	r13
    6c5e:	ef 92       	push	r14
    6c60:	ff 92       	push	r15
    6c62:	0f 93       	push	r16
    6c64:	1f 93       	push	r17
    6c66:	cf 93       	push	r28
    6c68:	df 93       	push	r29
    6c6a:	1f 92       	push	r1
    6c6c:	cd b7       	in	r28, 0x3d	; 61
    6c6e:	de b7       	in	r29, 0x3e	; 62
    6c70:	6c 01       	movw	r12, r24
    6c72:	b6 2e       	mov	r11, r22
    6c74:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6c76:	86 2f       	mov	r24, r22
    6c78:	83 70       	andi	r24, 0x03	; 3
    6c7a:	29 f4       	brne	.+10     	; 0x6c86 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6c7c:	96 2f       	mov	r25, r22
    6c7e:	96 95       	lsr	r25
    6c80:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6c82:	82 e0       	ldi	r24, 0x02	; 2
    6c84:	02 c0       	rjmp	.+4      	; 0x6c8a <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6c86:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6c88:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6c8a:	90 ff       	sbrs	r25, 0
		index++;
    6c8c:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6c8e:	86 01       	movw	r16, r12
    6c90:	00 5e       	subi	r16, 0xE0	; 224
    6c92:	1f 4f       	sbci	r17, 0xFF	; 255
    6c94:	98 e0       	ldi	r25, 0x08	; 8
    6c96:	89 9f       	mul	r24, r25
    6c98:	00 0d       	add	r16, r0
    6c9a:	11 1d       	adc	r17, r1
    6c9c:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6c9e:	8f b7       	in	r24, 0x3f	; 63
    6ca0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6ca2:	f8 94       	cli
	return flags;
    6ca4:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    6ca6:	c6 01       	movw	r24, r12
    6ca8:	11 dd       	rcall	.-1502   	; 0x66cc <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    6caa:	f7 01       	movw	r30, r14
    6cac:	80 81       	ld	r24, Z
    6cae:	f8 01       	movw	r30, r16
    6cb0:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    6cb2:	f7 01       	movw	r30, r14
    6cb4:	82 81       	ldd	r24, Z+2	; 0x02
    6cb6:	f8 01       	movw	r30, r16
    6cb8:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    6cba:	f7 01       	movw	r30, r14
    6cbc:	81 81       	ldd	r24, Z+1	; 0x01
    6cbe:	f8 01       	movw	r30, r16
    6cc0:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6cc2:	b0 fe       	sbrs	r11, 0
    6cc4:	04 c0       	rjmp	.+8      	; 0x6cce <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    6cc6:	f7 01       	movw	r30, r14
    6cc8:	83 81       	ldd	r24, Z+3	; 0x03
    6cca:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    6ccc:	86 83       	std	Z+6, r24	; 0x06
    6cce:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6cd0:	1e dd       	rcall	.-1476   	; 0x670e <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6cd2:	af be       	out	0x3f, r10	; 63
    6cd4:	0f 90       	pop	r0
    6cd6:	df 91       	pop	r29
    6cd8:	cf 91       	pop	r28
    6cda:	1f 91       	pop	r17
    6cdc:	0f 91       	pop	r16
    6cde:	ff 90       	pop	r15
    6ce0:	ef 90       	pop	r14
    6ce2:	df 90       	pop	r13
    6ce4:	cf 90       	pop	r12
    6ce6:	bf 90       	pop	r11
    6ce8:	af 90       	pop	r10
    6cea:	08 95       	ret

00006cec <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    6cec:	af 92       	push	r10
    6cee:	bf 92       	push	r11
    6cf0:	cf 92       	push	r12
    6cf2:	df 92       	push	r13
    6cf4:	ef 92       	push	r14
    6cf6:	ff 92       	push	r15
    6cf8:	0f 93       	push	r16
    6cfa:	1f 93       	push	r17
    6cfc:	cf 93       	push	r28
    6cfe:	df 93       	push	r29
    6d00:	1f 92       	push	r1
    6d02:	cd b7       	in	r28, 0x3d	; 61
    6d04:	de b7       	in	r29, 0x3e	; 62
    6d06:	6c 01       	movw	r12, r24
    6d08:	b6 2e       	mov	r11, r22
    6d0a:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6d0c:	86 2f       	mov	r24, r22
    6d0e:	83 70       	andi	r24, 0x03	; 3
    6d10:	29 f4       	brne	.+10     	; 0x6d1c <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6d12:	96 2f       	mov	r25, r22
    6d14:	96 95       	lsr	r25
    6d16:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6d18:	82 e0       	ldi	r24, 0x02	; 2
    6d1a:	02 c0       	rjmp	.+4      	; 0x6d20 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6d1c:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6d1e:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6d20:	90 ff       	sbrs	r25, 0
		index++;
    6d22:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6d24:	86 01       	movw	r16, r12
    6d26:	00 5e       	subi	r16, 0xE0	; 224
    6d28:	1f 4f       	sbci	r17, 0xFF	; 255
    6d2a:	98 e0       	ldi	r25, 0x08	; 8
    6d2c:	89 9f       	mul	r24, r25
    6d2e:	00 0d       	add	r16, r0
    6d30:	11 1d       	adc	r17, r1
    6d32:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6d34:	8f b7       	in	r24, 0x3f	; 63
    6d36:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6d38:	f8 94       	cli
	return flags;
    6d3a:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    6d3c:	c6 01       	movw	r24, r12
    6d3e:	c6 dc       	rcall	.-1652   	; 0x66cc <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    6d40:	f8 01       	movw	r30, r16
    6d42:	80 81       	ld	r24, Z
    6d44:	f7 01       	movw	r30, r14
    6d46:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    6d48:	f8 01       	movw	r30, r16
    6d4a:	82 81       	ldd	r24, Z+2	; 0x02
    6d4c:	f7 01       	movw	r30, r14
    6d4e:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    6d50:	f8 01       	movw	r30, r16
    6d52:	81 81       	ldd	r24, Z+1	; 0x01
    6d54:	f7 01       	movw	r30, r14
    6d56:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6d58:	b0 fe       	sbrs	r11, 0
    6d5a:	04 c0       	rjmp	.+8      	; 0x6d64 <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    6d5c:	f8 01       	movw	r30, r16
    6d5e:	86 81       	ldd	r24, Z+6	; 0x06
    6d60:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    6d62:	83 83       	std	Z+3, r24	; 0x03
    6d64:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6d66:	d3 dc       	rcall	.-1626   	; 0x670e <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6d68:	af be       	out	0x3f, r10	; 63
    6d6a:	0f 90       	pop	r0
    6d6c:	df 91       	pop	r29
    6d6e:	cf 91       	pop	r28
    6d70:	1f 91       	pop	r17
    6d72:	0f 91       	pop	r16
    6d74:	ff 90       	pop	r15
    6d76:	ef 90       	pop	r14
    6d78:	df 90       	pop	r13
    6d7a:	cf 90       	pop	r12
    6d7c:	bf 90       	pop	r11
    6d7e:	af 90       	pop	r10
    6d80:	08 95       	ret

00006d82 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    6d82:	80 32       	cpi	r24, 0x20	; 32
    6d84:	93 40       	sbci	r25, 0x03	; 3
    6d86:	61 f4       	brne	.+24     	; 0x6da0 <dac_enable_clock+0x1e>
    6d88:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6d8c:	91 e0       	ldi	r25, 0x01	; 1
    6d8e:	98 0f       	add	r25, r24
    6d90:	90 93 1c 23 	sts	0x231C, r25	; 0x80231c <dacb_enable_count>
    6d94:	81 11       	cpse	r24, r1
    6d96:	04 c0       	rjmp	.+8      	; 0x6da0 <dac_enable_clock+0x1e>
    6d98:	64 e0       	ldi	r22, 0x04	; 4
    6d9a:	82 e0       	ldi	r24, 0x02	; 2
    6d9c:	0c 94 38 59 	jmp	0xb270	; 0xb270 <sysclk_enable_module>
    6da0:	08 95       	ret

00006da2 <dac_disable_clock>:
    6da2:	80 32       	cpi	r24, 0x20	; 32
    6da4:	93 40       	sbci	r25, 0x03	; 3
    6da6:	59 f4       	brne	.+22     	; 0x6dbe <dac_disable_clock+0x1c>
    6da8:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6dac:	81 50       	subi	r24, 0x01	; 1
    6dae:	80 93 1c 23 	sts	0x231C, r24	; 0x80231c <dacb_enable_count>
    6db2:	81 11       	cpse	r24, r1
    6db4:	04 c0       	rjmp	.+8      	; 0x6dbe <dac_disable_clock+0x1c>
    6db6:	64 e0       	ldi	r22, 0x04	; 4
    6db8:	82 e0       	ldi	r24, 0x02	; 2
    6dba:	0c 94 4e 59 	jmp	0xb29c	; 0xb29c <sysclk_disable_module>
    6dbe:	08 95       	ret

00006dc0 <dac_enable>:
    6dc0:	ef 92       	push	r14
    6dc2:	ff 92       	push	r15
    6dc4:	1f 93       	push	r17
    6dc6:	cf 93       	push	r28
    6dc8:	df 93       	push	r29
    6dca:	1f 92       	push	r1
    6dcc:	1f 92       	push	r1
    6dce:	cd b7       	in	r28, 0x3d	; 61
    6dd0:	de b7       	in	r29, 0x3e	; 62
    6dd2:	2f b7       	in	r18, 0x3f	; 63
    6dd4:	29 83       	std	Y+1, r18	; 0x01
    6dd6:	f8 94       	cli
    6dd8:	19 81       	ldd	r17, Y+1	; 0x01
    6dda:	20 91 ae 27 	lds	r18, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6dde:	2f 3f       	cpi	r18, 0xFF	; 255
    6de0:	09 f4       	brne	.+2      	; 0x6de4 <dac_enable+0x24>
    6de2:	ff cf       	rjmp	.-2      	; 0x6de2 <dac_enable+0x22>
    6de4:	7c 01       	movw	r14, r24
    6de6:	8f b7       	in	r24, 0x3f	; 63
    6de8:	8a 83       	std	Y+2, r24	; 0x02
    6dea:	f8 94       	cli
    6dec:	9a 81       	ldd	r25, Y+2	; 0x02
    6dee:	ed ea       	ldi	r30, 0xAD	; 173
    6df0:	f7 e2       	ldi	r31, 0x27	; 39
    6df2:	81 81       	ldd	r24, Z+1	; 0x01
    6df4:	8f 5f       	subi	r24, 0xFF	; 255
    6df6:	81 83       	std	Z+1, r24	; 0x01
    6df8:	9f bf       	out	0x3f, r25	; 63
    6dfa:	c7 01       	movw	r24, r14
    6dfc:	c2 df       	rcall	.-124    	; 0x6d82 <dac_enable_clock>
    6dfe:	f7 01       	movw	r30, r14
    6e00:	80 81       	ld	r24, Z
    6e02:	81 60       	ori	r24, 0x01	; 1
    6e04:	80 83       	st	Z, r24
    6e06:	1f bf       	out	0x3f, r17	; 63
    6e08:	0f 90       	pop	r0
    6e0a:	0f 90       	pop	r0
    6e0c:	df 91       	pop	r29
    6e0e:	cf 91       	pop	r28
    6e10:	1f 91       	pop	r17
    6e12:	ff 90       	pop	r15
    6e14:	ef 90       	pop	r14
    6e16:	08 95       	ret

00006e18 <dac_disable>:
    6e18:	1f 93       	push	r17
    6e1a:	cf 93       	push	r28
    6e1c:	df 93       	push	r29
    6e1e:	1f 92       	push	r1
    6e20:	1f 92       	push	r1
    6e22:	cd b7       	in	r28, 0x3d	; 61
    6e24:	de b7       	in	r29, 0x3e	; 62
    6e26:	2f b7       	in	r18, 0x3f	; 63
    6e28:	29 83       	std	Y+1, r18	; 0x01
    6e2a:	f8 94       	cli
    6e2c:	19 81       	ldd	r17, Y+1	; 0x01
    6e2e:	fc 01       	movw	r30, r24
    6e30:	20 81       	ld	r18, Z
    6e32:	2e 7f       	andi	r18, 0xFE	; 254
    6e34:	20 83       	st	Z, r18
    6e36:	b5 df       	rcall	.-150    	; 0x6da2 <dac_disable_clock>
    6e38:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6e3c:	81 11       	cpse	r24, r1
    6e3e:	01 c0       	rjmp	.+2      	; 0x6e42 <dac_disable+0x2a>
    6e40:	ff cf       	rjmp	.-2      	; 0x6e40 <dac_disable+0x28>
    6e42:	8f b7       	in	r24, 0x3f	; 63
    6e44:	8a 83       	std	Y+2, r24	; 0x02
    6e46:	f8 94       	cli
    6e48:	9a 81       	ldd	r25, Y+2	; 0x02
    6e4a:	ed ea       	ldi	r30, 0xAD	; 173
    6e4c:	f7 e2       	ldi	r31, 0x27	; 39
    6e4e:	81 81       	ldd	r24, Z+1	; 0x01
    6e50:	81 50       	subi	r24, 0x01	; 1
    6e52:	81 83       	std	Z+1, r24	; 0x01
    6e54:	9f bf       	out	0x3f, r25	; 63
    6e56:	1f bf       	out	0x3f, r17	; 63
    6e58:	0f 90       	pop	r0
    6e5a:	0f 90       	pop	r0
    6e5c:	df 91       	pop	r29
    6e5e:	cf 91       	pop	r28
    6e60:	1f 91       	pop	r17
    6e62:	08 95       	ret

00006e64 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    6e64:	9f 92       	push	r9
    6e66:	af 92       	push	r10
    6e68:	bf 92       	push	r11
    6e6a:	cf 92       	push	r12
    6e6c:	df 92       	push	r13
    6e6e:	ef 92       	push	r14
    6e70:	ff 92       	push	r15
    6e72:	0f 93       	push	r16
    6e74:	1f 93       	push	r17
    6e76:	cf 93       	push	r28
    6e78:	df 93       	push	r29
    6e7a:	1f 92       	push	r1
    6e7c:	cd b7       	in	r28, 0x3d	; 61
    6e7e:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    6e80:	80 32       	cpi	r24, 0x20	; 32
    6e82:	23 e0       	ldi	r18, 0x03	; 3
    6e84:	92 07       	cpc	r25, r18
    6e86:	09 f0       	breq	.+2      	; 0x6e8a <dac_write_configuration+0x26>
    6e88:	3c c0       	rjmp	.+120    	; 0x6f02 <dac_write_configuration+0x9e>
    6e8a:	7b 01       	movw	r14, r22
    6e8c:	8c 01       	movw	r16, r24
    6e8e:	63 e3       	ldi	r22, 0x33	; 51
    6e90:	70 e0       	ldi	r23, 0x00	; 0
    6e92:	82 e0       	ldi	r24, 0x02	; 2
    6e94:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    6e98:	98 2e       	mov	r9, r24
    6e9a:	62 e3       	ldi	r22, 0x32	; 50
    6e9c:	70 e0       	ldi	r23, 0x00	; 0
    6e9e:	82 e0       	ldi	r24, 0x02	; 2
    6ea0:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    6ea4:	a8 2e       	mov	r10, r24
    6ea6:	67 e3       	ldi	r22, 0x37	; 55
    6ea8:	70 e0       	ldi	r23, 0x00	; 0
    6eaa:	82 e0       	ldi	r24, 0x02	; 2
    6eac:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    6eb0:	b8 2e       	mov	r11, r24
    6eb2:	66 e3       	ldi	r22, 0x36	; 54
    6eb4:	70 e0       	ldi	r23, 0x00	; 0
    6eb6:	82 e0       	ldi	r24, 0x02	; 2
    6eb8:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    6ebc:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6ebe:	8f b7       	in	r24, 0x3f	; 63
    6ec0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6ec2:	f8 94       	cli
	return flags;
    6ec4:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    6ec6:	c8 01       	movw	r24, r16
    6ec8:	5c df       	rcall	.-328    	; 0x6d82 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    6eca:	f8 01       	movw	r30, r16
    6ecc:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    6ece:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    6ed0:	f7 01       	movw	r30, r14
    6ed2:	91 81       	ldd	r25, Z+1	; 0x01
    6ed4:	f8 01       	movw	r30, r16
    6ed6:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    6ed8:	f7 01       	movw	r30, r14
    6eda:	92 81       	ldd	r25, Z+2	; 0x02
    6edc:	f8 01       	movw	r30, r16
    6ede:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    6ee0:	f7 01       	movw	r30, r14
    6ee2:	93 81       	ldd	r25, Z+3	; 0x03
    6ee4:	f8 01       	movw	r30, r16
    6ee6:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    6ee8:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    6eea:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    6eec:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    6eee:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    6ef0:	81 70       	andi	r24, 0x01	; 1
    6ef2:	f7 01       	movw	r30, r14
    6ef4:	90 81       	ld	r25, Z
    6ef6:	89 2b       	or	r24, r25
    6ef8:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    6efa:	80 83       	st	Z, r24
    6efc:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6efe:	51 df       	rcall	.-350    	; 0x6da2 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    6f00:	df be       	out	0x3f, r13	; 63
    6f02:	0f 90       	pop	r0
    6f04:	df 91       	pop	r29
    6f06:	cf 91       	pop	r28
    6f08:	1f 91       	pop	r17
    6f0a:	0f 91       	pop	r16
    6f0c:	ff 90       	pop	r15
    6f0e:	ef 90       	pop	r14
    6f10:	df 90       	pop	r13
    6f12:	cf 90       	pop	r12
    6f14:	bf 90       	pop	r11
    6f16:	af 90       	pop	r10
    6f18:	9f 90       	pop	r9
    6f1a:	08 95       	ret

00006f1c <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    6f1c:	df 92       	push	r13
    6f1e:	ef 92       	push	r14
    6f20:	ff 92       	push	r15
    6f22:	0f 93       	push	r16
    6f24:	1f 93       	push	r17
    6f26:	cf 93       	push	r28
    6f28:	df 93       	push	r29
    6f2a:	1f 92       	push	r1
    6f2c:	cd b7       	in	r28, 0x3d	; 61
    6f2e:	de b7       	in	r29, 0x3e	; 62
    6f30:	8c 01       	movw	r16, r24
    6f32:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6f34:	8f b7       	in	r24, 0x3f	; 63
    6f36:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6f38:	f8 94       	cli
	return flags;
    6f3a:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    6f3c:	c8 01       	movw	r24, r16
    6f3e:	21 df       	rcall	.-446    	; 0x6d82 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    6f40:	f8 01       	movw	r30, r16
    6f42:	80 81       	ld	r24, Z
    6f44:	8e 7f       	andi	r24, 0xFE	; 254
    6f46:	f7 01       	movw	r30, r14
    6f48:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    6f4a:	f8 01       	movw	r30, r16
    6f4c:	81 81       	ldd	r24, Z+1	; 0x01
    6f4e:	f7 01       	movw	r30, r14
    6f50:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    6f52:	f8 01       	movw	r30, r16
    6f54:	82 81       	ldd	r24, Z+2	; 0x02
    6f56:	f7 01       	movw	r30, r14
    6f58:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    6f5a:	f8 01       	movw	r30, r16
    6f5c:	83 81       	ldd	r24, Z+3	; 0x03
    6f5e:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    6f60:	83 83       	std	Z+3, r24	; 0x03
    6f62:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6f64:	1e df       	rcall	.-452    	; 0x6da2 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    6f66:	df be       	out	0x3f, r13	; 63
    6f68:	0f 90       	pop	r0
    6f6a:	df 91       	pop	r29
    6f6c:	cf 91       	pop	r28
    6f6e:	1f 91       	pop	r17
    6f70:	0f 91       	pop	r16
    6f72:	ff 90       	pop	r15
    6f74:	ef 90       	pop	r14
    6f76:	df 90       	pop	r13
    6f78:	08 95       	ret

00006f7a <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    6f7a:	1f 92       	push	r1
    6f7c:	0f 92       	push	r0
    6f7e:	0f b6       	in	r0, 0x3f	; 63
    6f80:	0f 92       	push	r0
    6f82:	11 24       	eor	r1, r1
    6f84:	0b b6       	in	r0, 0x3b	; 59
    6f86:	0f 92       	push	r0
    6f88:	2f 93       	push	r18
    6f8a:	3f 93       	push	r19
    6f8c:	4f 93       	push	r20
    6f8e:	5f 93       	push	r21
    6f90:	6f 93       	push	r22
    6f92:	7f 93       	push	r23
    6f94:	8f 93       	push	r24
    6f96:	9f 93       	push	r25
    6f98:	af 93       	push	r26
    6f9a:	bf 93       	push	r27
    6f9c:	ef 93       	push	r30
    6f9e:	ff 93       	push	r31
    6fa0:	e0 91 63 23 	lds	r30, 0x2363	; 0x802363 <tc_tcc0_ovf_callback>
    6fa4:	f0 91 64 23 	lds	r31, 0x2364	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    6fa8:	30 97       	sbiw	r30, 0x00	; 0
    6faa:	09 f0       	breq	.+2      	; 0x6fae <__vector_14+0x34>
    6fac:	19 95       	eicall
    6fae:	ff 91       	pop	r31
    6fb0:	ef 91       	pop	r30
    6fb2:	bf 91       	pop	r27
    6fb4:	af 91       	pop	r26
    6fb6:	9f 91       	pop	r25
    6fb8:	8f 91       	pop	r24
    6fba:	7f 91       	pop	r23
    6fbc:	6f 91       	pop	r22
    6fbe:	5f 91       	pop	r21
    6fc0:	4f 91       	pop	r20
    6fc2:	3f 91       	pop	r19
    6fc4:	2f 91       	pop	r18
    6fc6:	0f 90       	pop	r0
    6fc8:	0b be       	out	0x3b, r0	; 59
    6fca:	0f 90       	pop	r0
    6fcc:	0f be       	out	0x3f, r0	; 63
    6fce:	0f 90       	pop	r0
    6fd0:	1f 90       	pop	r1
    6fd2:	18 95       	reti

00006fd4 <__vector_15>:
    6fd4:	1f 92       	push	r1
    6fd6:	0f 92       	push	r0
    6fd8:	0f b6       	in	r0, 0x3f	; 63
    6fda:	0f 92       	push	r0
    6fdc:	11 24       	eor	r1, r1
    6fde:	0b b6       	in	r0, 0x3b	; 59
    6fe0:	0f 92       	push	r0
    6fe2:	2f 93       	push	r18
    6fe4:	3f 93       	push	r19
    6fe6:	4f 93       	push	r20
    6fe8:	5f 93       	push	r21
    6fea:	6f 93       	push	r22
    6fec:	7f 93       	push	r23
    6fee:	8f 93       	push	r24
    6ff0:	9f 93       	push	r25
    6ff2:	af 93       	push	r26
    6ff4:	bf 93       	push	r27
    6ff6:	ef 93       	push	r30
    6ff8:	ff 93       	push	r31
    6ffa:	e0 91 61 23 	lds	r30, 0x2361	; 0x802361 <tc_tcc0_err_callback>
    6ffe:	f0 91 62 23 	lds	r31, 0x2362	; 0x802362 <tc_tcc0_err_callback+0x1>
    7002:	30 97       	sbiw	r30, 0x00	; 0
    7004:	09 f0       	breq	.+2      	; 0x7008 <__vector_15+0x34>
    7006:	19 95       	eicall
    7008:	ff 91       	pop	r31
    700a:	ef 91       	pop	r30
    700c:	bf 91       	pop	r27
    700e:	af 91       	pop	r26
    7010:	9f 91       	pop	r25
    7012:	8f 91       	pop	r24
    7014:	7f 91       	pop	r23
    7016:	6f 91       	pop	r22
    7018:	5f 91       	pop	r21
    701a:	4f 91       	pop	r20
    701c:	3f 91       	pop	r19
    701e:	2f 91       	pop	r18
    7020:	0f 90       	pop	r0
    7022:	0b be       	out	0x3b, r0	; 59
    7024:	0f 90       	pop	r0
    7026:	0f be       	out	0x3f, r0	; 63
    7028:	0f 90       	pop	r0
    702a:	1f 90       	pop	r1
    702c:	18 95       	reti

0000702e <__vector_16>:
    702e:	1f 92       	push	r1
    7030:	0f 92       	push	r0
    7032:	0f b6       	in	r0, 0x3f	; 63
    7034:	0f 92       	push	r0
    7036:	11 24       	eor	r1, r1
    7038:	0b b6       	in	r0, 0x3b	; 59
    703a:	0f 92       	push	r0
    703c:	2f 93       	push	r18
    703e:	3f 93       	push	r19
    7040:	4f 93       	push	r20
    7042:	5f 93       	push	r21
    7044:	6f 93       	push	r22
    7046:	7f 93       	push	r23
    7048:	8f 93       	push	r24
    704a:	9f 93       	push	r25
    704c:	af 93       	push	r26
    704e:	bf 93       	push	r27
    7050:	ef 93       	push	r30
    7052:	ff 93       	push	r31
    7054:	e0 91 5f 23 	lds	r30, 0x235F	; 0x80235f <tc_tcc0_cca_callback>
    7058:	f0 91 60 23 	lds	r31, 0x2360	; 0x802360 <tc_tcc0_cca_callback+0x1>
    705c:	30 97       	sbiw	r30, 0x00	; 0
    705e:	09 f0       	breq	.+2      	; 0x7062 <__vector_16+0x34>
    7060:	19 95       	eicall
    7062:	ff 91       	pop	r31
    7064:	ef 91       	pop	r30
    7066:	bf 91       	pop	r27
    7068:	af 91       	pop	r26
    706a:	9f 91       	pop	r25
    706c:	8f 91       	pop	r24
    706e:	7f 91       	pop	r23
    7070:	6f 91       	pop	r22
    7072:	5f 91       	pop	r21
    7074:	4f 91       	pop	r20
    7076:	3f 91       	pop	r19
    7078:	2f 91       	pop	r18
    707a:	0f 90       	pop	r0
    707c:	0b be       	out	0x3b, r0	; 59
    707e:	0f 90       	pop	r0
    7080:	0f be       	out	0x3f, r0	; 63
    7082:	0f 90       	pop	r0
    7084:	1f 90       	pop	r1
    7086:	18 95       	reti

00007088 <__vector_17>:
    7088:	1f 92       	push	r1
    708a:	0f 92       	push	r0
    708c:	0f b6       	in	r0, 0x3f	; 63
    708e:	0f 92       	push	r0
    7090:	11 24       	eor	r1, r1
    7092:	0b b6       	in	r0, 0x3b	; 59
    7094:	0f 92       	push	r0
    7096:	2f 93       	push	r18
    7098:	3f 93       	push	r19
    709a:	4f 93       	push	r20
    709c:	5f 93       	push	r21
    709e:	6f 93       	push	r22
    70a0:	7f 93       	push	r23
    70a2:	8f 93       	push	r24
    70a4:	9f 93       	push	r25
    70a6:	af 93       	push	r26
    70a8:	bf 93       	push	r27
    70aa:	ef 93       	push	r30
    70ac:	ff 93       	push	r31
    70ae:	e0 91 5d 23 	lds	r30, 0x235D	; 0x80235d <tc_tcc0_ccb_callback>
    70b2:	f0 91 5e 23 	lds	r31, 0x235E	; 0x80235e <tc_tcc0_ccb_callback+0x1>
    70b6:	30 97       	sbiw	r30, 0x00	; 0
    70b8:	09 f0       	breq	.+2      	; 0x70bc <__vector_17+0x34>
    70ba:	19 95       	eicall
    70bc:	ff 91       	pop	r31
    70be:	ef 91       	pop	r30
    70c0:	bf 91       	pop	r27
    70c2:	af 91       	pop	r26
    70c4:	9f 91       	pop	r25
    70c6:	8f 91       	pop	r24
    70c8:	7f 91       	pop	r23
    70ca:	6f 91       	pop	r22
    70cc:	5f 91       	pop	r21
    70ce:	4f 91       	pop	r20
    70d0:	3f 91       	pop	r19
    70d2:	2f 91       	pop	r18
    70d4:	0f 90       	pop	r0
    70d6:	0b be       	out	0x3b, r0	; 59
    70d8:	0f 90       	pop	r0
    70da:	0f be       	out	0x3f, r0	; 63
    70dc:	0f 90       	pop	r0
    70de:	1f 90       	pop	r1
    70e0:	18 95       	reti

000070e2 <__vector_18>:
    70e2:	1f 92       	push	r1
    70e4:	0f 92       	push	r0
    70e6:	0f b6       	in	r0, 0x3f	; 63
    70e8:	0f 92       	push	r0
    70ea:	11 24       	eor	r1, r1
    70ec:	0b b6       	in	r0, 0x3b	; 59
    70ee:	0f 92       	push	r0
    70f0:	2f 93       	push	r18
    70f2:	3f 93       	push	r19
    70f4:	4f 93       	push	r20
    70f6:	5f 93       	push	r21
    70f8:	6f 93       	push	r22
    70fa:	7f 93       	push	r23
    70fc:	8f 93       	push	r24
    70fe:	9f 93       	push	r25
    7100:	af 93       	push	r26
    7102:	bf 93       	push	r27
    7104:	ef 93       	push	r30
    7106:	ff 93       	push	r31
    7108:	e0 91 5b 23 	lds	r30, 0x235B	; 0x80235b <tc_tcc0_ccc_callback>
    710c:	f0 91 5c 23 	lds	r31, 0x235C	; 0x80235c <tc_tcc0_ccc_callback+0x1>
    7110:	30 97       	sbiw	r30, 0x00	; 0
    7112:	09 f0       	breq	.+2      	; 0x7116 <__vector_18+0x34>
    7114:	19 95       	eicall
    7116:	ff 91       	pop	r31
    7118:	ef 91       	pop	r30
    711a:	bf 91       	pop	r27
    711c:	af 91       	pop	r26
    711e:	9f 91       	pop	r25
    7120:	8f 91       	pop	r24
    7122:	7f 91       	pop	r23
    7124:	6f 91       	pop	r22
    7126:	5f 91       	pop	r21
    7128:	4f 91       	pop	r20
    712a:	3f 91       	pop	r19
    712c:	2f 91       	pop	r18
    712e:	0f 90       	pop	r0
    7130:	0b be       	out	0x3b, r0	; 59
    7132:	0f 90       	pop	r0
    7134:	0f be       	out	0x3f, r0	; 63
    7136:	0f 90       	pop	r0
    7138:	1f 90       	pop	r1
    713a:	18 95       	reti

0000713c <__vector_19>:
    713c:	1f 92       	push	r1
    713e:	0f 92       	push	r0
    7140:	0f b6       	in	r0, 0x3f	; 63
    7142:	0f 92       	push	r0
    7144:	11 24       	eor	r1, r1
    7146:	0b b6       	in	r0, 0x3b	; 59
    7148:	0f 92       	push	r0
    714a:	2f 93       	push	r18
    714c:	3f 93       	push	r19
    714e:	4f 93       	push	r20
    7150:	5f 93       	push	r21
    7152:	6f 93       	push	r22
    7154:	7f 93       	push	r23
    7156:	8f 93       	push	r24
    7158:	9f 93       	push	r25
    715a:	af 93       	push	r26
    715c:	bf 93       	push	r27
    715e:	ef 93       	push	r30
    7160:	ff 93       	push	r31
    7162:	e0 91 59 23 	lds	r30, 0x2359	; 0x802359 <tc_tcc0_ccd_callback>
    7166:	f0 91 5a 23 	lds	r31, 0x235A	; 0x80235a <tc_tcc0_ccd_callback+0x1>
    716a:	30 97       	sbiw	r30, 0x00	; 0
    716c:	09 f0       	breq	.+2      	; 0x7170 <__vector_19+0x34>
    716e:	19 95       	eicall
    7170:	ff 91       	pop	r31
    7172:	ef 91       	pop	r30
    7174:	bf 91       	pop	r27
    7176:	af 91       	pop	r26
    7178:	9f 91       	pop	r25
    717a:	8f 91       	pop	r24
    717c:	7f 91       	pop	r23
    717e:	6f 91       	pop	r22
    7180:	5f 91       	pop	r21
    7182:	4f 91       	pop	r20
    7184:	3f 91       	pop	r19
    7186:	2f 91       	pop	r18
    7188:	0f 90       	pop	r0
    718a:	0b be       	out	0x3b, r0	; 59
    718c:	0f 90       	pop	r0
    718e:	0f be       	out	0x3f, r0	; 63
    7190:	0f 90       	pop	r0
    7192:	1f 90       	pop	r1
    7194:	18 95       	reti

00007196 <__vector_20>:
    7196:	1f 92       	push	r1
    7198:	0f 92       	push	r0
    719a:	0f b6       	in	r0, 0x3f	; 63
    719c:	0f 92       	push	r0
    719e:	11 24       	eor	r1, r1
    71a0:	0b b6       	in	r0, 0x3b	; 59
    71a2:	0f 92       	push	r0
    71a4:	2f 93       	push	r18
    71a6:	3f 93       	push	r19
    71a8:	4f 93       	push	r20
    71aa:	5f 93       	push	r21
    71ac:	6f 93       	push	r22
    71ae:	7f 93       	push	r23
    71b0:	8f 93       	push	r24
    71b2:	9f 93       	push	r25
    71b4:	af 93       	push	r26
    71b6:	bf 93       	push	r27
    71b8:	ef 93       	push	r30
    71ba:	ff 93       	push	r31
    71bc:	e0 91 57 23 	lds	r30, 0x2357	; 0x802357 <tc_tcc1_ovf_callback>
    71c0:	f0 91 58 23 	lds	r31, 0x2358	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    71c4:	30 97       	sbiw	r30, 0x00	; 0
    71c6:	09 f0       	breq	.+2      	; 0x71ca <__vector_20+0x34>
    71c8:	19 95       	eicall
    71ca:	ff 91       	pop	r31
    71cc:	ef 91       	pop	r30
    71ce:	bf 91       	pop	r27
    71d0:	af 91       	pop	r26
    71d2:	9f 91       	pop	r25
    71d4:	8f 91       	pop	r24
    71d6:	7f 91       	pop	r23
    71d8:	6f 91       	pop	r22
    71da:	5f 91       	pop	r21
    71dc:	4f 91       	pop	r20
    71de:	3f 91       	pop	r19
    71e0:	2f 91       	pop	r18
    71e2:	0f 90       	pop	r0
    71e4:	0b be       	out	0x3b, r0	; 59
    71e6:	0f 90       	pop	r0
    71e8:	0f be       	out	0x3f, r0	; 63
    71ea:	0f 90       	pop	r0
    71ec:	1f 90       	pop	r1
    71ee:	18 95       	reti

000071f0 <__vector_21>:
    71f0:	1f 92       	push	r1
    71f2:	0f 92       	push	r0
    71f4:	0f b6       	in	r0, 0x3f	; 63
    71f6:	0f 92       	push	r0
    71f8:	11 24       	eor	r1, r1
    71fa:	0b b6       	in	r0, 0x3b	; 59
    71fc:	0f 92       	push	r0
    71fe:	2f 93       	push	r18
    7200:	3f 93       	push	r19
    7202:	4f 93       	push	r20
    7204:	5f 93       	push	r21
    7206:	6f 93       	push	r22
    7208:	7f 93       	push	r23
    720a:	8f 93       	push	r24
    720c:	9f 93       	push	r25
    720e:	af 93       	push	r26
    7210:	bf 93       	push	r27
    7212:	ef 93       	push	r30
    7214:	ff 93       	push	r31
    7216:	e0 91 55 23 	lds	r30, 0x2355	; 0x802355 <tc_tcc1_err_callback>
    721a:	f0 91 56 23 	lds	r31, 0x2356	; 0x802356 <tc_tcc1_err_callback+0x1>
    721e:	30 97       	sbiw	r30, 0x00	; 0
    7220:	09 f0       	breq	.+2      	; 0x7224 <__vector_21+0x34>
    7222:	19 95       	eicall
    7224:	ff 91       	pop	r31
    7226:	ef 91       	pop	r30
    7228:	bf 91       	pop	r27
    722a:	af 91       	pop	r26
    722c:	9f 91       	pop	r25
    722e:	8f 91       	pop	r24
    7230:	7f 91       	pop	r23
    7232:	6f 91       	pop	r22
    7234:	5f 91       	pop	r21
    7236:	4f 91       	pop	r20
    7238:	3f 91       	pop	r19
    723a:	2f 91       	pop	r18
    723c:	0f 90       	pop	r0
    723e:	0b be       	out	0x3b, r0	; 59
    7240:	0f 90       	pop	r0
    7242:	0f be       	out	0x3f, r0	; 63
    7244:	0f 90       	pop	r0
    7246:	1f 90       	pop	r1
    7248:	18 95       	reti

0000724a <__vector_22>:
    724a:	1f 92       	push	r1
    724c:	0f 92       	push	r0
    724e:	0f b6       	in	r0, 0x3f	; 63
    7250:	0f 92       	push	r0
    7252:	11 24       	eor	r1, r1
    7254:	0b b6       	in	r0, 0x3b	; 59
    7256:	0f 92       	push	r0
    7258:	2f 93       	push	r18
    725a:	3f 93       	push	r19
    725c:	4f 93       	push	r20
    725e:	5f 93       	push	r21
    7260:	6f 93       	push	r22
    7262:	7f 93       	push	r23
    7264:	8f 93       	push	r24
    7266:	9f 93       	push	r25
    7268:	af 93       	push	r26
    726a:	bf 93       	push	r27
    726c:	ef 93       	push	r30
    726e:	ff 93       	push	r31
    7270:	e0 91 53 23 	lds	r30, 0x2353	; 0x802353 <tc_tcc1_cca_callback>
    7274:	f0 91 54 23 	lds	r31, 0x2354	; 0x802354 <tc_tcc1_cca_callback+0x1>
    7278:	30 97       	sbiw	r30, 0x00	; 0
    727a:	09 f0       	breq	.+2      	; 0x727e <__vector_22+0x34>
    727c:	19 95       	eicall
    727e:	ff 91       	pop	r31
    7280:	ef 91       	pop	r30
    7282:	bf 91       	pop	r27
    7284:	af 91       	pop	r26
    7286:	9f 91       	pop	r25
    7288:	8f 91       	pop	r24
    728a:	7f 91       	pop	r23
    728c:	6f 91       	pop	r22
    728e:	5f 91       	pop	r21
    7290:	4f 91       	pop	r20
    7292:	3f 91       	pop	r19
    7294:	2f 91       	pop	r18
    7296:	0f 90       	pop	r0
    7298:	0b be       	out	0x3b, r0	; 59
    729a:	0f 90       	pop	r0
    729c:	0f be       	out	0x3f, r0	; 63
    729e:	0f 90       	pop	r0
    72a0:	1f 90       	pop	r1
    72a2:	18 95       	reti

000072a4 <__vector_23>:
    72a4:	1f 92       	push	r1
    72a6:	0f 92       	push	r0
    72a8:	0f b6       	in	r0, 0x3f	; 63
    72aa:	0f 92       	push	r0
    72ac:	11 24       	eor	r1, r1
    72ae:	0b b6       	in	r0, 0x3b	; 59
    72b0:	0f 92       	push	r0
    72b2:	2f 93       	push	r18
    72b4:	3f 93       	push	r19
    72b6:	4f 93       	push	r20
    72b8:	5f 93       	push	r21
    72ba:	6f 93       	push	r22
    72bc:	7f 93       	push	r23
    72be:	8f 93       	push	r24
    72c0:	9f 93       	push	r25
    72c2:	af 93       	push	r26
    72c4:	bf 93       	push	r27
    72c6:	ef 93       	push	r30
    72c8:	ff 93       	push	r31
    72ca:	e0 91 51 23 	lds	r30, 0x2351	; 0x802351 <tc_tcc1_ccb_callback>
    72ce:	f0 91 52 23 	lds	r31, 0x2352	; 0x802352 <tc_tcc1_ccb_callback+0x1>
    72d2:	30 97       	sbiw	r30, 0x00	; 0
    72d4:	09 f0       	breq	.+2      	; 0x72d8 <__vector_23+0x34>
    72d6:	19 95       	eicall
    72d8:	ff 91       	pop	r31
    72da:	ef 91       	pop	r30
    72dc:	bf 91       	pop	r27
    72de:	af 91       	pop	r26
    72e0:	9f 91       	pop	r25
    72e2:	8f 91       	pop	r24
    72e4:	7f 91       	pop	r23
    72e6:	6f 91       	pop	r22
    72e8:	5f 91       	pop	r21
    72ea:	4f 91       	pop	r20
    72ec:	3f 91       	pop	r19
    72ee:	2f 91       	pop	r18
    72f0:	0f 90       	pop	r0
    72f2:	0b be       	out	0x3b, r0	; 59
    72f4:	0f 90       	pop	r0
    72f6:	0f be       	out	0x3f, r0	; 63
    72f8:	0f 90       	pop	r0
    72fa:	1f 90       	pop	r1
    72fc:	18 95       	reti

000072fe <__vector_77>:
    72fe:	1f 92       	push	r1
    7300:	0f 92       	push	r0
    7302:	0f b6       	in	r0, 0x3f	; 63
    7304:	0f 92       	push	r0
    7306:	11 24       	eor	r1, r1
    7308:	0b b6       	in	r0, 0x3b	; 59
    730a:	0f 92       	push	r0
    730c:	2f 93       	push	r18
    730e:	3f 93       	push	r19
    7310:	4f 93       	push	r20
    7312:	5f 93       	push	r21
    7314:	6f 93       	push	r22
    7316:	7f 93       	push	r23
    7318:	8f 93       	push	r24
    731a:	9f 93       	push	r25
    731c:	af 93       	push	r26
    731e:	bf 93       	push	r27
    7320:	ef 93       	push	r30
    7322:	ff 93       	push	r31
    7324:	e0 91 4f 23 	lds	r30, 0x234F	; 0x80234f <tc_tcd0_ovf_callback>
    7328:	f0 91 50 23 	lds	r31, 0x2350	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    732c:	30 97       	sbiw	r30, 0x00	; 0
    732e:	09 f0       	breq	.+2      	; 0x7332 <__vector_77+0x34>
    7330:	19 95       	eicall
    7332:	ff 91       	pop	r31
    7334:	ef 91       	pop	r30
    7336:	bf 91       	pop	r27
    7338:	af 91       	pop	r26
    733a:	9f 91       	pop	r25
    733c:	8f 91       	pop	r24
    733e:	7f 91       	pop	r23
    7340:	6f 91       	pop	r22
    7342:	5f 91       	pop	r21
    7344:	4f 91       	pop	r20
    7346:	3f 91       	pop	r19
    7348:	2f 91       	pop	r18
    734a:	0f 90       	pop	r0
    734c:	0b be       	out	0x3b, r0	; 59
    734e:	0f 90       	pop	r0
    7350:	0f be       	out	0x3f, r0	; 63
    7352:	0f 90       	pop	r0
    7354:	1f 90       	pop	r1
    7356:	18 95       	reti

00007358 <__vector_78>:
    7358:	1f 92       	push	r1
    735a:	0f 92       	push	r0
    735c:	0f b6       	in	r0, 0x3f	; 63
    735e:	0f 92       	push	r0
    7360:	11 24       	eor	r1, r1
    7362:	0b b6       	in	r0, 0x3b	; 59
    7364:	0f 92       	push	r0
    7366:	2f 93       	push	r18
    7368:	3f 93       	push	r19
    736a:	4f 93       	push	r20
    736c:	5f 93       	push	r21
    736e:	6f 93       	push	r22
    7370:	7f 93       	push	r23
    7372:	8f 93       	push	r24
    7374:	9f 93       	push	r25
    7376:	af 93       	push	r26
    7378:	bf 93       	push	r27
    737a:	ef 93       	push	r30
    737c:	ff 93       	push	r31
    737e:	e0 91 4d 23 	lds	r30, 0x234D	; 0x80234d <tc_tcd0_err_callback>
    7382:	f0 91 4e 23 	lds	r31, 0x234E	; 0x80234e <tc_tcd0_err_callback+0x1>
    7386:	30 97       	sbiw	r30, 0x00	; 0
    7388:	09 f0       	breq	.+2      	; 0x738c <__vector_78+0x34>
    738a:	19 95       	eicall
    738c:	ff 91       	pop	r31
    738e:	ef 91       	pop	r30
    7390:	bf 91       	pop	r27
    7392:	af 91       	pop	r26
    7394:	9f 91       	pop	r25
    7396:	8f 91       	pop	r24
    7398:	7f 91       	pop	r23
    739a:	6f 91       	pop	r22
    739c:	5f 91       	pop	r21
    739e:	4f 91       	pop	r20
    73a0:	3f 91       	pop	r19
    73a2:	2f 91       	pop	r18
    73a4:	0f 90       	pop	r0
    73a6:	0b be       	out	0x3b, r0	; 59
    73a8:	0f 90       	pop	r0
    73aa:	0f be       	out	0x3f, r0	; 63
    73ac:	0f 90       	pop	r0
    73ae:	1f 90       	pop	r1
    73b0:	18 95       	reti

000073b2 <__vector_79>:
    73b2:	1f 92       	push	r1
    73b4:	0f 92       	push	r0
    73b6:	0f b6       	in	r0, 0x3f	; 63
    73b8:	0f 92       	push	r0
    73ba:	11 24       	eor	r1, r1
    73bc:	0b b6       	in	r0, 0x3b	; 59
    73be:	0f 92       	push	r0
    73c0:	2f 93       	push	r18
    73c2:	3f 93       	push	r19
    73c4:	4f 93       	push	r20
    73c6:	5f 93       	push	r21
    73c8:	6f 93       	push	r22
    73ca:	7f 93       	push	r23
    73cc:	8f 93       	push	r24
    73ce:	9f 93       	push	r25
    73d0:	af 93       	push	r26
    73d2:	bf 93       	push	r27
    73d4:	ef 93       	push	r30
    73d6:	ff 93       	push	r31
    73d8:	e0 91 4b 23 	lds	r30, 0x234B	; 0x80234b <tc_tcd0_cca_callback>
    73dc:	f0 91 4c 23 	lds	r31, 0x234C	; 0x80234c <tc_tcd0_cca_callback+0x1>
    73e0:	30 97       	sbiw	r30, 0x00	; 0
    73e2:	09 f0       	breq	.+2      	; 0x73e6 <__vector_79+0x34>
    73e4:	19 95       	eicall
    73e6:	ff 91       	pop	r31
    73e8:	ef 91       	pop	r30
    73ea:	bf 91       	pop	r27
    73ec:	af 91       	pop	r26
    73ee:	9f 91       	pop	r25
    73f0:	8f 91       	pop	r24
    73f2:	7f 91       	pop	r23
    73f4:	6f 91       	pop	r22
    73f6:	5f 91       	pop	r21
    73f8:	4f 91       	pop	r20
    73fa:	3f 91       	pop	r19
    73fc:	2f 91       	pop	r18
    73fe:	0f 90       	pop	r0
    7400:	0b be       	out	0x3b, r0	; 59
    7402:	0f 90       	pop	r0
    7404:	0f be       	out	0x3f, r0	; 63
    7406:	0f 90       	pop	r0
    7408:	1f 90       	pop	r1
    740a:	18 95       	reti

0000740c <__vector_80>:
    740c:	1f 92       	push	r1
    740e:	0f 92       	push	r0
    7410:	0f b6       	in	r0, 0x3f	; 63
    7412:	0f 92       	push	r0
    7414:	11 24       	eor	r1, r1
    7416:	0b b6       	in	r0, 0x3b	; 59
    7418:	0f 92       	push	r0
    741a:	2f 93       	push	r18
    741c:	3f 93       	push	r19
    741e:	4f 93       	push	r20
    7420:	5f 93       	push	r21
    7422:	6f 93       	push	r22
    7424:	7f 93       	push	r23
    7426:	8f 93       	push	r24
    7428:	9f 93       	push	r25
    742a:	af 93       	push	r26
    742c:	bf 93       	push	r27
    742e:	ef 93       	push	r30
    7430:	ff 93       	push	r31
    7432:	e0 91 49 23 	lds	r30, 0x2349	; 0x802349 <tc_tcd0_ccb_callback>
    7436:	f0 91 4a 23 	lds	r31, 0x234A	; 0x80234a <tc_tcd0_ccb_callback+0x1>
    743a:	30 97       	sbiw	r30, 0x00	; 0
    743c:	09 f0       	breq	.+2      	; 0x7440 <__vector_80+0x34>
    743e:	19 95       	eicall
    7440:	ff 91       	pop	r31
    7442:	ef 91       	pop	r30
    7444:	bf 91       	pop	r27
    7446:	af 91       	pop	r26
    7448:	9f 91       	pop	r25
    744a:	8f 91       	pop	r24
    744c:	7f 91       	pop	r23
    744e:	6f 91       	pop	r22
    7450:	5f 91       	pop	r21
    7452:	4f 91       	pop	r20
    7454:	3f 91       	pop	r19
    7456:	2f 91       	pop	r18
    7458:	0f 90       	pop	r0
    745a:	0b be       	out	0x3b, r0	; 59
    745c:	0f 90       	pop	r0
    745e:	0f be       	out	0x3f, r0	; 63
    7460:	0f 90       	pop	r0
    7462:	1f 90       	pop	r1
    7464:	18 95       	reti

00007466 <__vector_81>:
    7466:	1f 92       	push	r1
    7468:	0f 92       	push	r0
    746a:	0f b6       	in	r0, 0x3f	; 63
    746c:	0f 92       	push	r0
    746e:	11 24       	eor	r1, r1
    7470:	0b b6       	in	r0, 0x3b	; 59
    7472:	0f 92       	push	r0
    7474:	2f 93       	push	r18
    7476:	3f 93       	push	r19
    7478:	4f 93       	push	r20
    747a:	5f 93       	push	r21
    747c:	6f 93       	push	r22
    747e:	7f 93       	push	r23
    7480:	8f 93       	push	r24
    7482:	9f 93       	push	r25
    7484:	af 93       	push	r26
    7486:	bf 93       	push	r27
    7488:	ef 93       	push	r30
    748a:	ff 93       	push	r31
    748c:	e0 91 47 23 	lds	r30, 0x2347	; 0x802347 <tc_tcd0_ccc_callback>
    7490:	f0 91 48 23 	lds	r31, 0x2348	; 0x802348 <tc_tcd0_ccc_callback+0x1>
    7494:	30 97       	sbiw	r30, 0x00	; 0
    7496:	09 f0       	breq	.+2      	; 0x749a <__vector_81+0x34>
    7498:	19 95       	eicall
    749a:	ff 91       	pop	r31
    749c:	ef 91       	pop	r30
    749e:	bf 91       	pop	r27
    74a0:	af 91       	pop	r26
    74a2:	9f 91       	pop	r25
    74a4:	8f 91       	pop	r24
    74a6:	7f 91       	pop	r23
    74a8:	6f 91       	pop	r22
    74aa:	5f 91       	pop	r21
    74ac:	4f 91       	pop	r20
    74ae:	3f 91       	pop	r19
    74b0:	2f 91       	pop	r18
    74b2:	0f 90       	pop	r0
    74b4:	0b be       	out	0x3b, r0	; 59
    74b6:	0f 90       	pop	r0
    74b8:	0f be       	out	0x3f, r0	; 63
    74ba:	0f 90       	pop	r0
    74bc:	1f 90       	pop	r1
    74be:	18 95       	reti

000074c0 <__vector_82>:
    74c0:	1f 92       	push	r1
    74c2:	0f 92       	push	r0
    74c4:	0f b6       	in	r0, 0x3f	; 63
    74c6:	0f 92       	push	r0
    74c8:	11 24       	eor	r1, r1
    74ca:	0b b6       	in	r0, 0x3b	; 59
    74cc:	0f 92       	push	r0
    74ce:	2f 93       	push	r18
    74d0:	3f 93       	push	r19
    74d2:	4f 93       	push	r20
    74d4:	5f 93       	push	r21
    74d6:	6f 93       	push	r22
    74d8:	7f 93       	push	r23
    74da:	8f 93       	push	r24
    74dc:	9f 93       	push	r25
    74de:	af 93       	push	r26
    74e0:	bf 93       	push	r27
    74e2:	ef 93       	push	r30
    74e4:	ff 93       	push	r31
    74e6:	e0 91 45 23 	lds	r30, 0x2345	; 0x802345 <tc_tcd0_ccd_callback>
    74ea:	f0 91 46 23 	lds	r31, 0x2346	; 0x802346 <tc_tcd0_ccd_callback+0x1>
    74ee:	30 97       	sbiw	r30, 0x00	; 0
    74f0:	09 f0       	breq	.+2      	; 0x74f4 <__vector_82+0x34>
    74f2:	19 95       	eicall
    74f4:	ff 91       	pop	r31
    74f6:	ef 91       	pop	r30
    74f8:	bf 91       	pop	r27
    74fa:	af 91       	pop	r26
    74fc:	9f 91       	pop	r25
    74fe:	8f 91       	pop	r24
    7500:	7f 91       	pop	r23
    7502:	6f 91       	pop	r22
    7504:	5f 91       	pop	r21
    7506:	4f 91       	pop	r20
    7508:	3f 91       	pop	r19
    750a:	2f 91       	pop	r18
    750c:	0f 90       	pop	r0
    750e:	0b be       	out	0x3b, r0	; 59
    7510:	0f 90       	pop	r0
    7512:	0f be       	out	0x3f, r0	; 63
    7514:	0f 90       	pop	r0
    7516:	1f 90       	pop	r1
    7518:	18 95       	reti

0000751a <__vector_83>:
    751a:	1f 92       	push	r1
    751c:	0f 92       	push	r0
    751e:	0f b6       	in	r0, 0x3f	; 63
    7520:	0f 92       	push	r0
    7522:	11 24       	eor	r1, r1
    7524:	0b b6       	in	r0, 0x3b	; 59
    7526:	0f 92       	push	r0
    7528:	2f 93       	push	r18
    752a:	3f 93       	push	r19
    752c:	4f 93       	push	r20
    752e:	5f 93       	push	r21
    7530:	6f 93       	push	r22
    7532:	7f 93       	push	r23
    7534:	8f 93       	push	r24
    7536:	9f 93       	push	r25
    7538:	af 93       	push	r26
    753a:	bf 93       	push	r27
    753c:	ef 93       	push	r30
    753e:	ff 93       	push	r31
    7540:	e0 91 43 23 	lds	r30, 0x2343	; 0x802343 <tc_tcd1_ovf_callback>
    7544:	f0 91 44 23 	lds	r31, 0x2344	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    7548:	30 97       	sbiw	r30, 0x00	; 0
    754a:	09 f0       	breq	.+2      	; 0x754e <__vector_83+0x34>
    754c:	19 95       	eicall
    754e:	ff 91       	pop	r31
    7550:	ef 91       	pop	r30
    7552:	bf 91       	pop	r27
    7554:	af 91       	pop	r26
    7556:	9f 91       	pop	r25
    7558:	8f 91       	pop	r24
    755a:	7f 91       	pop	r23
    755c:	6f 91       	pop	r22
    755e:	5f 91       	pop	r21
    7560:	4f 91       	pop	r20
    7562:	3f 91       	pop	r19
    7564:	2f 91       	pop	r18
    7566:	0f 90       	pop	r0
    7568:	0b be       	out	0x3b, r0	; 59
    756a:	0f 90       	pop	r0
    756c:	0f be       	out	0x3f, r0	; 63
    756e:	0f 90       	pop	r0
    7570:	1f 90       	pop	r1
    7572:	18 95       	reti

00007574 <__vector_84>:
    7574:	1f 92       	push	r1
    7576:	0f 92       	push	r0
    7578:	0f b6       	in	r0, 0x3f	; 63
    757a:	0f 92       	push	r0
    757c:	11 24       	eor	r1, r1
    757e:	0b b6       	in	r0, 0x3b	; 59
    7580:	0f 92       	push	r0
    7582:	2f 93       	push	r18
    7584:	3f 93       	push	r19
    7586:	4f 93       	push	r20
    7588:	5f 93       	push	r21
    758a:	6f 93       	push	r22
    758c:	7f 93       	push	r23
    758e:	8f 93       	push	r24
    7590:	9f 93       	push	r25
    7592:	af 93       	push	r26
    7594:	bf 93       	push	r27
    7596:	ef 93       	push	r30
    7598:	ff 93       	push	r31
    759a:	e0 91 41 23 	lds	r30, 0x2341	; 0x802341 <tc_tcd1_err_callback>
    759e:	f0 91 42 23 	lds	r31, 0x2342	; 0x802342 <tc_tcd1_err_callback+0x1>
    75a2:	30 97       	sbiw	r30, 0x00	; 0
    75a4:	09 f0       	breq	.+2      	; 0x75a8 <__vector_84+0x34>
    75a6:	19 95       	eicall
    75a8:	ff 91       	pop	r31
    75aa:	ef 91       	pop	r30
    75ac:	bf 91       	pop	r27
    75ae:	af 91       	pop	r26
    75b0:	9f 91       	pop	r25
    75b2:	8f 91       	pop	r24
    75b4:	7f 91       	pop	r23
    75b6:	6f 91       	pop	r22
    75b8:	5f 91       	pop	r21
    75ba:	4f 91       	pop	r20
    75bc:	3f 91       	pop	r19
    75be:	2f 91       	pop	r18
    75c0:	0f 90       	pop	r0
    75c2:	0b be       	out	0x3b, r0	; 59
    75c4:	0f 90       	pop	r0
    75c6:	0f be       	out	0x3f, r0	; 63
    75c8:	0f 90       	pop	r0
    75ca:	1f 90       	pop	r1
    75cc:	18 95       	reti

000075ce <__vector_85>:
    75ce:	1f 92       	push	r1
    75d0:	0f 92       	push	r0
    75d2:	0f b6       	in	r0, 0x3f	; 63
    75d4:	0f 92       	push	r0
    75d6:	11 24       	eor	r1, r1
    75d8:	0b b6       	in	r0, 0x3b	; 59
    75da:	0f 92       	push	r0
    75dc:	2f 93       	push	r18
    75de:	3f 93       	push	r19
    75e0:	4f 93       	push	r20
    75e2:	5f 93       	push	r21
    75e4:	6f 93       	push	r22
    75e6:	7f 93       	push	r23
    75e8:	8f 93       	push	r24
    75ea:	9f 93       	push	r25
    75ec:	af 93       	push	r26
    75ee:	bf 93       	push	r27
    75f0:	ef 93       	push	r30
    75f2:	ff 93       	push	r31
    75f4:	e0 91 3f 23 	lds	r30, 0x233F	; 0x80233f <tc_tcd1_cca_callback>
    75f8:	f0 91 40 23 	lds	r31, 0x2340	; 0x802340 <tc_tcd1_cca_callback+0x1>
    75fc:	30 97       	sbiw	r30, 0x00	; 0
    75fe:	09 f0       	breq	.+2      	; 0x7602 <__vector_85+0x34>
    7600:	19 95       	eicall
    7602:	ff 91       	pop	r31
    7604:	ef 91       	pop	r30
    7606:	bf 91       	pop	r27
    7608:	af 91       	pop	r26
    760a:	9f 91       	pop	r25
    760c:	8f 91       	pop	r24
    760e:	7f 91       	pop	r23
    7610:	6f 91       	pop	r22
    7612:	5f 91       	pop	r21
    7614:	4f 91       	pop	r20
    7616:	3f 91       	pop	r19
    7618:	2f 91       	pop	r18
    761a:	0f 90       	pop	r0
    761c:	0b be       	out	0x3b, r0	; 59
    761e:	0f 90       	pop	r0
    7620:	0f be       	out	0x3f, r0	; 63
    7622:	0f 90       	pop	r0
    7624:	1f 90       	pop	r1
    7626:	18 95       	reti

00007628 <__vector_86>:
    7628:	1f 92       	push	r1
    762a:	0f 92       	push	r0
    762c:	0f b6       	in	r0, 0x3f	; 63
    762e:	0f 92       	push	r0
    7630:	11 24       	eor	r1, r1
    7632:	0b b6       	in	r0, 0x3b	; 59
    7634:	0f 92       	push	r0
    7636:	2f 93       	push	r18
    7638:	3f 93       	push	r19
    763a:	4f 93       	push	r20
    763c:	5f 93       	push	r21
    763e:	6f 93       	push	r22
    7640:	7f 93       	push	r23
    7642:	8f 93       	push	r24
    7644:	9f 93       	push	r25
    7646:	af 93       	push	r26
    7648:	bf 93       	push	r27
    764a:	ef 93       	push	r30
    764c:	ff 93       	push	r31
    764e:	e0 91 3d 23 	lds	r30, 0x233D	; 0x80233d <tc_tcd1_ccb_callback>
    7652:	f0 91 3e 23 	lds	r31, 0x233E	; 0x80233e <tc_tcd1_ccb_callback+0x1>
    7656:	30 97       	sbiw	r30, 0x00	; 0
    7658:	09 f0       	breq	.+2      	; 0x765c <__vector_86+0x34>
    765a:	19 95       	eicall
    765c:	ff 91       	pop	r31
    765e:	ef 91       	pop	r30
    7660:	bf 91       	pop	r27
    7662:	af 91       	pop	r26
    7664:	9f 91       	pop	r25
    7666:	8f 91       	pop	r24
    7668:	7f 91       	pop	r23
    766a:	6f 91       	pop	r22
    766c:	5f 91       	pop	r21
    766e:	4f 91       	pop	r20
    7670:	3f 91       	pop	r19
    7672:	2f 91       	pop	r18
    7674:	0f 90       	pop	r0
    7676:	0b be       	out	0x3b, r0	; 59
    7678:	0f 90       	pop	r0
    767a:	0f be       	out	0x3f, r0	; 63
    767c:	0f 90       	pop	r0
    767e:	1f 90       	pop	r1
    7680:	18 95       	reti

00007682 <__vector_47>:
    7682:	1f 92       	push	r1
    7684:	0f 92       	push	r0
    7686:	0f b6       	in	r0, 0x3f	; 63
    7688:	0f 92       	push	r0
    768a:	11 24       	eor	r1, r1
    768c:	0b b6       	in	r0, 0x3b	; 59
    768e:	0f 92       	push	r0
    7690:	2f 93       	push	r18
    7692:	3f 93       	push	r19
    7694:	4f 93       	push	r20
    7696:	5f 93       	push	r21
    7698:	6f 93       	push	r22
    769a:	7f 93       	push	r23
    769c:	8f 93       	push	r24
    769e:	9f 93       	push	r25
    76a0:	af 93       	push	r26
    76a2:	bf 93       	push	r27
    76a4:	ef 93       	push	r30
    76a6:	ff 93       	push	r31
    76a8:	e0 91 3b 23 	lds	r30, 0x233B	; 0x80233b <tc_tce0_ovf_callback>
    76ac:	f0 91 3c 23 	lds	r31, 0x233C	; 0x80233c <tc_tce0_ovf_callback+0x1>
    76b0:	30 97       	sbiw	r30, 0x00	; 0
    76b2:	09 f0       	breq	.+2      	; 0x76b6 <__vector_47+0x34>
    76b4:	19 95       	eicall
    76b6:	ff 91       	pop	r31
    76b8:	ef 91       	pop	r30
    76ba:	bf 91       	pop	r27
    76bc:	af 91       	pop	r26
    76be:	9f 91       	pop	r25
    76c0:	8f 91       	pop	r24
    76c2:	7f 91       	pop	r23
    76c4:	6f 91       	pop	r22
    76c6:	5f 91       	pop	r21
    76c8:	4f 91       	pop	r20
    76ca:	3f 91       	pop	r19
    76cc:	2f 91       	pop	r18
    76ce:	0f 90       	pop	r0
    76d0:	0b be       	out	0x3b, r0	; 59
    76d2:	0f 90       	pop	r0
    76d4:	0f be       	out	0x3f, r0	; 63
    76d6:	0f 90       	pop	r0
    76d8:	1f 90       	pop	r1
    76da:	18 95       	reti

000076dc <__vector_48>:
    76dc:	1f 92       	push	r1
    76de:	0f 92       	push	r0
    76e0:	0f b6       	in	r0, 0x3f	; 63
    76e2:	0f 92       	push	r0
    76e4:	11 24       	eor	r1, r1
    76e6:	0b b6       	in	r0, 0x3b	; 59
    76e8:	0f 92       	push	r0
    76ea:	2f 93       	push	r18
    76ec:	3f 93       	push	r19
    76ee:	4f 93       	push	r20
    76f0:	5f 93       	push	r21
    76f2:	6f 93       	push	r22
    76f4:	7f 93       	push	r23
    76f6:	8f 93       	push	r24
    76f8:	9f 93       	push	r25
    76fa:	af 93       	push	r26
    76fc:	bf 93       	push	r27
    76fe:	ef 93       	push	r30
    7700:	ff 93       	push	r31
    7702:	e0 91 39 23 	lds	r30, 0x2339	; 0x802339 <tc_tce0_err_callback>
    7706:	f0 91 3a 23 	lds	r31, 0x233A	; 0x80233a <tc_tce0_err_callback+0x1>
    770a:	30 97       	sbiw	r30, 0x00	; 0
    770c:	09 f0       	breq	.+2      	; 0x7710 <__vector_48+0x34>
    770e:	19 95       	eicall
    7710:	ff 91       	pop	r31
    7712:	ef 91       	pop	r30
    7714:	bf 91       	pop	r27
    7716:	af 91       	pop	r26
    7718:	9f 91       	pop	r25
    771a:	8f 91       	pop	r24
    771c:	7f 91       	pop	r23
    771e:	6f 91       	pop	r22
    7720:	5f 91       	pop	r21
    7722:	4f 91       	pop	r20
    7724:	3f 91       	pop	r19
    7726:	2f 91       	pop	r18
    7728:	0f 90       	pop	r0
    772a:	0b be       	out	0x3b, r0	; 59
    772c:	0f 90       	pop	r0
    772e:	0f be       	out	0x3f, r0	; 63
    7730:	0f 90       	pop	r0
    7732:	1f 90       	pop	r1
    7734:	18 95       	reti

00007736 <__vector_49>:
    7736:	1f 92       	push	r1
    7738:	0f 92       	push	r0
    773a:	0f b6       	in	r0, 0x3f	; 63
    773c:	0f 92       	push	r0
    773e:	11 24       	eor	r1, r1
    7740:	0b b6       	in	r0, 0x3b	; 59
    7742:	0f 92       	push	r0
    7744:	2f 93       	push	r18
    7746:	3f 93       	push	r19
    7748:	4f 93       	push	r20
    774a:	5f 93       	push	r21
    774c:	6f 93       	push	r22
    774e:	7f 93       	push	r23
    7750:	8f 93       	push	r24
    7752:	9f 93       	push	r25
    7754:	af 93       	push	r26
    7756:	bf 93       	push	r27
    7758:	ef 93       	push	r30
    775a:	ff 93       	push	r31
    775c:	e0 91 37 23 	lds	r30, 0x2337	; 0x802337 <tc_tce0_cca_callback>
    7760:	f0 91 38 23 	lds	r31, 0x2338	; 0x802338 <tc_tce0_cca_callback+0x1>
    7764:	30 97       	sbiw	r30, 0x00	; 0
    7766:	09 f0       	breq	.+2      	; 0x776a <__vector_49+0x34>
    7768:	19 95       	eicall
    776a:	ff 91       	pop	r31
    776c:	ef 91       	pop	r30
    776e:	bf 91       	pop	r27
    7770:	af 91       	pop	r26
    7772:	9f 91       	pop	r25
    7774:	8f 91       	pop	r24
    7776:	7f 91       	pop	r23
    7778:	6f 91       	pop	r22
    777a:	5f 91       	pop	r21
    777c:	4f 91       	pop	r20
    777e:	3f 91       	pop	r19
    7780:	2f 91       	pop	r18
    7782:	0f 90       	pop	r0
    7784:	0b be       	out	0x3b, r0	; 59
    7786:	0f 90       	pop	r0
    7788:	0f be       	out	0x3f, r0	; 63
    778a:	0f 90       	pop	r0
    778c:	1f 90       	pop	r1
    778e:	18 95       	reti

00007790 <__vector_50>:
    7790:	1f 92       	push	r1
    7792:	0f 92       	push	r0
    7794:	0f b6       	in	r0, 0x3f	; 63
    7796:	0f 92       	push	r0
    7798:	11 24       	eor	r1, r1
    779a:	0b b6       	in	r0, 0x3b	; 59
    779c:	0f 92       	push	r0
    779e:	2f 93       	push	r18
    77a0:	3f 93       	push	r19
    77a2:	4f 93       	push	r20
    77a4:	5f 93       	push	r21
    77a6:	6f 93       	push	r22
    77a8:	7f 93       	push	r23
    77aa:	8f 93       	push	r24
    77ac:	9f 93       	push	r25
    77ae:	af 93       	push	r26
    77b0:	bf 93       	push	r27
    77b2:	ef 93       	push	r30
    77b4:	ff 93       	push	r31
    77b6:	e0 91 35 23 	lds	r30, 0x2335	; 0x802335 <tc_tce0_ccb_callback>
    77ba:	f0 91 36 23 	lds	r31, 0x2336	; 0x802336 <tc_tce0_ccb_callback+0x1>
    77be:	30 97       	sbiw	r30, 0x00	; 0
    77c0:	09 f0       	breq	.+2      	; 0x77c4 <__vector_50+0x34>
    77c2:	19 95       	eicall
    77c4:	ff 91       	pop	r31
    77c6:	ef 91       	pop	r30
    77c8:	bf 91       	pop	r27
    77ca:	af 91       	pop	r26
    77cc:	9f 91       	pop	r25
    77ce:	8f 91       	pop	r24
    77d0:	7f 91       	pop	r23
    77d2:	6f 91       	pop	r22
    77d4:	5f 91       	pop	r21
    77d6:	4f 91       	pop	r20
    77d8:	3f 91       	pop	r19
    77da:	2f 91       	pop	r18
    77dc:	0f 90       	pop	r0
    77de:	0b be       	out	0x3b, r0	; 59
    77e0:	0f 90       	pop	r0
    77e2:	0f be       	out	0x3f, r0	; 63
    77e4:	0f 90       	pop	r0
    77e6:	1f 90       	pop	r1
    77e8:	18 95       	reti

000077ea <__vector_51>:
    77ea:	1f 92       	push	r1
    77ec:	0f 92       	push	r0
    77ee:	0f b6       	in	r0, 0x3f	; 63
    77f0:	0f 92       	push	r0
    77f2:	11 24       	eor	r1, r1
    77f4:	0b b6       	in	r0, 0x3b	; 59
    77f6:	0f 92       	push	r0
    77f8:	2f 93       	push	r18
    77fa:	3f 93       	push	r19
    77fc:	4f 93       	push	r20
    77fe:	5f 93       	push	r21
    7800:	6f 93       	push	r22
    7802:	7f 93       	push	r23
    7804:	8f 93       	push	r24
    7806:	9f 93       	push	r25
    7808:	af 93       	push	r26
    780a:	bf 93       	push	r27
    780c:	ef 93       	push	r30
    780e:	ff 93       	push	r31
    7810:	e0 91 33 23 	lds	r30, 0x2333	; 0x802333 <tc_tce0_ccc_callback>
    7814:	f0 91 34 23 	lds	r31, 0x2334	; 0x802334 <tc_tce0_ccc_callback+0x1>
    7818:	30 97       	sbiw	r30, 0x00	; 0
    781a:	09 f0       	breq	.+2      	; 0x781e <__vector_51+0x34>
    781c:	19 95       	eicall
    781e:	ff 91       	pop	r31
    7820:	ef 91       	pop	r30
    7822:	bf 91       	pop	r27
    7824:	af 91       	pop	r26
    7826:	9f 91       	pop	r25
    7828:	8f 91       	pop	r24
    782a:	7f 91       	pop	r23
    782c:	6f 91       	pop	r22
    782e:	5f 91       	pop	r21
    7830:	4f 91       	pop	r20
    7832:	3f 91       	pop	r19
    7834:	2f 91       	pop	r18
    7836:	0f 90       	pop	r0
    7838:	0b be       	out	0x3b, r0	; 59
    783a:	0f 90       	pop	r0
    783c:	0f be       	out	0x3f, r0	; 63
    783e:	0f 90       	pop	r0
    7840:	1f 90       	pop	r1
    7842:	18 95       	reti

00007844 <__vector_52>:
    7844:	1f 92       	push	r1
    7846:	0f 92       	push	r0
    7848:	0f b6       	in	r0, 0x3f	; 63
    784a:	0f 92       	push	r0
    784c:	11 24       	eor	r1, r1
    784e:	0b b6       	in	r0, 0x3b	; 59
    7850:	0f 92       	push	r0
    7852:	2f 93       	push	r18
    7854:	3f 93       	push	r19
    7856:	4f 93       	push	r20
    7858:	5f 93       	push	r21
    785a:	6f 93       	push	r22
    785c:	7f 93       	push	r23
    785e:	8f 93       	push	r24
    7860:	9f 93       	push	r25
    7862:	af 93       	push	r26
    7864:	bf 93       	push	r27
    7866:	ef 93       	push	r30
    7868:	ff 93       	push	r31
    786a:	e0 91 31 23 	lds	r30, 0x2331	; 0x802331 <tc_tce0_ccd_callback>
    786e:	f0 91 32 23 	lds	r31, 0x2332	; 0x802332 <tc_tce0_ccd_callback+0x1>
    7872:	30 97       	sbiw	r30, 0x00	; 0
    7874:	09 f0       	breq	.+2      	; 0x7878 <__vector_52+0x34>
    7876:	19 95       	eicall
    7878:	ff 91       	pop	r31
    787a:	ef 91       	pop	r30
    787c:	bf 91       	pop	r27
    787e:	af 91       	pop	r26
    7880:	9f 91       	pop	r25
    7882:	8f 91       	pop	r24
    7884:	7f 91       	pop	r23
    7886:	6f 91       	pop	r22
    7888:	5f 91       	pop	r21
    788a:	4f 91       	pop	r20
    788c:	3f 91       	pop	r19
    788e:	2f 91       	pop	r18
    7890:	0f 90       	pop	r0
    7892:	0b be       	out	0x3b, r0	; 59
    7894:	0f 90       	pop	r0
    7896:	0f be       	out	0x3f, r0	; 63
    7898:	0f 90       	pop	r0
    789a:	1f 90       	pop	r1
    789c:	18 95       	reti

0000789e <__vector_53>:
    789e:	1f 92       	push	r1
    78a0:	0f 92       	push	r0
    78a2:	0f b6       	in	r0, 0x3f	; 63
    78a4:	0f 92       	push	r0
    78a6:	11 24       	eor	r1, r1
    78a8:	0b b6       	in	r0, 0x3b	; 59
    78aa:	0f 92       	push	r0
    78ac:	2f 93       	push	r18
    78ae:	3f 93       	push	r19
    78b0:	4f 93       	push	r20
    78b2:	5f 93       	push	r21
    78b4:	6f 93       	push	r22
    78b6:	7f 93       	push	r23
    78b8:	8f 93       	push	r24
    78ba:	9f 93       	push	r25
    78bc:	af 93       	push	r26
    78be:	bf 93       	push	r27
    78c0:	ef 93       	push	r30
    78c2:	ff 93       	push	r31
    78c4:	e0 91 2f 23 	lds	r30, 0x232F	; 0x80232f <tc_tce1_ovf_callback>
    78c8:	f0 91 30 23 	lds	r31, 0x2330	; 0x802330 <tc_tce1_ovf_callback+0x1>
    78cc:	30 97       	sbiw	r30, 0x00	; 0
    78ce:	09 f0       	breq	.+2      	; 0x78d2 <__vector_53+0x34>
    78d0:	19 95       	eicall
    78d2:	ff 91       	pop	r31
    78d4:	ef 91       	pop	r30
    78d6:	bf 91       	pop	r27
    78d8:	af 91       	pop	r26
    78da:	9f 91       	pop	r25
    78dc:	8f 91       	pop	r24
    78de:	7f 91       	pop	r23
    78e0:	6f 91       	pop	r22
    78e2:	5f 91       	pop	r21
    78e4:	4f 91       	pop	r20
    78e6:	3f 91       	pop	r19
    78e8:	2f 91       	pop	r18
    78ea:	0f 90       	pop	r0
    78ec:	0b be       	out	0x3b, r0	; 59
    78ee:	0f 90       	pop	r0
    78f0:	0f be       	out	0x3f, r0	; 63
    78f2:	0f 90       	pop	r0
    78f4:	1f 90       	pop	r1
    78f6:	18 95       	reti

000078f8 <__vector_54>:
    78f8:	1f 92       	push	r1
    78fa:	0f 92       	push	r0
    78fc:	0f b6       	in	r0, 0x3f	; 63
    78fe:	0f 92       	push	r0
    7900:	11 24       	eor	r1, r1
    7902:	0b b6       	in	r0, 0x3b	; 59
    7904:	0f 92       	push	r0
    7906:	2f 93       	push	r18
    7908:	3f 93       	push	r19
    790a:	4f 93       	push	r20
    790c:	5f 93       	push	r21
    790e:	6f 93       	push	r22
    7910:	7f 93       	push	r23
    7912:	8f 93       	push	r24
    7914:	9f 93       	push	r25
    7916:	af 93       	push	r26
    7918:	bf 93       	push	r27
    791a:	ef 93       	push	r30
    791c:	ff 93       	push	r31
    791e:	e0 91 2d 23 	lds	r30, 0x232D	; 0x80232d <tc_tce1_err_callback>
    7922:	f0 91 2e 23 	lds	r31, 0x232E	; 0x80232e <tc_tce1_err_callback+0x1>
    7926:	30 97       	sbiw	r30, 0x00	; 0
    7928:	09 f0       	breq	.+2      	; 0x792c <__vector_54+0x34>
    792a:	19 95       	eicall
    792c:	ff 91       	pop	r31
    792e:	ef 91       	pop	r30
    7930:	bf 91       	pop	r27
    7932:	af 91       	pop	r26
    7934:	9f 91       	pop	r25
    7936:	8f 91       	pop	r24
    7938:	7f 91       	pop	r23
    793a:	6f 91       	pop	r22
    793c:	5f 91       	pop	r21
    793e:	4f 91       	pop	r20
    7940:	3f 91       	pop	r19
    7942:	2f 91       	pop	r18
    7944:	0f 90       	pop	r0
    7946:	0b be       	out	0x3b, r0	; 59
    7948:	0f 90       	pop	r0
    794a:	0f be       	out	0x3f, r0	; 63
    794c:	0f 90       	pop	r0
    794e:	1f 90       	pop	r1
    7950:	18 95       	reti

00007952 <__vector_55>:
    7952:	1f 92       	push	r1
    7954:	0f 92       	push	r0
    7956:	0f b6       	in	r0, 0x3f	; 63
    7958:	0f 92       	push	r0
    795a:	11 24       	eor	r1, r1
    795c:	0b b6       	in	r0, 0x3b	; 59
    795e:	0f 92       	push	r0
    7960:	2f 93       	push	r18
    7962:	3f 93       	push	r19
    7964:	4f 93       	push	r20
    7966:	5f 93       	push	r21
    7968:	6f 93       	push	r22
    796a:	7f 93       	push	r23
    796c:	8f 93       	push	r24
    796e:	9f 93       	push	r25
    7970:	af 93       	push	r26
    7972:	bf 93       	push	r27
    7974:	ef 93       	push	r30
    7976:	ff 93       	push	r31
    7978:	e0 91 2b 23 	lds	r30, 0x232B	; 0x80232b <tc_tce1_cca_callback>
    797c:	f0 91 2c 23 	lds	r31, 0x232C	; 0x80232c <tc_tce1_cca_callback+0x1>
    7980:	30 97       	sbiw	r30, 0x00	; 0
    7982:	09 f0       	breq	.+2      	; 0x7986 <__vector_55+0x34>
    7984:	19 95       	eicall
    7986:	ff 91       	pop	r31
    7988:	ef 91       	pop	r30
    798a:	bf 91       	pop	r27
    798c:	af 91       	pop	r26
    798e:	9f 91       	pop	r25
    7990:	8f 91       	pop	r24
    7992:	7f 91       	pop	r23
    7994:	6f 91       	pop	r22
    7996:	5f 91       	pop	r21
    7998:	4f 91       	pop	r20
    799a:	3f 91       	pop	r19
    799c:	2f 91       	pop	r18
    799e:	0f 90       	pop	r0
    79a0:	0b be       	out	0x3b, r0	; 59
    79a2:	0f 90       	pop	r0
    79a4:	0f be       	out	0x3f, r0	; 63
    79a6:	0f 90       	pop	r0
    79a8:	1f 90       	pop	r1
    79aa:	18 95       	reti

000079ac <__vector_56>:
    79ac:	1f 92       	push	r1
    79ae:	0f 92       	push	r0
    79b0:	0f b6       	in	r0, 0x3f	; 63
    79b2:	0f 92       	push	r0
    79b4:	11 24       	eor	r1, r1
    79b6:	0b b6       	in	r0, 0x3b	; 59
    79b8:	0f 92       	push	r0
    79ba:	2f 93       	push	r18
    79bc:	3f 93       	push	r19
    79be:	4f 93       	push	r20
    79c0:	5f 93       	push	r21
    79c2:	6f 93       	push	r22
    79c4:	7f 93       	push	r23
    79c6:	8f 93       	push	r24
    79c8:	9f 93       	push	r25
    79ca:	af 93       	push	r26
    79cc:	bf 93       	push	r27
    79ce:	ef 93       	push	r30
    79d0:	ff 93       	push	r31
    79d2:	e0 91 29 23 	lds	r30, 0x2329	; 0x802329 <tc_tce1_ccb_callback>
    79d6:	f0 91 2a 23 	lds	r31, 0x232A	; 0x80232a <tc_tce1_ccb_callback+0x1>
    79da:	30 97       	sbiw	r30, 0x00	; 0
    79dc:	09 f0       	breq	.+2      	; 0x79e0 <__vector_56+0x34>
    79de:	19 95       	eicall
    79e0:	ff 91       	pop	r31
    79e2:	ef 91       	pop	r30
    79e4:	bf 91       	pop	r27
    79e6:	af 91       	pop	r26
    79e8:	9f 91       	pop	r25
    79ea:	8f 91       	pop	r24
    79ec:	7f 91       	pop	r23
    79ee:	6f 91       	pop	r22
    79f0:	5f 91       	pop	r21
    79f2:	4f 91       	pop	r20
    79f4:	3f 91       	pop	r19
    79f6:	2f 91       	pop	r18
    79f8:	0f 90       	pop	r0
    79fa:	0b be       	out	0x3b, r0	; 59
    79fc:	0f 90       	pop	r0
    79fe:	0f be       	out	0x3f, r0	; 63
    7a00:	0f 90       	pop	r0
    7a02:	1f 90       	pop	r1
    7a04:	18 95       	reti

00007a06 <__vector_108>:
    7a06:	1f 92       	push	r1
    7a08:	0f 92       	push	r0
    7a0a:	0f b6       	in	r0, 0x3f	; 63
    7a0c:	0f 92       	push	r0
    7a0e:	11 24       	eor	r1, r1
    7a10:	0b b6       	in	r0, 0x3b	; 59
    7a12:	0f 92       	push	r0
    7a14:	2f 93       	push	r18
    7a16:	3f 93       	push	r19
    7a18:	4f 93       	push	r20
    7a1a:	5f 93       	push	r21
    7a1c:	6f 93       	push	r22
    7a1e:	7f 93       	push	r23
    7a20:	8f 93       	push	r24
    7a22:	9f 93       	push	r25
    7a24:	af 93       	push	r26
    7a26:	bf 93       	push	r27
    7a28:	ef 93       	push	r30
    7a2a:	ff 93       	push	r31
    7a2c:	e0 91 27 23 	lds	r30, 0x2327	; 0x802327 <tc_tcf0_ovf_callback>
    7a30:	f0 91 28 23 	lds	r31, 0x2328	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    7a34:	30 97       	sbiw	r30, 0x00	; 0
    7a36:	09 f0       	breq	.+2      	; 0x7a3a <__vector_108+0x34>
    7a38:	19 95       	eicall
    7a3a:	ff 91       	pop	r31
    7a3c:	ef 91       	pop	r30
    7a3e:	bf 91       	pop	r27
    7a40:	af 91       	pop	r26
    7a42:	9f 91       	pop	r25
    7a44:	8f 91       	pop	r24
    7a46:	7f 91       	pop	r23
    7a48:	6f 91       	pop	r22
    7a4a:	5f 91       	pop	r21
    7a4c:	4f 91       	pop	r20
    7a4e:	3f 91       	pop	r19
    7a50:	2f 91       	pop	r18
    7a52:	0f 90       	pop	r0
    7a54:	0b be       	out	0x3b, r0	; 59
    7a56:	0f 90       	pop	r0
    7a58:	0f be       	out	0x3f, r0	; 63
    7a5a:	0f 90       	pop	r0
    7a5c:	1f 90       	pop	r1
    7a5e:	18 95       	reti

00007a60 <__vector_109>:
    7a60:	1f 92       	push	r1
    7a62:	0f 92       	push	r0
    7a64:	0f b6       	in	r0, 0x3f	; 63
    7a66:	0f 92       	push	r0
    7a68:	11 24       	eor	r1, r1
    7a6a:	0b b6       	in	r0, 0x3b	; 59
    7a6c:	0f 92       	push	r0
    7a6e:	2f 93       	push	r18
    7a70:	3f 93       	push	r19
    7a72:	4f 93       	push	r20
    7a74:	5f 93       	push	r21
    7a76:	6f 93       	push	r22
    7a78:	7f 93       	push	r23
    7a7a:	8f 93       	push	r24
    7a7c:	9f 93       	push	r25
    7a7e:	af 93       	push	r26
    7a80:	bf 93       	push	r27
    7a82:	ef 93       	push	r30
    7a84:	ff 93       	push	r31
    7a86:	e0 91 25 23 	lds	r30, 0x2325	; 0x802325 <tc_tcf0_err_callback>
    7a8a:	f0 91 26 23 	lds	r31, 0x2326	; 0x802326 <tc_tcf0_err_callback+0x1>
    7a8e:	30 97       	sbiw	r30, 0x00	; 0
    7a90:	09 f0       	breq	.+2      	; 0x7a94 <__vector_109+0x34>
    7a92:	19 95       	eicall
    7a94:	ff 91       	pop	r31
    7a96:	ef 91       	pop	r30
    7a98:	bf 91       	pop	r27
    7a9a:	af 91       	pop	r26
    7a9c:	9f 91       	pop	r25
    7a9e:	8f 91       	pop	r24
    7aa0:	7f 91       	pop	r23
    7aa2:	6f 91       	pop	r22
    7aa4:	5f 91       	pop	r21
    7aa6:	4f 91       	pop	r20
    7aa8:	3f 91       	pop	r19
    7aaa:	2f 91       	pop	r18
    7aac:	0f 90       	pop	r0
    7aae:	0b be       	out	0x3b, r0	; 59
    7ab0:	0f 90       	pop	r0
    7ab2:	0f be       	out	0x3f, r0	; 63
    7ab4:	0f 90       	pop	r0
    7ab6:	1f 90       	pop	r1
    7ab8:	18 95       	reti

00007aba <__vector_110>:
    7aba:	1f 92       	push	r1
    7abc:	0f 92       	push	r0
    7abe:	0f b6       	in	r0, 0x3f	; 63
    7ac0:	0f 92       	push	r0
    7ac2:	11 24       	eor	r1, r1
    7ac4:	0b b6       	in	r0, 0x3b	; 59
    7ac6:	0f 92       	push	r0
    7ac8:	2f 93       	push	r18
    7aca:	3f 93       	push	r19
    7acc:	4f 93       	push	r20
    7ace:	5f 93       	push	r21
    7ad0:	6f 93       	push	r22
    7ad2:	7f 93       	push	r23
    7ad4:	8f 93       	push	r24
    7ad6:	9f 93       	push	r25
    7ad8:	af 93       	push	r26
    7ada:	bf 93       	push	r27
    7adc:	ef 93       	push	r30
    7ade:	ff 93       	push	r31
    7ae0:	e0 91 23 23 	lds	r30, 0x2323	; 0x802323 <tc_tcf0_cca_callback>
    7ae4:	f0 91 24 23 	lds	r31, 0x2324	; 0x802324 <tc_tcf0_cca_callback+0x1>
    7ae8:	30 97       	sbiw	r30, 0x00	; 0
    7aea:	09 f0       	breq	.+2      	; 0x7aee <__vector_110+0x34>
    7aec:	19 95       	eicall
    7aee:	ff 91       	pop	r31
    7af0:	ef 91       	pop	r30
    7af2:	bf 91       	pop	r27
    7af4:	af 91       	pop	r26
    7af6:	9f 91       	pop	r25
    7af8:	8f 91       	pop	r24
    7afa:	7f 91       	pop	r23
    7afc:	6f 91       	pop	r22
    7afe:	5f 91       	pop	r21
    7b00:	4f 91       	pop	r20
    7b02:	3f 91       	pop	r19
    7b04:	2f 91       	pop	r18
    7b06:	0f 90       	pop	r0
    7b08:	0b be       	out	0x3b, r0	; 59
    7b0a:	0f 90       	pop	r0
    7b0c:	0f be       	out	0x3f, r0	; 63
    7b0e:	0f 90       	pop	r0
    7b10:	1f 90       	pop	r1
    7b12:	18 95       	reti

00007b14 <__vector_111>:
    7b14:	1f 92       	push	r1
    7b16:	0f 92       	push	r0
    7b18:	0f b6       	in	r0, 0x3f	; 63
    7b1a:	0f 92       	push	r0
    7b1c:	11 24       	eor	r1, r1
    7b1e:	0b b6       	in	r0, 0x3b	; 59
    7b20:	0f 92       	push	r0
    7b22:	2f 93       	push	r18
    7b24:	3f 93       	push	r19
    7b26:	4f 93       	push	r20
    7b28:	5f 93       	push	r21
    7b2a:	6f 93       	push	r22
    7b2c:	7f 93       	push	r23
    7b2e:	8f 93       	push	r24
    7b30:	9f 93       	push	r25
    7b32:	af 93       	push	r26
    7b34:	bf 93       	push	r27
    7b36:	ef 93       	push	r30
    7b38:	ff 93       	push	r31
    7b3a:	e0 91 21 23 	lds	r30, 0x2321	; 0x802321 <tc_tcf0_ccb_callback>
    7b3e:	f0 91 22 23 	lds	r31, 0x2322	; 0x802322 <tc_tcf0_ccb_callback+0x1>
    7b42:	30 97       	sbiw	r30, 0x00	; 0
    7b44:	09 f0       	breq	.+2      	; 0x7b48 <__vector_111+0x34>
    7b46:	19 95       	eicall
    7b48:	ff 91       	pop	r31
    7b4a:	ef 91       	pop	r30
    7b4c:	bf 91       	pop	r27
    7b4e:	af 91       	pop	r26
    7b50:	9f 91       	pop	r25
    7b52:	8f 91       	pop	r24
    7b54:	7f 91       	pop	r23
    7b56:	6f 91       	pop	r22
    7b58:	5f 91       	pop	r21
    7b5a:	4f 91       	pop	r20
    7b5c:	3f 91       	pop	r19
    7b5e:	2f 91       	pop	r18
    7b60:	0f 90       	pop	r0
    7b62:	0b be       	out	0x3b, r0	; 59
    7b64:	0f 90       	pop	r0
    7b66:	0f be       	out	0x3f, r0	; 63
    7b68:	0f 90       	pop	r0
    7b6a:	1f 90       	pop	r1
    7b6c:	18 95       	reti

00007b6e <__vector_112>:
    7b6e:	1f 92       	push	r1
    7b70:	0f 92       	push	r0
    7b72:	0f b6       	in	r0, 0x3f	; 63
    7b74:	0f 92       	push	r0
    7b76:	11 24       	eor	r1, r1
    7b78:	0b b6       	in	r0, 0x3b	; 59
    7b7a:	0f 92       	push	r0
    7b7c:	2f 93       	push	r18
    7b7e:	3f 93       	push	r19
    7b80:	4f 93       	push	r20
    7b82:	5f 93       	push	r21
    7b84:	6f 93       	push	r22
    7b86:	7f 93       	push	r23
    7b88:	8f 93       	push	r24
    7b8a:	9f 93       	push	r25
    7b8c:	af 93       	push	r26
    7b8e:	bf 93       	push	r27
    7b90:	ef 93       	push	r30
    7b92:	ff 93       	push	r31
    7b94:	e0 91 1f 23 	lds	r30, 0x231F	; 0x80231f <tc_tcf0_ccc_callback>
    7b98:	f0 91 20 23 	lds	r31, 0x2320	; 0x802320 <tc_tcf0_ccc_callback+0x1>
    7b9c:	30 97       	sbiw	r30, 0x00	; 0
    7b9e:	09 f0       	breq	.+2      	; 0x7ba2 <__vector_112+0x34>
    7ba0:	19 95       	eicall
    7ba2:	ff 91       	pop	r31
    7ba4:	ef 91       	pop	r30
    7ba6:	bf 91       	pop	r27
    7ba8:	af 91       	pop	r26
    7baa:	9f 91       	pop	r25
    7bac:	8f 91       	pop	r24
    7bae:	7f 91       	pop	r23
    7bb0:	6f 91       	pop	r22
    7bb2:	5f 91       	pop	r21
    7bb4:	4f 91       	pop	r20
    7bb6:	3f 91       	pop	r19
    7bb8:	2f 91       	pop	r18
    7bba:	0f 90       	pop	r0
    7bbc:	0b be       	out	0x3b, r0	; 59
    7bbe:	0f 90       	pop	r0
    7bc0:	0f be       	out	0x3f, r0	; 63
    7bc2:	0f 90       	pop	r0
    7bc4:	1f 90       	pop	r1
    7bc6:	18 95       	reti

00007bc8 <__vector_113>:
    7bc8:	1f 92       	push	r1
    7bca:	0f 92       	push	r0
    7bcc:	0f b6       	in	r0, 0x3f	; 63
    7bce:	0f 92       	push	r0
    7bd0:	11 24       	eor	r1, r1
    7bd2:	0b b6       	in	r0, 0x3b	; 59
    7bd4:	0f 92       	push	r0
    7bd6:	2f 93       	push	r18
    7bd8:	3f 93       	push	r19
    7bda:	4f 93       	push	r20
    7bdc:	5f 93       	push	r21
    7bde:	6f 93       	push	r22
    7be0:	7f 93       	push	r23
    7be2:	8f 93       	push	r24
    7be4:	9f 93       	push	r25
    7be6:	af 93       	push	r26
    7be8:	bf 93       	push	r27
    7bea:	ef 93       	push	r30
    7bec:	ff 93       	push	r31
    7bee:	e0 91 1d 23 	lds	r30, 0x231D	; 0x80231d <tc_tcf0_ccd_callback>
    7bf2:	f0 91 1e 23 	lds	r31, 0x231E	; 0x80231e <tc_tcf0_ccd_callback+0x1>
    7bf6:	30 97       	sbiw	r30, 0x00	; 0
    7bf8:	09 f0       	breq	.+2      	; 0x7bfc <__vector_113+0x34>
    7bfa:	19 95       	eicall
    7bfc:	ff 91       	pop	r31
    7bfe:	ef 91       	pop	r30
    7c00:	bf 91       	pop	r27
    7c02:	af 91       	pop	r26
    7c04:	9f 91       	pop	r25
    7c06:	8f 91       	pop	r24
    7c08:	7f 91       	pop	r23
    7c0a:	6f 91       	pop	r22
    7c0c:	5f 91       	pop	r21
    7c0e:	4f 91       	pop	r20
    7c10:	3f 91       	pop	r19
    7c12:	2f 91       	pop	r18
    7c14:	0f 90       	pop	r0
    7c16:	0b be       	out	0x3b, r0	; 59
    7c18:	0f 90       	pop	r0
    7c1a:	0f be       	out	0x3f, r0	; 63
    7c1c:	0f 90       	pop	r0
    7c1e:	1f 90       	pop	r1
    7c20:	18 95       	reti

00007c22 <tc_enable>:
    7c22:	1f 93       	push	r17
    7c24:	cf 93       	push	r28
    7c26:	df 93       	push	r29
    7c28:	1f 92       	push	r1
    7c2a:	1f 92       	push	r1
    7c2c:	cd b7       	in	r28, 0x3d	; 61
    7c2e:	de b7       	in	r29, 0x3e	; 62
    7c30:	2f b7       	in	r18, 0x3f	; 63
    7c32:	2a 83       	std	Y+2, r18	; 0x02
    7c34:	f8 94       	cli
    7c36:	1a 81       	ldd	r17, Y+2	; 0x02
    7c38:	28 2f       	mov	r18, r24
    7c3a:	39 2f       	mov	r19, r25
    7c3c:	21 15       	cp	r18, r1
    7c3e:	88 e0       	ldi	r24, 0x08	; 8
    7c40:	38 07       	cpc	r19, r24
    7c42:	49 f4       	brne	.+18     	; 0x7c56 <tc_enable+0x34>
    7c44:	61 e0       	ldi	r22, 0x01	; 1
    7c46:	83 e0       	ldi	r24, 0x03	; 3
    7c48:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c4c:	64 e0       	ldi	r22, 0x04	; 4
    7c4e:	83 e0       	ldi	r24, 0x03	; 3
    7c50:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c54:	4f c0       	rjmp	.+158    	; 0x7cf4 <tc_enable+0xd2>
    7c56:	20 34       	cpi	r18, 0x40	; 64
    7c58:	88 e0       	ldi	r24, 0x08	; 8
    7c5a:	38 07       	cpc	r19, r24
    7c5c:	49 f4       	brne	.+18     	; 0x7c70 <tc_enable+0x4e>
    7c5e:	62 e0       	ldi	r22, 0x02	; 2
    7c60:	83 e0       	ldi	r24, 0x03	; 3
    7c62:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c66:	64 e0       	ldi	r22, 0x04	; 4
    7c68:	83 e0       	ldi	r24, 0x03	; 3
    7c6a:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c6e:	42 c0       	rjmp	.+132    	; 0x7cf4 <tc_enable+0xd2>
    7c70:	21 15       	cp	r18, r1
    7c72:	89 e0       	ldi	r24, 0x09	; 9
    7c74:	38 07       	cpc	r19, r24
    7c76:	49 f4       	brne	.+18     	; 0x7c8a <tc_enable+0x68>
    7c78:	61 e0       	ldi	r22, 0x01	; 1
    7c7a:	84 e0       	ldi	r24, 0x04	; 4
    7c7c:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c80:	64 e0       	ldi	r22, 0x04	; 4
    7c82:	84 e0       	ldi	r24, 0x04	; 4
    7c84:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c88:	35 c0       	rjmp	.+106    	; 0x7cf4 <tc_enable+0xd2>
    7c8a:	20 34       	cpi	r18, 0x40	; 64
    7c8c:	89 e0       	ldi	r24, 0x09	; 9
    7c8e:	38 07       	cpc	r19, r24
    7c90:	49 f4       	brne	.+18     	; 0x7ca4 <tc_enable+0x82>
    7c92:	62 e0       	ldi	r22, 0x02	; 2
    7c94:	84 e0       	ldi	r24, 0x04	; 4
    7c96:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7c9a:	64 e0       	ldi	r22, 0x04	; 4
    7c9c:	84 e0       	ldi	r24, 0x04	; 4
    7c9e:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7ca2:	28 c0       	rjmp	.+80     	; 0x7cf4 <tc_enable+0xd2>
    7ca4:	21 15       	cp	r18, r1
    7ca6:	8a e0       	ldi	r24, 0x0A	; 10
    7ca8:	38 07       	cpc	r19, r24
    7caa:	49 f4       	brne	.+18     	; 0x7cbe <tc_enable+0x9c>
    7cac:	61 e0       	ldi	r22, 0x01	; 1
    7cae:	85 e0       	ldi	r24, 0x05	; 5
    7cb0:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7cb4:	64 e0       	ldi	r22, 0x04	; 4
    7cb6:	85 e0       	ldi	r24, 0x05	; 5
    7cb8:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7cbc:	1b c0       	rjmp	.+54     	; 0x7cf4 <tc_enable+0xd2>
    7cbe:	20 34       	cpi	r18, 0x40	; 64
    7cc0:	8a e0       	ldi	r24, 0x0A	; 10
    7cc2:	38 07       	cpc	r19, r24
    7cc4:	49 f4       	brne	.+18     	; 0x7cd8 <tc_enable+0xb6>
    7cc6:	62 e0       	ldi	r22, 0x02	; 2
    7cc8:	85 e0       	ldi	r24, 0x05	; 5
    7cca:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7cce:	64 e0       	ldi	r22, 0x04	; 4
    7cd0:	85 e0       	ldi	r24, 0x05	; 5
    7cd2:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7cd6:	0e c0       	rjmp	.+28     	; 0x7cf4 <tc_enable+0xd2>
    7cd8:	21 15       	cp	r18, r1
    7cda:	3b 40       	sbci	r19, 0x0B	; 11
    7cdc:	49 f4       	brne	.+18     	; 0x7cf0 <tc_enable+0xce>
    7cde:	61 e0       	ldi	r22, 0x01	; 1
    7ce0:	86 e0       	ldi	r24, 0x06	; 6
    7ce2:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7ce6:	64 e0       	ldi	r22, 0x04	; 4
    7ce8:	86 e0       	ldi	r24, 0x06	; 6
    7cea:	0e 94 38 59 	call	0xb270	; 0xb270 <sysclk_enable_module>
    7cee:	02 c0       	rjmp	.+4      	; 0x7cf4 <tc_enable+0xd2>
    7cf0:	1f bf       	out	0x3f, r17	; 63
    7cf2:	10 c0       	rjmp	.+32     	; 0x7d14 <tc_enable+0xf2>
    7cf4:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7cf8:	8f 3f       	cpi	r24, 0xFF	; 255
    7cfa:	09 f4       	brne	.+2      	; 0x7cfe <tc_enable+0xdc>
    7cfc:	ff cf       	rjmp	.-2      	; 0x7cfc <tc_enable+0xda>
    7cfe:	8f b7       	in	r24, 0x3f	; 63
    7d00:	89 83       	std	Y+1, r24	; 0x01
    7d02:	f8 94       	cli
    7d04:	99 81       	ldd	r25, Y+1	; 0x01
    7d06:	ed ea       	ldi	r30, 0xAD	; 173
    7d08:	f7 e2       	ldi	r31, 0x27	; 39
    7d0a:	81 81       	ldd	r24, Z+1	; 0x01
    7d0c:	8f 5f       	subi	r24, 0xFF	; 255
    7d0e:	81 83       	std	Z+1, r24	; 0x01
    7d10:	9f bf       	out	0x3f, r25	; 63
    7d12:	1f bf       	out	0x3f, r17	; 63
    7d14:	0f 90       	pop	r0
    7d16:	0f 90       	pop	r0
    7d18:	df 91       	pop	r29
    7d1a:	cf 91       	pop	r28
    7d1c:	1f 91       	pop	r17
    7d1e:	08 95       	ret

00007d20 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    7d20:	81 15       	cp	r24, r1
    7d22:	28 e0       	ldi	r18, 0x08	; 8
    7d24:	92 07       	cpc	r25, r18
    7d26:	29 f4       	brne	.+10     	; 0x7d32 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    7d28:	60 93 63 23 	sts	0x2363, r22	; 0x802363 <tc_tcc0_ovf_callback>
    7d2c:	70 93 64 23 	sts	0x2364, r23	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    7d30:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    7d32:	80 34       	cpi	r24, 0x40	; 64
    7d34:	28 e0       	ldi	r18, 0x08	; 8
    7d36:	92 07       	cpc	r25, r18
    7d38:	29 f4       	brne	.+10     	; 0x7d44 <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    7d3a:	60 93 57 23 	sts	0x2357, r22	; 0x802357 <tc_tcc1_ovf_callback>
    7d3e:	70 93 58 23 	sts	0x2358, r23	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    7d42:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    7d44:	81 15       	cp	r24, r1
    7d46:	29 e0       	ldi	r18, 0x09	; 9
    7d48:	92 07       	cpc	r25, r18
    7d4a:	29 f4       	brne	.+10     	; 0x7d56 <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    7d4c:	60 93 4f 23 	sts	0x234F, r22	; 0x80234f <tc_tcd0_ovf_callback>
    7d50:	70 93 50 23 	sts	0x2350, r23	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    7d54:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    7d56:	80 34       	cpi	r24, 0x40	; 64
    7d58:	29 e0       	ldi	r18, 0x09	; 9
    7d5a:	92 07       	cpc	r25, r18
    7d5c:	29 f4       	brne	.+10     	; 0x7d68 <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    7d5e:	60 93 43 23 	sts	0x2343, r22	; 0x802343 <tc_tcd1_ovf_callback>
    7d62:	70 93 44 23 	sts	0x2344, r23	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    7d66:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    7d68:	81 15       	cp	r24, r1
    7d6a:	2a e0       	ldi	r18, 0x0A	; 10
    7d6c:	92 07       	cpc	r25, r18
    7d6e:	29 f4       	brne	.+10     	; 0x7d7a <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    7d70:	60 93 3b 23 	sts	0x233B, r22	; 0x80233b <tc_tce0_ovf_callback>
    7d74:	70 93 3c 23 	sts	0x233C, r23	; 0x80233c <tc_tce0_ovf_callback+0x1>
    7d78:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    7d7a:	80 34       	cpi	r24, 0x40	; 64
    7d7c:	2a e0       	ldi	r18, 0x0A	; 10
    7d7e:	92 07       	cpc	r25, r18
    7d80:	29 f4       	brne	.+10     	; 0x7d8c <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    7d82:	60 93 2f 23 	sts	0x232F, r22	; 0x80232f <tc_tce1_ovf_callback>
    7d86:	70 93 30 23 	sts	0x2330, r23	; 0x802330 <tc_tce1_ovf_callback+0x1>
    7d8a:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    7d8c:	81 15       	cp	r24, r1
    7d8e:	9b 40       	sbci	r25, 0x0B	; 11
    7d90:	21 f4       	brne	.+8      	; 0x7d9a <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    7d92:	60 93 27 23 	sts	0x2327, r22	; 0x802327 <tc_tcf0_ovf_callback>
    7d96:	70 93 28 23 	sts	0x2328, r23	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    7d9a:	08 95       	ret

00007d9c <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    7d9c:	cf 93       	push	r28
    7d9e:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    7da0:	e0 91 65 23 	lds	r30, 0x2365	; 0x802365 <transfer>
    7da4:	f0 91 66 23 	lds	r31, 0x2366	; 0x802366 <transfer+0x1>
    7da8:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    7daa:	83 ff       	sbrs	r24, 3
    7dac:	08 c0       	rjmp	.+16     	; 0x7dbe <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    7dae:	88 60       	ori	r24, 0x08	; 8
    7db0:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    7db2:	83 e0       	ldi	r24, 0x03	; 3
    7db4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    7db6:	86 ef       	ldi	r24, 0xF6	; 246
    7db8:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7dbc:	83 c0       	rjmp	.+262    	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    7dbe:	98 2f       	mov	r25, r24
    7dc0:	94 71       	andi	r25, 0x14	; 20
    7dc2:	31 f0       	breq	.+12     	; 0x7dd0 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7dc4:	83 e0       	ldi	r24, 0x03	; 3
    7dc6:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    7dc8:	8f ef       	ldi	r24, 0xFF	; 255
    7dca:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7dce:	7a c0       	rjmp	.+244    	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    7dd0:	86 ff       	sbrs	r24, 6
    7dd2:	43 c0       	rjmp	.+134    	; 0x7e5a <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    7dd4:	c5 e6       	ldi	r28, 0x65	; 101
    7dd6:	d3 e2       	ldi	r29, 0x23	; 35
    7dd8:	aa 81       	ldd	r26, Y+2	; 0x02
    7dda:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    7ddc:	8c 81       	ldd	r24, Y+4	; 0x04
    7dde:	9d 81       	ldd	r25, Y+5	; 0x05
    7de0:	14 96       	adiw	r26, 0x04	; 4
    7de2:	2d 91       	ld	r18, X+
    7de4:	3c 91       	ld	r19, X
    7de6:	15 97       	sbiw	r26, 0x05	; 5
    7de8:	82 17       	cp	r24, r18
    7dea:	93 07       	cpc	r25, r19
    7dec:	6c f4       	brge	.+26     	; 0x7e08 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    7dee:	9c 01       	movw	r18, r24
    7df0:	2f 5f       	subi	r18, 0xFF	; 255
    7df2:	3f 4f       	sbci	r19, 0xFF	; 255
    7df4:	20 93 69 23 	sts	0x2369, r18	; 0x802369 <transfer+0x4>
    7df8:	30 93 6a 23 	sts	0x236A, r19	; 0x80236a <transfer+0x5>
    7dfc:	a8 0f       	add	r26, r24
    7dfe:	b9 1f       	adc	r27, r25
    7e00:	11 96       	adiw	r26, 0x01	; 1
    7e02:	8c 91       	ld	r24, X
    7e04:	87 83       	std	Z+7, r24	; 0x07
    7e06:	5e c0       	rjmp	.+188    	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    7e08:	80 91 6b 23 	lds	r24, 0x236B	; 0x80236b <transfer+0x6>
    7e0c:	90 91 6c 23 	lds	r25, 0x236C	; 0x80236c <transfer+0x7>
    7e10:	18 96       	adiw	r26, 0x08	; 8
    7e12:	2d 91       	ld	r18, X+
    7e14:	3c 91       	ld	r19, X
    7e16:	19 97       	sbiw	r26, 0x09	; 9
    7e18:	82 17       	cp	r24, r18
    7e1a:	93 07       	cpc	r25, r19
    7e1c:	c8 f4       	brcc	.+50     	; 0x7e50 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    7e1e:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <transfer+0x8>
    7e22:	22 23       	and	r18, r18
    7e24:	21 f0       	breq	.+8      	; 0x7e2e <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    7e26:	86 81       	ldd	r24, Z+6	; 0x06
    7e28:	81 60       	ori	r24, 0x01	; 1
    7e2a:	86 83       	std	Z+6, r24	; 0x06
    7e2c:	4b c0       	rjmp	.+150    	; 0x7ec4 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    7e2e:	16 96       	adiw	r26, 0x06	; 6
    7e30:	2d 91       	ld	r18, X+
    7e32:	3c 91       	ld	r19, X
    7e34:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    7e36:	ac 01       	movw	r20, r24
    7e38:	4f 5f       	subi	r20, 0xFF	; 255
    7e3a:	5f 4f       	sbci	r21, 0xFF	; 255
    7e3c:	40 93 6b 23 	sts	0x236B, r20	; 0x80236b <transfer+0x6>
    7e40:	50 93 6c 23 	sts	0x236C, r21	; 0x80236c <transfer+0x7>
    7e44:	d9 01       	movw	r26, r18
    7e46:	a8 0f       	add	r26, r24
    7e48:	b9 1f       	adc	r27, r25
    7e4a:	8c 91       	ld	r24, X
    7e4c:	87 83       	std	Z+7, r24	; 0x07
    7e4e:	3a c0       	rjmp	.+116    	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7e50:	83 e0       	ldi	r24, 0x03	; 3
    7e52:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    7e54:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    7e58:	35 c0       	rjmp	.+106    	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    7e5a:	88 23       	and	r24, r24
    7e5c:	84 f5       	brge	.+96     	; 0x7ebe <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    7e5e:	a5 e6       	ldi	r26, 0x65	; 101
    7e60:	b3 e2       	ldi	r27, 0x23	; 35
    7e62:	12 96       	adiw	r26, 0x02	; 2
    7e64:	cd 91       	ld	r28, X+
    7e66:	dc 91       	ld	r29, X
    7e68:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    7e6a:	16 96       	adiw	r26, 0x06	; 6
    7e6c:	8d 91       	ld	r24, X+
    7e6e:	9c 91       	ld	r25, X
    7e70:	17 97       	sbiw	r26, 0x07	; 7
    7e72:	28 85       	ldd	r18, Y+8	; 0x08
    7e74:	39 85       	ldd	r19, Y+9	; 0x09
    7e76:	82 17       	cp	r24, r18
    7e78:	93 07       	cpc	r25, r19
    7e7a:	d8 f4       	brcc	.+54     	; 0x7eb2 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    7e7c:	6e 81       	ldd	r22, Y+6	; 0x06
    7e7e:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    7e80:	9c 01       	movw	r18, r24
    7e82:	2f 5f       	subi	r18, 0xFF	; 255
    7e84:	3f 4f       	sbci	r19, 0xFF	; 255
    7e86:	20 93 6b 23 	sts	0x236B, r18	; 0x80236b <transfer+0x6>
    7e8a:	30 93 6c 23 	sts	0x236C, r19	; 0x80236c <transfer+0x7>
    7e8e:	47 81       	ldd	r20, Z+7	; 0x07
    7e90:	db 01       	movw	r26, r22
    7e92:	a8 0f       	add	r26, r24
    7e94:	b9 1f       	adc	r27, r25
    7e96:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    7e98:	88 85       	ldd	r24, Y+8	; 0x08
    7e9a:	99 85       	ldd	r25, Y+9	; 0x09
    7e9c:	28 17       	cp	r18, r24
    7e9e:	39 07       	cpc	r19, r25
    7ea0:	18 f4       	brcc	.+6      	; 0x7ea8 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    7ea2:	82 e0       	ldi	r24, 0x02	; 2
    7ea4:	83 83       	std	Z+3, r24	; 0x03
    7ea6:	0e c0       	rjmp	.+28     	; 0x7ec4 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    7ea8:	87 e0       	ldi	r24, 0x07	; 7
    7eaa:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    7eac:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    7eb0:	09 c0       	rjmp	.+18     	; 0x7ec4 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7eb2:	83 e0       	ldi	r24, 0x03	; 3
    7eb4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    7eb6:	89 ef       	ldi	r24, 0xF9	; 249
    7eb8:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7ebc:	03 c0       	rjmp	.+6      	; 0x7ec4 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    7ebe:	8b ef       	ldi	r24, 0xFB	; 251
    7ec0:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
	}
}
    7ec4:	df 91       	pop	r29
    7ec6:	cf 91       	pop	r28
    7ec8:	08 95       	ret

00007eca <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    7eca:	1f 92       	push	r1
    7ecc:	0f 92       	push	r0
    7ece:	0f b6       	in	r0, 0x3f	; 63
    7ed0:	0f 92       	push	r0
    7ed2:	11 24       	eor	r1, r1
    7ed4:	0b b6       	in	r0, 0x3b	; 59
    7ed6:	0f 92       	push	r0
    7ed8:	2f 93       	push	r18
    7eda:	3f 93       	push	r19
    7edc:	4f 93       	push	r20
    7ede:	5f 93       	push	r21
    7ee0:	6f 93       	push	r22
    7ee2:	7f 93       	push	r23
    7ee4:	8f 93       	push	r24
    7ee6:	9f 93       	push	r25
    7ee8:	af 93       	push	r26
    7eea:	bf 93       	push	r27
    7eec:	ef 93       	push	r30
    7eee:	ff 93       	push	r31
    7ef0:	55 df       	rcall	.-342    	; 0x7d9c <twim_interrupt_handler>
    7ef2:	ff 91       	pop	r31
    7ef4:	ef 91       	pop	r30
    7ef6:	bf 91       	pop	r27
    7ef8:	af 91       	pop	r26
    7efa:	9f 91       	pop	r25
    7efc:	8f 91       	pop	r24
    7efe:	7f 91       	pop	r23
    7f00:	6f 91       	pop	r22
    7f02:	5f 91       	pop	r21
    7f04:	4f 91       	pop	r20
    7f06:	3f 91       	pop	r19
    7f08:	2f 91       	pop	r18
    7f0a:	0f 90       	pop	r0
    7f0c:	0b be       	out	0x3b, r0	; 59
    7f0e:	0f 90       	pop	r0
    7f10:	0f be       	out	0x3f, r0	; 63
    7f12:	0f 90       	pop	r0
    7f14:	1f 90       	pop	r1
    7f16:	18 95       	reti

00007f18 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    7f18:	1f 92       	push	r1
    7f1a:	0f 92       	push	r0
    7f1c:	0f b6       	in	r0, 0x3f	; 63
    7f1e:	0f 92       	push	r0
    7f20:	11 24       	eor	r1, r1
    7f22:	0b b6       	in	r0, 0x3b	; 59
    7f24:	0f 92       	push	r0
    7f26:	2f 93       	push	r18
    7f28:	3f 93       	push	r19
    7f2a:	4f 93       	push	r20
    7f2c:	5f 93       	push	r21
    7f2e:	6f 93       	push	r22
    7f30:	7f 93       	push	r23
    7f32:	8f 93       	push	r24
    7f34:	9f 93       	push	r25
    7f36:	af 93       	push	r26
    7f38:	bf 93       	push	r27
    7f3a:	ef 93       	push	r30
    7f3c:	ff 93       	push	r31
    7f3e:	2e df       	rcall	.-420    	; 0x7d9c <twim_interrupt_handler>
    7f40:	ff 91       	pop	r31
    7f42:	ef 91       	pop	r30
    7f44:	bf 91       	pop	r27
    7f46:	af 91       	pop	r26
    7f48:	9f 91       	pop	r25
    7f4a:	8f 91       	pop	r24
    7f4c:	7f 91       	pop	r23
    7f4e:	6f 91       	pop	r22
    7f50:	5f 91       	pop	r21
    7f52:	4f 91       	pop	r20
    7f54:	3f 91       	pop	r19
    7f56:	2f 91       	pop	r18
    7f58:	0f 90       	pop	r0
    7f5a:	0b be       	out	0x3b, r0	; 59
    7f5c:	0f 90       	pop	r0
    7f5e:	0f be       	out	0x3f, r0	; 63
    7f60:	0f 90       	pop	r0
    7f62:	1f 90       	pop	r1
    7f64:	18 95       	reti

00007f66 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    7f66:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    7f68:	db 01       	movw	r26, r22
    7f6a:	14 96       	adiw	r26, 0x04	; 4
    7f6c:	8c 91       	ld	r24, X
    7f6e:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    7f70:	88 eb       	ldi	r24, 0xB8	; 184
    7f72:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    7f74:	81 e0       	ldi	r24, 0x01	; 1
    7f76:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    7f78:	e5 e6       	ldi	r30, 0x65	; 101
    7f7a:	f3 e2       	ldi	r31, 0x23	; 35
    7f7c:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    7f7e:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    7f80:	e0 ea       	ldi	r30, 0xA0	; 160
    7f82:	f0 e0       	ldi	r31, 0x00	; 0
    7f84:	82 81       	ldd	r24, Z+2	; 0x02
    7f86:	82 60       	ori	r24, 0x02	; 2
    7f88:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    7f8a:	78 94       	sei

	return STATUS_OK;
}
    7f8c:	80 e0       	ldi	r24, 0x00	; 0
    7f8e:	08 95       	ret

00007f90 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    7f90:	cf 93       	push	r28
    7f92:	df 93       	push	r29
    7f94:	1f 92       	push	r1
    7f96:	cd b7       	in	r28, 0x3d	; 61
    7f98:	de b7       	in	r29, 0x3e	; 62
    7f9a:	9c 01       	movw	r18, r24
    7f9c:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    7f9e:	89 2b       	or	r24, r25
    7fa0:	09 f4       	brne	.+2      	; 0x7fa4 <twi_master_transfer+0x14>
    7fa2:	51 c0       	rjmp	.+162    	; 0x8046 <twi_master_transfer+0xb6>
    7fa4:	30 97       	sbiw	r30, 0x00	; 0
    7fa6:	09 f4       	brne	.+2      	; 0x7faa <twi_master_transfer+0x1a>
    7fa8:	50 c0       	rjmp	.+160    	; 0x804a <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    7faa:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    7fac:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <transfer+0x9>
    7fb0:	88 23       	and	r24, r24
    7fb2:	19 f0       	breq	.+6      	; 0x7fba <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    7fb4:	99 23       	and	r25, r25
    7fb6:	f1 f3       	breq	.-4      	; 0x7fb4 <twi_master_transfer+0x24>
    7fb8:	4a c0       	rjmp	.+148    	; 0x804e <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    7fba:	8f b7       	in	r24, 0x3f	; 63
    7fbc:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    7fbe:	f8 94       	cli
	return flags;
    7fc0:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    7fc2:	a5 e6       	ldi	r26, 0x65	; 101
    7fc4:	b3 e2       	ldi	r27, 0x23	; 35
    7fc6:	91 e0       	ldi	r25, 0x01	; 1
    7fc8:	19 96       	adiw	r26, 0x09	; 9
    7fca:	9c 93       	st	X, r25
    7fcc:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    7fce:	90 e8       	ldi	r25, 0x80	; 128
    7fd0:	1a 96       	adiw	r26, 0x0a	; 10
    7fd2:	9c 93       	st	X, r25
    7fd4:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    7fd6:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    7fd8:	2d 93       	st	X+, r18
    7fda:	3c 93       	st	X, r19
    7fdc:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    7fde:	12 96       	adiw	r26, 0x02	; 2
    7fe0:	6d 93       	st	X+, r22
    7fe2:	7c 93       	st	X, r23
    7fe4:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    7fe6:	14 96       	adiw	r26, 0x04	; 4
    7fe8:	1d 92       	st	X+, r1
    7fea:	1c 92       	st	X, r1
    7fec:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    7fee:	16 96       	adiw	r26, 0x06	; 6
    7ff0:	1d 92       	st	X+, r1
    7ff2:	1c 92       	st	X, r1
    7ff4:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    7ff6:	18 96       	adiw	r26, 0x08	; 8
    7ff8:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    7ffa:	80 81       	ld	r24, Z
    7ffc:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    7ffe:	64 81       	ldd	r22, Z+4	; 0x04
    8000:	75 81       	ldd	r23, Z+5	; 0x05
    8002:	67 2b       	or	r22, r23
    8004:	11 f4       	brne	.+4      	; 0x800a <twi_master_transfer+0x7a>
    8006:	41 11       	cpse	r20, r1
    8008:	03 c0       	rjmp	.+6      	; 0x8010 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    800a:	f9 01       	movw	r30, r18
    800c:	86 83       	std	Z+6, r24	; 0x06
    800e:	03 c0       	rjmp	.+6      	; 0x8016 <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    8010:	81 60       	ori	r24, 0x01	; 1
    8012:	f9 01       	movw	r30, r18
    8014:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    8016:	e5 e6       	ldi	r30, 0x65	; 101
    8018:	f3 e2       	ldi	r31, 0x23	; 35
    801a:	92 85       	ldd	r25, Z+10	; 0x0a
    801c:	90 38       	cpi	r25, 0x80	; 128
    801e:	e9 f3       	breq	.-6      	; 0x801a <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    8020:	f9 01       	movw	r30, r18
    8022:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    8024:	83 70       	andi	r24, 0x03	; 3
    8026:	81 30       	cpi	r24, 0x01	; 1
    8028:	49 f0       	breq	.+18     	; 0x803c <twi_master_transfer+0xac>
    802a:	a5 e6       	ldi	r26, 0x65	; 101
    802c:	b3 e2       	ldi	r27, 0x23	; 35
    802e:	ed 91       	ld	r30, X+
    8030:	fc 91       	ld	r31, X
    8032:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    8034:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    8036:	83 70       	andi	r24, 0x03	; 3
    8038:	81 30       	cpi	r24, 0x01	; 1
    803a:	c9 f7       	brne	.-14     	; 0x802e <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    803c:	e5 e6       	ldi	r30, 0x65	; 101
    803e:	f3 e2       	ldi	r31, 0x23	; 35
    8040:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    8042:	11 86       	std	Z+9, r1	; 0x09
    8044:	05 c0       	rjmp	.+10     	; 0x8050 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    8046:	88 ef       	ldi	r24, 0xF8	; 248
    8048:	03 c0       	rjmp	.+6      	; 0x8050 <twi_master_transfer+0xc0>
    804a:	88 ef       	ldi	r24, 0xF8	; 248
    804c:	01 c0       	rjmp	.+2      	; 0x8050 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    804e:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    8050:	0f 90       	pop	r0
    8052:	df 91       	pop	r29
    8054:	cf 91       	pop	r28
    8056:	08 95       	ret

00008058 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    8058:	cf 93       	push	r28
    805a:	df 93       	push	r29
    805c:	1f 92       	push	r1
    805e:	1f 92       	push	r1
    8060:	cd b7       	in	r28, 0x3d	; 61
    8062:	de b7       	in	r29, 0x3e	; 62
    8064:	81 11       	cpse	r24, r1
    8066:	26 c0       	rjmp	.+76     	; 0x80b4 <udd_sleep_mode+0x5c>
    8068:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    806c:	99 23       	and	r25, r25
    806e:	f9 f0       	breq	.+62     	; 0x80ae <udd_sleep_mode+0x56>
    8070:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    8074:	91 11       	cpse	r25, r1
    8076:	01 c0       	rjmp	.+2      	; 0x807a <udd_sleep_mode+0x22>
    8078:	ff cf       	rjmp	.-2      	; 0x8078 <udd_sleep_mode+0x20>
    807a:	9f b7       	in	r25, 0x3f	; 63
    807c:	9a 83       	std	Y+2, r25	; 0x02
    807e:	f8 94       	cli
    8080:	2a 81       	ldd	r18, Y+2	; 0x02
    8082:	ed ea       	ldi	r30, 0xAD	; 173
    8084:	f7 e2       	ldi	r31, 0x27	; 39
    8086:	91 81       	ldd	r25, Z+1	; 0x01
    8088:	91 50       	subi	r25, 0x01	; 1
    808a:	91 83       	std	Z+1, r25	; 0x01
    808c:	2f bf       	out	0x3f, r18	; 63
    808e:	0f c0       	rjmp	.+30     	; 0x80ae <udd_sleep_mode+0x56>
    8090:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    8094:	9f 3f       	cpi	r25, 0xFF	; 255
    8096:	09 f4       	brne	.+2      	; 0x809a <udd_sleep_mode+0x42>
    8098:	ff cf       	rjmp	.-2      	; 0x8098 <udd_sleep_mode+0x40>
    809a:	9f b7       	in	r25, 0x3f	; 63
    809c:	99 83       	std	Y+1, r25	; 0x01
    809e:	f8 94       	cli
    80a0:	29 81       	ldd	r18, Y+1	; 0x01
    80a2:	ed ea       	ldi	r30, 0xAD	; 173
    80a4:	f7 e2       	ldi	r31, 0x27	; 39
    80a6:	91 81       	ldd	r25, Z+1	; 0x01
    80a8:	9f 5f       	subi	r25, 0xFF	; 255
    80aa:	91 83       	std	Z+1, r25	; 0x01
    80ac:	2f bf       	out	0x3f, r18	; 63
    80ae:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <udd_b_idle>
    80b2:	05 c0       	rjmp	.+10     	; 0x80be <udd_sleep_mode+0x66>
    80b4:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    80b8:	99 23       	and	r25, r25
    80ba:	51 f3       	breq	.-44     	; 0x8090 <udd_sleep_mode+0x38>
    80bc:	f8 cf       	rjmp	.-16     	; 0x80ae <udd_sleep_mode+0x56>
    80be:	0f 90       	pop	r0
    80c0:	0f 90       	pop	r0
    80c2:	df 91       	pop	r29
    80c4:	cf 91       	pop	r28
    80c6:	08 95       	ret

000080c8 <udd_ctrl_init>:
    80c8:	0f 93       	push	r16
    80ca:	e8 ec       	ldi	r30, 0xC8	; 200
    80cc:	f4 e0       	ldi	r31, 0x04	; 4
    80ce:	80 81       	ld	r24, Z
    80d0:	8f 7d       	andi	r24, 0xDF	; 223
    80d2:	80 83       	st	Z, r24
    80d4:	80 81       	ld	r24, Z
    80d6:	8f 7d       	andi	r24, 0xDF	; 223
    80d8:	80 83       	st	Z, r24
    80da:	e0 e7       	ldi	r30, 0x70	; 112
    80dc:	f4 e2       	ldi	r31, 0x24	; 36
    80de:	02 e0       	ldi	r16, 0x02	; 2
    80e0:	05 93       	las	Z, r16
    80e2:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    80e6:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    80ea:	00 e2       	ldi	r16, 0x20	; 32
    80ec:	06 93       	lac	Z, r16
    80ee:	00 e4       	ldi	r16, 0x40	; 64
    80f0:	06 93       	lac	Z, r16
    80f2:	e8 e6       	ldi	r30, 0x68	; 104
    80f4:	f4 e2       	ldi	r31, 0x24	; 36
    80f6:	00 e4       	ldi	r16, 0x40	; 64
    80f8:	06 93       	lac	Z, r16
    80fa:	ed e9       	ldi	r30, 0x9D	; 157
    80fc:	f7 e2       	ldi	r31, 0x27	; 39
    80fe:	14 86       	std	Z+12, r1	; 0x0c
    8100:	15 86       	std	Z+13, r1	; 0x0d
    8102:	16 86       	std	Z+14, r1	; 0x0e
    8104:	17 86       	std	Z+15, r1	; 0x0f
    8106:	12 86       	std	Z+10, r1	; 0x0a
    8108:	13 86       	std	Z+11, r1	; 0x0b
    810a:	10 92 59 24 	sts	0x2459, r1	; 0x802459 <udd_ep_control_state>
    810e:	0f 91       	pop	r16
    8110:	08 95       	ret

00008112 <udd_ctrl_stall_data>:
    8112:	0f 93       	push	r16
    8114:	85 e0       	ldi	r24, 0x05	; 5
    8116:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    811a:	e1 e7       	ldi	r30, 0x71	; 113
    811c:	f4 e2       	ldi	r31, 0x24	; 36
    811e:	04 e0       	ldi	r16, 0x04	; 4
    8120:	05 93       	las	Z, r16
    8122:	e9 e6       	ldi	r30, 0x69	; 105
    8124:	f4 e2       	ldi	r31, 0x24	; 36
    8126:	04 e0       	ldi	r16, 0x04	; 4
    8128:	05 93       	las	Z, r16
    812a:	0f 91       	pop	r16
    812c:	08 95       	ret

0000812e <udd_ctrl_send_zlp_in>:
    812e:	0f 93       	push	r16
    8130:	83 e0       	ldi	r24, 0x03	; 3
    8132:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8136:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    813a:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    813e:	e0 e7       	ldi	r30, 0x70	; 112
    8140:	f4 e2       	ldi	r31, 0x24	; 36
    8142:	02 e0       	ldi	r16, 0x02	; 2
    8144:	06 93       	lac	Z, r16
    8146:	0f 91       	pop	r16
    8148:	08 95       	ret

0000814a <udd_ctrl_endofrequest>:
    814a:	e0 91 a9 27 	lds	r30, 0x27A9	; 0x8027a9 <udd_g_ctrlreq+0xc>
    814e:	f0 91 aa 27 	lds	r31, 0x27AA	; 0x8027aa <udd_g_ctrlreq+0xd>
    8152:	30 97       	sbiw	r30, 0x00	; 0
    8154:	09 f0       	breq	.+2      	; 0x8158 <udd_ctrl_endofrequest+0xe>
    8156:	19 95       	eicall
    8158:	08 95       	ret

0000815a <udd_ctrl_in_sent>:
    815a:	0f 93       	push	r16
    815c:	cf 93       	push	r28
    815e:	df 93       	push	r29
    8160:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8164:	83 30       	cpi	r24, 0x03	; 3
    8166:	19 f4       	brne	.+6      	; 0x816e <udd_ctrl_in_sent+0x14>
    8168:	f0 df       	rcall	.-32     	; 0x814a <udd_ctrl_endofrequest>
    816a:	ae df       	rcall	.-164    	; 0x80c8 <udd_ctrl_init>
    816c:	5e c0       	rjmp	.+188    	; 0x822a <udd_ctrl_in_sent+0xd0>
    816e:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8172:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8176:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    817a:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    817e:	c8 1b       	sub	r28, r24
    8180:	d9 0b       	sbc	r29, r25
    8182:	71 f5       	brne	.+92     	; 0x81e0 <udd_ctrl_in_sent+0x86>
    8184:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8188:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    818c:	82 0f       	add	r24, r18
    818e:	93 1f       	adc	r25, r19
    8190:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8194:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8198:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    819c:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    81a0:	82 17       	cp	r24, r18
    81a2:	93 07       	cpc	r25, r19
    81a4:	21 f0       	breq	.+8      	; 0x81ae <udd_ctrl_in_sent+0x54>
    81a6:	80 91 70 23 	lds	r24, 0x2370	; 0x802370 <b_shortpacket.5472>
    81aa:	88 23       	and	r24, r24
    81ac:	41 f0       	breq	.+16     	; 0x81be <udd_ctrl_in_sent+0x64>
    81ae:	84 e0       	ldi	r24, 0x04	; 4
    81b0:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    81b4:	e8 e6       	ldi	r30, 0x68	; 104
    81b6:	f4 e2       	ldi	r31, 0x24	; 36
    81b8:	02 e0       	ldi	r16, 0x02	; 2
    81ba:	06 93       	lac	Z, r16
    81bc:	36 c0       	rjmp	.+108    	; 0x822a <udd_ctrl_in_sent+0xd0>
    81be:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
    81c2:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
    81c6:	30 97       	sbiw	r30, 0x00	; 0
    81c8:	99 f0       	breq	.+38     	; 0x81f0 <udd_ctrl_in_sent+0x96>
    81ca:	19 95       	eicall
    81cc:	88 23       	and	r24, r24
    81ce:	81 f0       	breq	.+32     	; 0x81f0 <udd_ctrl_in_sent+0x96>
    81d0:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    81d4:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    81d8:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    81dc:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    81e0:	c0 34       	cpi	r28, 0x40	; 64
    81e2:	d1 05       	cpc	r29, r1
    81e4:	28 f0       	brcs	.+10     	; 0x81f0 <udd_ctrl_in_sent+0x96>
    81e6:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <b_shortpacket.5472>
    81ea:	c0 e4       	ldi	r28, 0x40	; 64
    81ec:	d0 e0       	ldi	r29, 0x00	; 0
    81ee:	03 c0       	rjmp	.+6      	; 0x81f6 <udd_ctrl_in_sent+0x9c>
    81f0:	81 e0       	ldi	r24, 0x01	; 1
    81f2:	80 93 70 23 	sts	0x2370, r24	; 0x802370 <b_shortpacket.5472>
    81f6:	ec e5       	ldi	r30, 0x5C	; 92
    81f8:	f4 e2       	ldi	r31, 0x24	; 36
    81fa:	c6 8b       	std	Z+22, r28	; 0x16
    81fc:	d7 8b       	std	Z+23, r29	; 0x17
    81fe:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8202:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8206:	20 91 a5 27 	lds	r18, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    820a:	30 91 a6 27 	lds	r19, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    820e:	28 0f       	add	r18, r24
    8210:	39 1f       	adc	r19, r25
    8212:	20 8f       	std	Z+24, r18	; 0x18
    8214:	31 8f       	std	Z+25, r19	; 0x19
    8216:	c8 0f       	add	r28, r24
    8218:	d9 1f       	adc	r29, r25
    821a:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>
    821e:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8222:	e0 e7       	ldi	r30, 0x70	; 112
    8224:	f4 e2       	ldi	r31, 0x24	; 36
    8226:	02 e0       	ldi	r16, 0x02	; 2
    8228:	06 93       	lac	Z, r16
    822a:	df 91       	pop	r29
    822c:	cf 91       	pop	r28
    822e:	0f 91       	pop	r16
    8230:	08 95       	ret

00008232 <udd_ep_get_size>:
    8232:	fc 01       	movw	r30, r24
    8234:	81 81       	ldd	r24, Z+1	; 0x01
    8236:	e8 2f       	mov	r30, r24
    8238:	e7 70       	andi	r30, 0x07	; 7
    823a:	8e 2f       	mov	r24, r30
    823c:	90 e0       	ldi	r25, 0x00	; 0
    823e:	fc 01       	movw	r30, r24
    8240:	31 97       	sbiw	r30, 0x01	; 1
    8242:	e7 30       	cpi	r30, 0x07	; 7
    8244:	f1 05       	cpc	r31, r1
    8246:	d8 f4       	brcc	.+54     	; 0x827e <udd_ep_get_size+0x4c>
    8248:	88 27       	eor	r24, r24
    824a:	e2 50       	subi	r30, 0x02	; 2
    824c:	ff 4f       	sbci	r31, 0xFF	; 255
    824e:	8f 4f       	sbci	r24, 0xFF	; 255
    8250:	0c 94 35 62 	jmp	0xc46a	; 0xc46a <__tablejump2__>
    8254:	80 e1       	ldi	r24, 0x10	; 16
    8256:	90 e0       	ldi	r25, 0x00	; 0
    8258:	08 95       	ret
    825a:	80 e2       	ldi	r24, 0x20	; 32
    825c:	90 e0       	ldi	r25, 0x00	; 0
    825e:	08 95       	ret
    8260:	80 e4       	ldi	r24, 0x40	; 64
    8262:	90 e0       	ldi	r25, 0x00	; 0
    8264:	08 95       	ret
    8266:	80 e8       	ldi	r24, 0x80	; 128
    8268:	90 e0       	ldi	r25, 0x00	; 0
    826a:	08 95       	ret
    826c:	80 e0       	ldi	r24, 0x00	; 0
    826e:	91 e0       	ldi	r25, 0x01	; 1
    8270:	08 95       	ret
    8272:	80 e0       	ldi	r24, 0x00	; 0
    8274:	92 e0       	ldi	r25, 0x02	; 2
    8276:	08 95       	ret
    8278:	8f ef       	ldi	r24, 0xFF	; 255
    827a:	93 e0       	ldi	r25, 0x03	; 3
    827c:	08 95       	ret
    827e:	88 e0       	ldi	r24, 0x08	; 8
    8280:	90 e0       	ldi	r25, 0x00	; 0
    8282:	08 95       	ret

00008284 <udd_ep_get_job>:
    8284:	28 2f       	mov	r18, r24
    8286:	2f 70       	andi	r18, 0x0F	; 15
    8288:	30 e0       	ldi	r19, 0x00	; 0
    828a:	22 0f       	add	r18, r18
    828c:	33 1f       	adc	r19, r19
    828e:	08 2e       	mov	r0, r24
    8290:	00 0c       	add	r0, r0
    8292:	99 0b       	sbc	r25, r25
    8294:	88 27       	eor	r24, r24
    8296:	99 0f       	add	r25, r25
    8298:	88 1f       	adc	r24, r24
    829a:	99 27       	eor	r25, r25
    829c:	82 0f       	add	r24, r18
    829e:	93 1f       	adc	r25, r19
    82a0:	02 97       	sbiw	r24, 0x02	; 2
    82a2:	9c 01       	movw	r18, r24
    82a4:	22 0f       	add	r18, r18
    82a6:	33 1f       	adc	r19, r19
    82a8:	22 0f       	add	r18, r18
    82aa:	33 1f       	adc	r19, r19
    82ac:	22 0f       	add	r18, r18
    82ae:	33 1f       	adc	r19, r19
    82b0:	82 0f       	add	r24, r18
    82b2:	93 1f       	adc	r25, r19
    82b4:	8f 50       	subi	r24, 0x0F	; 15
    82b6:	9c 4d       	sbci	r25, 0xDC	; 220
    82b8:	08 95       	ret

000082ba <udd_ctrl_interrupt_tc_setup>:
    82ba:	0f 93       	push	r16
    82bc:	cf 93       	push	r28
    82be:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    82c2:	80 ff       	sbrs	r24, 0
    82c4:	65 c0       	rjmp	.+202    	; 0x8390 <udd_ctrl_interrupt_tc_setup+0xd6>
    82c6:	81 e0       	ldi	r24, 0x01	; 1
    82c8:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    82cc:	e8 e6       	ldi	r30, 0x68	; 104
    82ce:	f4 e2       	ldi	r31, 0x24	; 36
    82d0:	00 e8       	ldi	r16, 0x80	; 128
    82d2:	06 93       	lac	Z, r16
    82d4:	e0 e7       	ldi	r30, 0x70	; 112
    82d6:	f4 e2       	ldi	r31, 0x24	; 36
    82d8:	00 e8       	ldi	r16, 0x80	; 128
    82da:	06 93       	lac	Z, r16
    82dc:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    82e0:	e8 e6       	ldi	r30, 0x68	; 104
    82e2:	f4 e2       	ldi	r31, 0x24	; 36
    82e4:	00 e1       	ldi	r16, 0x10	; 16
    82e6:	06 93       	lac	Z, r16
    82e8:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    82ec:	88 23       	and	r24, r24
    82ee:	29 f0       	breq	.+10     	; 0x82fa <udd_ctrl_interrupt_tc_setup+0x40>
    82f0:	83 50       	subi	r24, 0x03	; 3
    82f2:	82 30       	cpi	r24, 0x02	; 2
    82f4:	08 f4       	brcc	.+2      	; 0x82f8 <udd_ctrl_interrupt_tc_setup+0x3e>
    82f6:	29 df       	rcall	.-430    	; 0x814a <udd_ctrl_endofrequest>
    82f8:	e7 de       	rcall	.-562    	; 0x80c8 <udd_ctrl_init>
    82fa:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_sram+0xe>
    82fe:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_sram+0xf>
    8302:	08 97       	sbiw	r24, 0x08	; 8
    8304:	09 f0       	breq	.+2      	; 0x8308 <udd_ctrl_interrupt_tc_setup+0x4e>
    8306:	46 c0       	rjmp	.+140    	; 0x8394 <udd_ctrl_interrupt_tc_setup+0xda>
    8308:	88 e0       	ldi	r24, 0x08	; 8
    830a:	e5 e1       	ldi	r30, 0x15	; 21
    830c:	f4 e2       	ldi	r31, 0x24	; 36
    830e:	ad e9       	ldi	r26, 0x9D	; 157
    8310:	b7 e2       	ldi	r27, 0x27	; 39
    8312:	01 90       	ld	r0, Z+
    8314:	0d 92       	st	X+, r0
    8316:	8a 95       	dec	r24
    8318:	e1 f7       	brne	.-8      	; 0x8312 <udd_ctrl_interrupt_tc_setup+0x58>
    831a:	e8 ec       	ldi	r30, 0xC8	; 200
    831c:	f4 e0       	ldi	r31, 0x04	; 4
    831e:	80 81       	ld	r24, Z
    8320:	80 62       	ori	r24, 0x20	; 32
    8322:	80 83       	st	Z, r24
    8324:	80 81       	ld	r24, Z
    8326:	80 62       	ori	r24, 0x20	; 32
    8328:	80 83       	st	Z, r24
    832a:	0e 94 91 5e 	call	0xbd22	; 0xbd22 <udc_process_setup>
    832e:	c8 2f       	mov	r28, r24
    8330:	81 11       	cpse	r24, r1
    8332:	03 c0       	rjmp	.+6      	; 0x833a <udd_ctrl_interrupt_tc_setup+0x80>
    8334:	ee de       	rcall	.-548    	; 0x8112 <udd_ctrl_stall_data>
    8336:	c1 e0       	ldi	r28, 0x01	; 1
    8338:	2e c0       	rjmp	.+92     	; 0x8396 <udd_ctrl_interrupt_tc_setup+0xdc>
    833a:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    833e:	88 23       	and	r24, r24
    8340:	6c f4       	brge	.+26     	; 0x835c <udd_ctrl_interrupt_tc_setup+0xa2>
    8342:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8346:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    834a:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    834e:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8352:	82 e0       	ldi	r24, 0x02	; 2
    8354:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8358:	00 df       	rcall	.-512    	; 0x815a <udd_ctrl_in_sent>
    835a:	1d c0       	rjmp	.+58     	; 0x8396 <udd_ctrl_interrupt_tc_setup+0xdc>
    835c:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8360:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8364:	89 2b       	or	r24, r25
    8366:	11 f4       	brne	.+4      	; 0x836c <udd_ctrl_interrupt_tc_setup+0xb2>
    8368:	e2 de       	rcall	.-572    	; 0x812e <udd_ctrl_send_zlp_in>
    836a:	15 c0       	rjmp	.+42     	; 0x8396 <udd_ctrl_interrupt_tc_setup+0xdc>
    836c:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8370:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8374:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    8378:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    837c:	81 e0       	ldi	r24, 0x01	; 1
    837e:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8382:	e8 e6       	ldi	r30, 0x68	; 104
    8384:	f4 e2       	ldi	r31, 0x24	; 36
    8386:	02 e0       	ldi	r16, 0x02	; 2
    8388:	06 93       	lac	Z, r16
    838a:	00 e2       	ldi	r16, 0x20	; 32
    838c:	06 93       	lac	Z, r16
    838e:	03 c0       	rjmp	.+6      	; 0x8396 <udd_ctrl_interrupt_tc_setup+0xdc>
    8390:	c0 e0       	ldi	r28, 0x00	; 0
    8392:	01 c0       	rjmp	.+2      	; 0x8396 <udd_ctrl_interrupt_tc_setup+0xdc>
    8394:	c1 e0       	ldi	r28, 0x01	; 1
    8396:	8c 2f       	mov	r24, r28
    8398:	cf 91       	pop	r28
    839a:	0f 91       	pop	r16
    839c:	08 95       	ret

0000839e <udd_ep_trans_complet>:
    839e:	8f 92       	push	r8
    83a0:	9f 92       	push	r9
    83a2:	af 92       	push	r10
    83a4:	bf 92       	push	r11
    83a6:	df 92       	push	r13
    83a8:	ef 92       	push	r14
    83aa:	ff 92       	push	r15
    83ac:	0f 93       	push	r16
    83ae:	1f 93       	push	r17
    83b0:	cf 93       	push	r28
    83b2:	df 93       	push	r29
    83b4:	d8 2e       	mov	r13, r24
    83b6:	66 df       	rcall	.-308    	; 0x8284 <udd_ep_get_job>
    83b8:	8c 01       	movw	r16, r24
    83ba:	cd 2d       	mov	r28, r13
    83bc:	cf 70       	andi	r28, 0x0F	; 15
    83be:	d0 e0       	ldi	r29, 0x00	; 0
    83c0:	ce 01       	movw	r24, r28
    83c2:	88 0f       	add	r24, r24
    83c4:	99 1f       	adc	r25, r25
    83c6:	cd 2d       	mov	r28, r13
    83c8:	0d 2c       	mov	r0, r13
    83ca:	00 0c       	add	r0, r0
    83cc:	dd 0b       	sbc	r29, r29
    83ce:	cc 27       	eor	r28, r28
    83d0:	dd 0f       	add	r29, r29
    83d2:	cc 1f       	adc	r28, r28
    83d4:	dd 27       	eor	r29, r29
    83d6:	c8 0f       	add	r28, r24
    83d8:	d9 1f       	adc	r29, r25
    83da:	ce 01       	movw	r24, r28
    83dc:	88 0f       	add	r24, r24
    83de:	99 1f       	adc	r25, r25
    83e0:	88 0f       	add	r24, r24
    83e2:	99 1f       	adc	r25, r25
    83e4:	88 0f       	add	r24, r24
    83e6:	99 1f       	adc	r25, r25
    83e8:	9c 01       	movw	r18, r24
    83ea:	28 59       	subi	r18, 0x98	; 152
    83ec:	3b 4d       	sbci	r19, 0xDB	; 219
    83ee:	79 01       	movw	r14, r18
    83f0:	c9 01       	movw	r24, r18
    83f2:	1f df       	rcall	.-450    	; 0x8232 <udd_ep_get_size>
    83f4:	4c 01       	movw	r8, r24
    83f6:	dd 20       	and	r13, r13
    83f8:	0c f0       	brlt	.+2      	; 0x83fc <udd_ep_trans_complet+0x5e>
    83fa:	7b c0       	rjmp	.+246    	; 0x84f2 <udd_ep_trans_complet+0x154>
    83fc:	fe 01       	movw	r30, r28
    83fe:	ee 0f       	add	r30, r30
    8400:	ff 1f       	adc	r31, r31
    8402:	ee 0f       	add	r30, r30
    8404:	ff 1f       	adc	r31, r31
    8406:	ee 0f       	add	r30, r30
    8408:	ff 1f       	adc	r31, r31
    840a:	e4 5a       	subi	r30, 0xA4	; 164
    840c:	fb 4d       	sbci	r31, 0xDB	; 219
    840e:	22 89       	ldd	r18, Z+18	; 0x12
    8410:	33 89       	ldd	r19, Z+19	; 0x13
    8412:	d8 01       	movw	r26, r16
    8414:	15 96       	adiw	r26, 0x05	; 5
    8416:	8d 91       	ld	r24, X+
    8418:	9c 91       	ld	r25, X
    841a:	16 97       	sbiw	r26, 0x06	; 6
    841c:	82 0f       	add	r24, r18
    841e:	93 1f       	adc	r25, r19
    8420:	15 96       	adiw	r26, 0x05	; 5
    8422:	8d 93       	st	X+, r24
    8424:	9c 93       	st	X, r25
    8426:	16 97       	sbiw	r26, 0x06	; 6
    8428:	13 96       	adiw	r26, 0x03	; 3
    842a:	2d 91       	ld	r18, X+
    842c:	3c 91       	ld	r19, X
    842e:	14 97       	sbiw	r26, 0x04	; 4
    8430:	82 17       	cp	r24, r18
    8432:	93 07       	cpc	r25, r19
    8434:	09 f4       	brne	.+2      	; 0x8438 <udd_ep_trans_complet+0x9a>
    8436:	47 c0       	rjmp	.+142    	; 0x84c6 <udd_ep_trans_complet+0x128>
    8438:	28 1b       	sub	r18, r24
    843a:	39 0b       	sbc	r19, r25
    843c:	21 15       	cp	r18, r1
    843e:	b4 e0       	ldi	r27, 0x04	; 4
    8440:	3b 07       	cpc	r19, r27
    8442:	40 f0       	brcs	.+16     	; 0x8454 <udd_ep_trans_complet+0xb6>
    8444:	2f ef       	ldi	r18, 0xFF	; 255
    8446:	33 e0       	ldi	r19, 0x03	; 3
    8448:	c9 01       	movw	r24, r18
    844a:	b4 01       	movw	r22, r8
    844c:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    8450:	28 1b       	sub	r18, r24
    8452:	39 0b       	sbc	r19, r25
    8454:	f8 01       	movw	r30, r16
    8456:	80 81       	ld	r24, Z
    8458:	81 ff       	sbrs	r24, 1
    845a:	0a c0       	rjmp	.+20     	; 0x8470 <udd_ep_trans_complet+0xd2>
    845c:	c9 01       	movw	r24, r18
    845e:	b4 01       	movw	r22, r8
    8460:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    8464:	41 e0       	ldi	r20, 0x01	; 1
    8466:	89 2b       	or	r24, r25
    8468:	09 f0       	breq	.+2      	; 0x846c <udd_ep_trans_complet+0xce>
    846a:	40 e0       	ldi	r20, 0x00	; 0
    846c:	84 2f       	mov	r24, r20
    846e:	01 c0       	rjmp	.+2      	; 0x8472 <udd_ep_trans_complet+0xd4>
    8470:	80 e0       	ldi	r24, 0x00	; 0
    8472:	d8 01       	movw	r26, r16
    8474:	9c 91       	ld	r25, X
    8476:	80 fb       	bst	r24, 0
    8478:	91 f9       	bld	r25, 1
    847a:	9c 93       	st	X, r25
    847c:	fe 01       	movw	r30, r28
    847e:	ee 0f       	add	r30, r30
    8480:	ff 1f       	adc	r31, r31
    8482:	ee 0f       	add	r30, r30
    8484:	ff 1f       	adc	r31, r31
    8486:	ee 0f       	add	r30, r30
    8488:	ff 1f       	adc	r31, r31
    848a:	e4 5a       	subi	r30, 0xA4	; 164
    848c:	fb 4d       	sbci	r31, 0xDB	; 219
    848e:	12 8a       	std	Z+18, r1	; 0x12
    8490:	13 8a       	std	Z+19, r1	; 0x13
    8492:	26 87       	std	Z+14, r18	; 0x0e
    8494:	37 87       	std	Z+15, r19	; 0x0f
    8496:	11 96       	adiw	r26, 0x01	; 1
    8498:	2d 91       	ld	r18, X+
    849a:	3c 91       	ld	r19, X
    849c:	12 97       	sbiw	r26, 0x02	; 2
    849e:	15 96       	adiw	r26, 0x05	; 5
    84a0:	8d 91       	ld	r24, X+
    84a2:	9c 91       	ld	r25, X
    84a4:	16 97       	sbiw	r26, 0x06	; 6
    84a6:	82 0f       	add	r24, r18
    84a8:	93 1f       	adc	r25, r19
    84aa:	cc 0f       	add	r28, r28
    84ac:	dd 1f       	adc	r29, r29
    84ae:	cc 0f       	add	r28, r28
    84b0:	dd 1f       	adc	r29, r29
    84b2:	cc 0f       	add	r28, r28
    84b4:	dd 1f       	adc	r29, r29
    84b6:	c4 59       	subi	r28, 0x94	; 148
    84b8:	db 4d       	sbci	r29, 0xDB	; 219
    84ba:	88 83       	st	Y, r24
    84bc:	99 83       	std	Y+1, r25	; 0x01
    84be:	f7 01       	movw	r30, r14
    84c0:	02 e0       	ldi	r16, 0x02	; 2
    84c2:	06 93       	lac	Z, r16
    84c4:	e4 c0       	rjmp	.+456    	; 0x868e <udd_ep_trans_complet+0x2f0>
    84c6:	d8 01       	movw	r26, r16
    84c8:	8c 91       	ld	r24, X
    84ca:	81 ff       	sbrs	r24, 1
    84cc:	cd c0       	rjmp	.+410    	; 0x8668 <udd_ep_trans_complet+0x2ca>
    84ce:	8d 7f       	andi	r24, 0xFD	; 253
    84d0:	8c 93       	st	X, r24
    84d2:	cc 0f       	add	r28, r28
    84d4:	dd 1f       	adc	r29, r29
    84d6:	cc 0f       	add	r28, r28
    84d8:	dd 1f       	adc	r29, r29
    84da:	cc 0f       	add	r28, r28
    84dc:	dd 1f       	adc	r29, r29
    84de:	c4 5a       	subi	r28, 0xA4	; 164
    84e0:	db 4d       	sbci	r29, 0xDB	; 219
    84e2:	1a 8a       	std	Y+18, r1	; 0x12
    84e4:	1b 8a       	std	Y+19, r1	; 0x13
    84e6:	1e 86       	std	Y+14, r1	; 0x0e
    84e8:	1f 86       	std	Y+15, r1	; 0x0f
    84ea:	f7 01       	movw	r30, r14
    84ec:	02 e0       	ldi	r16, 0x02	; 2
    84ee:	06 93       	lac	Z, r16
    84f0:	ce c0       	rjmp	.+412    	; 0x868e <udd_ep_trans_complet+0x2f0>
    84f2:	fe 01       	movw	r30, r28
    84f4:	ee 0f       	add	r30, r30
    84f6:	ff 1f       	adc	r31, r31
    84f8:	ee 0f       	add	r30, r30
    84fa:	ff 1f       	adc	r31, r31
    84fc:	ee 0f       	add	r30, r30
    84fe:	ff 1f       	adc	r31, r31
    8500:	e4 5a       	subi	r30, 0xA4	; 164
    8502:	fb 4d       	sbci	r31, 0xDB	; 219
    8504:	a6 84       	ldd	r10, Z+14	; 0x0e
    8506:	b7 84       	ldd	r11, Z+15	; 0x0f
    8508:	d8 01       	movw	r26, r16
    850a:	8c 91       	ld	r24, X
    850c:	82 ff       	sbrs	r24, 2
    850e:	1b c0       	rjmp	.+54     	; 0x8546 <udd_ep_trans_complet+0x1a8>
    8510:	11 96       	adiw	r26, 0x01	; 1
    8512:	ed 91       	ld	r30, X+
    8514:	fc 91       	ld	r31, X
    8516:	12 97       	sbiw	r26, 0x02	; 2
    8518:	15 96       	adiw	r26, 0x05	; 5
    851a:	2d 91       	ld	r18, X+
    851c:	3c 91       	ld	r19, X
    851e:	16 97       	sbiw	r26, 0x06	; 6
    8520:	13 96       	adiw	r26, 0x03	; 3
    8522:	8d 91       	ld	r24, X+
    8524:	9c 91       	ld	r25, X
    8526:	14 97       	sbiw	r26, 0x04	; 4
    8528:	b4 01       	movw	r22, r8
    852a:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    852e:	b0 e4       	ldi	r27, 0x40	; 64
    8530:	db 9e       	mul	r13, r27
    8532:	b0 01       	movw	r22, r0
    8534:	11 24       	eor	r1, r1
    8536:	6f 5c       	subi	r22, 0xCF	; 207
    8538:	7c 4d       	sbci	r23, 0xDC	; 220
    853a:	ac 01       	movw	r20, r24
    853c:	cf 01       	movw	r24, r30
    853e:	82 0f       	add	r24, r18
    8540:	93 1f       	adc	r25, r19
    8542:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
    8546:	f8 01       	movw	r30, r16
    8548:	25 81       	ldd	r18, Z+5	; 0x05
    854a:	36 81       	ldd	r19, Z+6	; 0x06
    854c:	2a 0d       	add	r18, r10
    854e:	3b 1d       	adc	r19, r11
    8550:	25 83       	std	Z+5, r18	; 0x05
    8552:	36 83       	std	Z+6, r19	; 0x06
    8554:	83 81       	ldd	r24, Z+3	; 0x03
    8556:	94 81       	ldd	r25, Z+4	; 0x04
    8558:	82 17       	cp	r24, r18
    855a:	93 07       	cpc	r25, r19
    855c:	68 f4       	brcc	.+26     	; 0x8578 <udd_ep_trans_complet+0x1da>
    855e:	85 83       	std	Z+5, r24	; 0x05
    8560:	96 83       	std	Z+6, r25	; 0x06
    8562:	cc 0f       	add	r28, r28
    8564:	dd 1f       	adc	r29, r29
    8566:	cc 0f       	add	r28, r28
    8568:	dd 1f       	adc	r29, r29
    856a:	cc 0f       	add	r28, r28
    856c:	dd 1f       	adc	r29, r29
    856e:	c4 5a       	subi	r28, 0xA4	; 164
    8570:	db 4d       	sbci	r29, 0xDB	; 219
    8572:	8a 89       	ldd	r24, Y+18	; 0x12
    8574:	9b 89       	ldd	r25, Y+19	; 0x13
    8576:	78 c0       	rjmp	.+240    	; 0x8668 <udd_ep_trans_complet+0x2ca>
    8578:	fe 01       	movw	r30, r28
    857a:	ee 0f       	add	r30, r30
    857c:	ff 1f       	adc	r31, r31
    857e:	ee 0f       	add	r30, r30
    8580:	ff 1f       	adc	r31, r31
    8582:	ee 0f       	add	r30, r30
    8584:	ff 1f       	adc	r31, r31
    8586:	e4 5a       	subi	r30, 0xA4	; 164
    8588:	fb 4d       	sbci	r31, 0xDB	; 219
    858a:	42 89       	ldd	r20, Z+18	; 0x12
    858c:	53 89       	ldd	r21, Z+19	; 0x13
    858e:	a4 16       	cp	r10, r20
    8590:	b5 06       	cpc	r11, r21
    8592:	09 f0       	breq	.+2      	; 0x8596 <udd_ep_trans_complet+0x1f8>
    8594:	69 c0       	rjmp	.+210    	; 0x8668 <udd_ep_trans_complet+0x2ca>
    8596:	28 17       	cp	r18, r24
    8598:	39 07       	cpc	r19, r25
    859a:	09 f4       	brne	.+2      	; 0x859e <udd_ep_trans_complet+0x200>
    859c:	65 c0       	rjmp	.+202    	; 0x8668 <udd_ep_trans_complet+0x2ca>
    859e:	ac 01       	movw	r20, r24
    85a0:	42 1b       	sub	r20, r18
    85a2:	53 0b       	sbc	r21, r19
    85a4:	9a 01       	movw	r18, r20
    85a6:	21 15       	cp	r18, r1
    85a8:	54 e0       	ldi	r21, 0x04	; 4
    85aa:	35 07       	cpc	r19, r21
    85ac:	48 f0       	brcs	.+18     	; 0x85c0 <udd_ep_trans_complet+0x222>
    85ae:	2f ef       	ldi	r18, 0xFF	; 255
    85b0:	33 e0       	ldi	r19, 0x03	; 3
    85b2:	c9 01       	movw	r24, r18
    85b4:	b4 01       	movw	r22, r8
    85b6:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    85ba:	28 1b       	sub	r18, r24
    85bc:	39 0b       	sbc	r19, r25
    85be:	06 c0       	rjmp	.+12     	; 0x85cc <udd_ep_trans_complet+0x22e>
    85c0:	c9 01       	movw	r24, r18
    85c2:	b4 01       	movw	r22, r8
    85c4:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    85c8:	28 1b       	sub	r18, r24
    85ca:	39 0b       	sbc	r19, r25
    85cc:	fe 01       	movw	r30, r28
    85ce:	ee 0f       	add	r30, r30
    85d0:	ff 1f       	adc	r31, r31
    85d2:	ee 0f       	add	r30, r30
    85d4:	ff 1f       	adc	r31, r31
    85d6:	ee 0f       	add	r30, r30
    85d8:	ff 1f       	adc	r31, r31
    85da:	e4 5a       	subi	r30, 0xA4	; 164
    85dc:	fb 4d       	sbci	r31, 0xDB	; 219
    85de:	16 86       	std	Z+14, r1	; 0x0e
    85e0:	17 86       	std	Z+15, r1	; 0x0f
    85e2:	28 15       	cp	r18, r8
    85e4:	39 05       	cpc	r19, r9
    85e6:	00 f5       	brcc	.+64     	; 0x8628 <udd_ep_trans_complet+0x28a>
    85e8:	d8 01       	movw	r26, r16
    85ea:	8c 91       	ld	r24, X
    85ec:	84 60       	ori	r24, 0x04	; 4
    85ee:	8c 93       	st	X, r24
    85f0:	b0 e4       	ldi	r27, 0x40	; 64
    85f2:	db 9e       	mul	r13, r27
    85f4:	c0 01       	movw	r24, r0
    85f6:	11 24       	eor	r1, r1
    85f8:	8f 5c       	subi	r24, 0xCF	; 207
    85fa:	9c 4d       	sbci	r25, 0xDC	; 220
    85fc:	fe 01       	movw	r30, r28
    85fe:	ee 0f       	add	r30, r30
    8600:	ff 1f       	adc	r31, r31
    8602:	ee 0f       	add	r30, r30
    8604:	ff 1f       	adc	r31, r31
    8606:	ee 0f       	add	r30, r30
    8608:	ff 1f       	adc	r31, r31
    860a:	e4 59       	subi	r30, 0x94	; 148
    860c:	fb 4d       	sbci	r31, 0xDB	; 219
    860e:	80 83       	st	Z, r24
    8610:	91 83       	std	Z+1, r25	; 0x01
    8612:	cc 0f       	add	r28, r28
    8614:	dd 1f       	adc	r29, r29
    8616:	cc 0f       	add	r28, r28
    8618:	dd 1f       	adc	r29, r29
    861a:	cc 0f       	add	r28, r28
    861c:	dd 1f       	adc	r29, r29
    861e:	c4 5a       	subi	r28, 0xA4	; 164
    8620:	db 4d       	sbci	r29, 0xDB	; 219
    8622:	8a 8a       	std	Y+18, r8	; 0x12
    8624:	9b 8a       	std	Y+19, r9	; 0x13
    8626:	1c c0       	rjmp	.+56     	; 0x8660 <udd_ep_trans_complet+0x2c2>
    8628:	f8 01       	movw	r30, r16
    862a:	41 81       	ldd	r20, Z+1	; 0x01
    862c:	52 81       	ldd	r21, Z+2	; 0x02
    862e:	85 81       	ldd	r24, Z+5	; 0x05
    8630:	96 81       	ldd	r25, Z+6	; 0x06
    8632:	84 0f       	add	r24, r20
    8634:	95 1f       	adc	r25, r21
    8636:	fe 01       	movw	r30, r28
    8638:	ee 0f       	add	r30, r30
    863a:	ff 1f       	adc	r31, r31
    863c:	ee 0f       	add	r30, r30
    863e:	ff 1f       	adc	r31, r31
    8640:	ee 0f       	add	r30, r30
    8642:	ff 1f       	adc	r31, r31
    8644:	e4 59       	subi	r30, 0x94	; 148
    8646:	fb 4d       	sbci	r31, 0xDB	; 219
    8648:	80 83       	st	Z, r24
    864a:	91 83       	std	Z+1, r25	; 0x01
    864c:	cc 0f       	add	r28, r28
    864e:	dd 1f       	adc	r29, r29
    8650:	cc 0f       	add	r28, r28
    8652:	dd 1f       	adc	r29, r29
    8654:	cc 0f       	add	r28, r28
    8656:	dd 1f       	adc	r29, r29
    8658:	c4 5a       	subi	r28, 0xA4	; 164
    865a:	db 4d       	sbci	r29, 0xDB	; 219
    865c:	2a 8b       	std	Y+18, r18	; 0x12
    865e:	3b 8b       	std	Y+19, r19	; 0x13
    8660:	f7 01       	movw	r30, r14
    8662:	02 e0       	ldi	r16, 0x02	; 2
    8664:	06 93       	lac	Z, r16
    8666:	13 c0       	rjmp	.+38     	; 0x868e <udd_ep_trans_complet+0x2f0>
    8668:	d8 01       	movw	r26, r16
    866a:	8c 91       	ld	r24, X
    866c:	80 ff       	sbrs	r24, 0
    866e:	0f c0       	rjmp	.+30     	; 0x868e <udd_ep_trans_complet+0x2f0>
    8670:	8e 7f       	andi	r24, 0xFE	; 254
    8672:	8c 93       	st	X, r24
    8674:	17 96       	adiw	r26, 0x07	; 7
    8676:	ed 91       	ld	r30, X+
    8678:	fc 91       	ld	r31, X
    867a:	18 97       	sbiw	r26, 0x08	; 8
    867c:	30 97       	sbiw	r30, 0x00	; 0
    867e:	39 f0       	breq	.+14     	; 0x868e <udd_ep_trans_complet+0x2f0>
    8680:	15 96       	adiw	r26, 0x05	; 5
    8682:	6d 91       	ld	r22, X+
    8684:	7c 91       	ld	r23, X
    8686:	16 97       	sbiw	r26, 0x06	; 6
    8688:	4d 2d       	mov	r20, r13
    868a:	80 e0       	ldi	r24, 0x00	; 0
    868c:	19 95       	eicall
    868e:	df 91       	pop	r29
    8690:	cf 91       	pop	r28
    8692:	1f 91       	pop	r17
    8694:	0f 91       	pop	r16
    8696:	ff 90       	pop	r15
    8698:	ef 90       	pop	r14
    869a:	df 90       	pop	r13
    869c:	bf 90       	pop	r11
    869e:	af 90       	pop	r10
    86a0:	9f 90       	pop	r9
    86a2:	8f 90       	pop	r8
    86a4:	08 95       	ret

000086a6 <udd_attach>:
    86a6:	1f 93       	push	r17
    86a8:	cf 93       	push	r28
    86aa:	df 93       	push	r29
    86ac:	1f 92       	push	r1
    86ae:	cd b7       	in	r28, 0x3d	; 61
    86b0:	de b7       	in	r29, 0x3e	; 62
    86b2:	8f b7       	in	r24, 0x3f	; 63
    86b4:	89 83       	std	Y+1, r24	; 0x01
    86b6:	f8 94       	cli
    86b8:	19 81       	ldd	r17, Y+1	; 0x01
    86ba:	81 e0       	ldi	r24, 0x01	; 1
    86bc:	cd dc       	rcall	.-1638   	; 0x8058 <udd_sleep_mode>
    86be:	ea ec       	ldi	r30, 0xCA	; 202
    86c0:	f4 e0       	ldi	r31, 0x04	; 4
    86c2:	80 e4       	ldi	r24, 0x40	; 64
    86c4:	80 83       	st	Z, r24
    86c6:	80 e2       	ldi	r24, 0x20	; 32
    86c8:	80 83       	st	Z, r24
    86ca:	e1 ec       	ldi	r30, 0xC1	; 193
    86cc:	f4 e0       	ldi	r31, 0x04	; 4
    86ce:	80 81       	ld	r24, Z
    86d0:	81 60       	ori	r24, 0x01	; 1
    86d2:	80 83       	st	Z, r24
    86d4:	a9 ec       	ldi	r26, 0xC9	; 201
    86d6:	b4 e0       	ldi	r27, 0x04	; 4
    86d8:	8c 91       	ld	r24, X
    86da:	82 60       	ori	r24, 0x02	; 2
    86dc:	8c 93       	st	X, r24
    86de:	e8 ec       	ldi	r30, 0xC8	; 200
    86e0:	f4 e0       	ldi	r31, 0x04	; 4
    86e2:	80 81       	ld	r24, Z
    86e4:	80 64       	ori	r24, 0x40	; 64
    86e6:	80 83       	st	Z, r24
    86e8:	8c 91       	ld	r24, X
    86ea:	81 60       	ori	r24, 0x01	; 1
    86ec:	8c 93       	st	X, r24
    86ee:	80 81       	ld	r24, Z
    86f0:	80 68       	ori	r24, 0x80	; 128
    86f2:	80 83       	st	Z, r24
    86f4:	1f bf       	out	0x3f, r17	; 63
    86f6:	0f 90       	pop	r0
    86f8:	df 91       	pop	r29
    86fa:	cf 91       	pop	r28
    86fc:	1f 91       	pop	r17
    86fe:	08 95       	ret

00008700 <udd_enable>:
    8700:	0f 93       	push	r16
    8702:	1f 93       	push	r17
    8704:	cf 93       	push	r28
    8706:	df 93       	push	r29
    8708:	1f 92       	push	r1
    870a:	1f 92       	push	r1
    870c:	cd b7       	in	r28, 0x3d	; 61
    870e:	de b7       	in	r29, 0x3e	; 62
    8710:	00 e6       	ldi	r16, 0x60	; 96
    8712:	10 e0       	ldi	r17, 0x00	; 0
    8714:	f8 01       	movw	r30, r16
    8716:	10 82       	st	Z, r1
    8718:	80 e3       	ldi	r24, 0x30	; 48
    871a:	0e 94 63 59 	call	0xb2c6	; 0xb2c6 <sysclk_enable_usb>
    871e:	e0 ec       	ldi	r30, 0xC0	; 192
    8720:	f4 e0       	ldi	r31, 0x04	; 4
    8722:	80 81       	ld	r24, Z
    8724:	80 64       	ori	r24, 0x40	; 64
    8726:	80 83       	st	Z, r24
    8728:	81 e0       	ldi	r24, 0x01	; 1
    872a:	f8 01       	movw	r30, r16
    872c:	80 83       	st	Z, r24
    872e:	8f b7       	in	r24, 0x3f	; 63
    8730:	8a 83       	std	Y+2, r24	; 0x02
    8732:	f8 94       	cli
    8734:	1a 81       	ldd	r17, Y+2	; 0x02
    8736:	ec e5       	ldi	r30, 0x5C	; 92
    8738:	f4 e2       	ldi	r31, 0x24	; 36
    873a:	15 86       	std	Z+13, r1	; 0x0d
    873c:	15 8a       	std	Z+21, r1	; 0x15
    873e:	15 8e       	std	Z+29, r1	; 0x1d
    8740:	15 a2       	std	Z+37, r1	; 0x25
    8742:	15 a6       	std	Z+45, r1	; 0x2d
    8744:	15 aa       	std	Z+53, r1	; 0x35
    8746:	e1 ef       	ldi	r30, 0xF1	; 241
    8748:	f3 e2       	ldi	r31, 0x23	; 35
    874a:	80 81       	ld	r24, Z
    874c:	8e 7f       	andi	r24, 0xFE	; 254
    874e:	80 83       	st	Z, r24
    8750:	ea ef       	ldi	r30, 0xFA	; 250
    8752:	f3 e2       	ldi	r31, 0x23	; 35
    8754:	80 81       	ld	r24, Z
    8756:	8e 7f       	andi	r24, 0xFE	; 254
    8758:	80 83       	st	Z, r24
    875a:	e3 e0       	ldi	r30, 0x03	; 3
    875c:	f4 e2       	ldi	r31, 0x24	; 36
    875e:	80 81       	ld	r24, Z
    8760:	8e 7f       	andi	r24, 0xFE	; 254
    8762:	80 83       	st	Z, r24
    8764:	ec e0       	ldi	r30, 0x0C	; 12
    8766:	f4 e2       	ldi	r31, 0x24	; 36
    8768:	80 81       	ld	r24, Z
    876a:	8e 7f       	andi	r24, 0xFE	; 254
    876c:	80 83       	st	Z, r24
    876e:	6a e1       	ldi	r22, 0x1A	; 26
    8770:	70 e0       	ldi	r23, 0x00	; 0
    8772:	82 e0       	ldi	r24, 0x02	; 2
    8774:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    8778:	8f 3f       	cpi	r24, 0xFF	; 255
    877a:	19 f0       	breq	.+6      	; 0x8782 <udd_enable+0x82>
    877c:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8780:	03 c0       	rjmp	.+6      	; 0x8788 <udd_enable+0x88>
    8782:	8f e1       	ldi	r24, 0x1F	; 31
    8784:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8788:	6b e1       	ldi	r22, 0x1B	; 27
    878a:	70 e0       	ldi	r23, 0x00	; 0
    878c:	82 e0       	ldi	r24, 0x02	; 2
    878e:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    8792:	8f 3f       	cpi	r24, 0xFF	; 255
    8794:	19 f0       	breq	.+6      	; 0x879c <udd_enable+0x9c>
    8796:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    879a:	03 c0       	rjmp	.+6      	; 0x87a2 <udd_enable+0xa2>
    879c:	8f e1       	ldi	r24, 0x1F	; 31
    879e:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    87a2:	e0 ec       	ldi	r30, 0xC0	; 192
    87a4:	f4 e0       	ldi	r31, 0x04	; 4
    87a6:	80 81       	ld	r24, Z
    87a8:	82 60       	ori	r24, 0x02	; 2
    87aa:	80 83       	st	Z, r24
    87ac:	80 81       	ld	r24, Z
    87ae:	80 68       	ori	r24, 0x80	; 128
    87b0:	80 83       	st	Z, r24
    87b2:	80 81       	ld	r24, Z
    87b4:	80 61       	ori	r24, 0x10	; 16
    87b6:	80 83       	st	Z, r24
    87b8:	88 e6       	ldi	r24, 0x68	; 104
    87ba:	94 e2       	ldi	r25, 0x24	; 36
    87bc:	86 83       	std	Z+6, r24	; 0x06
    87be:	97 83       	std	Z+7, r25	; 0x07
    87c0:	80 81       	ld	r24, Z
    87c2:	80 62       	ori	r24, 0x20	; 32
    87c4:	80 83       	st	Z, r24
    87c6:	8f ef       	ldi	r24, 0xFF	; 255
    87c8:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    87cc:	e8 ec       	ldi	r30, 0xC8	; 200
    87ce:	f4 e0       	ldi	r31, 0x04	; 4
    87d0:	80 81       	ld	r24, Z
    87d2:	81 60       	ori	r24, 0x01	; 1
    87d4:	80 83       	st	Z, r24
    87d6:	10 92 9c 24 	sts	0x249C, r1	; 0x80249c <udd_b_idle>
    87da:	80 91 b2 27 	lds	r24, 0x27B2	; 0x8027b2 <sleepmgr_locks+0x5>
    87de:	8f 3f       	cpi	r24, 0xFF	; 255
    87e0:	09 f4       	brne	.+2      	; 0x87e4 <udd_enable+0xe4>
    87e2:	ff cf       	rjmp	.-2      	; 0x87e2 <udd_enable+0xe2>
    87e4:	8f b7       	in	r24, 0x3f	; 63
    87e6:	89 83       	std	Y+1, r24	; 0x01
    87e8:	f8 94       	cli
    87ea:	99 81       	ldd	r25, Y+1	; 0x01
    87ec:	ed ea       	ldi	r30, 0xAD	; 173
    87ee:	f7 e2       	ldi	r31, 0x27	; 39
    87f0:	85 81       	ldd	r24, Z+5	; 0x05
    87f2:	8f 5f       	subi	r24, 0xFF	; 255
    87f4:	85 83       	std	Z+5, r24	; 0x05
    87f6:	9f bf       	out	0x3f, r25	; 63
    87f8:	56 df       	rcall	.-340    	; 0x86a6 <udd_attach>
    87fa:	1f bf       	out	0x3f, r17	; 63
    87fc:	0f 90       	pop	r0
    87fe:	0f 90       	pop	r0
    8800:	df 91       	pop	r29
    8802:	cf 91       	pop	r28
    8804:	1f 91       	pop	r17
    8806:	0f 91       	pop	r16
    8808:	08 95       	ret

0000880a <udd_is_high_speed>:
    880a:	80 e0       	ldi	r24, 0x00	; 0
    880c:	08 95       	ret

0000880e <udd_set_address>:
    880e:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8812:	08 95       	ret

00008814 <udd_getaddress>:
    8814:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8818:	08 95       	ret

0000881a <udd_get_frame_number>:
    881a:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <udd_sram+0x3c>
    881e:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <udd_sram+0x3d>
    8822:	08 95       	ret

00008824 <udd_get_micro_frame_number>:
    8824:	80 e0       	ldi	r24, 0x00	; 0
    8826:	90 e0       	ldi	r25, 0x00	; 0
    8828:	08 95       	ret

0000882a <udd_set_setup_payload>:
    882a:	ed e9       	ldi	r30, 0x9D	; 157
    882c:	f7 e2       	ldi	r31, 0x27	; 39
    882e:	80 87       	std	Z+8, r24	; 0x08
    8830:	91 87       	std	Z+9, r25	; 0x09
    8832:	62 87       	std	Z+10, r22	; 0x0a
    8834:	73 87       	std	Z+11, r23	; 0x0b
    8836:	08 95       	ret

00008838 <udd_ep_alloc>:
    8838:	28 2f       	mov	r18, r24
    883a:	2f 70       	andi	r18, 0x0F	; 15
    883c:	30 e0       	ldi	r19, 0x00	; 0
    883e:	22 0f       	add	r18, r18
    8840:	33 1f       	adc	r19, r19
    8842:	08 2e       	mov	r0, r24
    8844:	00 0c       	add	r0, r0
    8846:	99 0b       	sbc	r25, r25
    8848:	88 27       	eor	r24, r24
    884a:	99 0f       	add	r25, r25
    884c:	88 1f       	adc	r24, r24
    884e:	99 27       	eor	r25, r25
    8850:	82 0f       	add	r24, r18
    8852:	93 1f       	adc	r25, r19
    8854:	fc 01       	movw	r30, r24
    8856:	ee 0f       	add	r30, r30
    8858:	ff 1f       	adc	r31, r31
    885a:	ee 0f       	add	r30, r30
    885c:	ff 1f       	adc	r31, r31
    885e:	ee 0f       	add	r30, r30
    8860:	ff 1f       	adc	r31, r31
    8862:	e4 5a       	subi	r30, 0xA4	; 164
    8864:	fb 4d       	sbci	r31, 0xDB	; 219
    8866:	25 85       	ldd	r18, Z+13	; 0x0d
    8868:	20 7c       	andi	r18, 0xC0	; 192
    886a:	09 f0       	breq	.+2      	; 0x886e <udd_ep_alloc+0x36>
    886c:	69 c0       	rjmp	.+210    	; 0x8940 <udd_ep_alloc+0x108>
    886e:	63 70       	andi	r22, 0x03	; 3
    8870:	61 30       	cpi	r22, 0x01	; 1
    8872:	11 f0       	breq	.+4      	; 0x8878 <udd_ep_alloc+0x40>
    8874:	18 f4       	brcc	.+6      	; 0x887c <udd_ep_alloc+0x44>
    8876:	04 c0       	rjmp	.+8      	; 0x8880 <udd_ep_alloc+0x48>
    8878:	60 ec       	ldi	r22, 0xC0	; 192
    887a:	03 c0       	rjmp	.+6      	; 0x8882 <udd_ep_alloc+0x4a>
    887c:	60 e8       	ldi	r22, 0x80	; 128
    887e:	01 c0       	rjmp	.+2      	; 0x8882 <udd_ep_alloc+0x4a>
    8880:	60 e4       	ldi	r22, 0x40	; 64
    8882:	40 38       	cpi	r20, 0x80	; 128
    8884:	51 05       	cpc	r21, r1
    8886:	e9 f0       	breq	.+58     	; 0x88c2 <udd_ep_alloc+0x8a>
    8888:	50 f4       	brcc	.+20     	; 0x889e <udd_ep_alloc+0x66>
    888a:	40 32       	cpi	r20, 0x20	; 32
    888c:	51 05       	cpc	r21, r1
    888e:	a9 f0       	breq	.+42     	; 0x88ba <udd_ep_alloc+0x82>
    8890:	40 34       	cpi	r20, 0x40	; 64
    8892:	51 05       	cpc	r21, r1
    8894:	a1 f0       	breq	.+40     	; 0x88be <udd_ep_alloc+0x86>
    8896:	40 31       	cpi	r20, 0x10	; 16
    8898:	51 05       	cpc	r21, r1
    889a:	d9 f4       	brne	.+54     	; 0x88d2 <udd_ep_alloc+0x9a>
    889c:	0c c0       	rjmp	.+24     	; 0x88b6 <udd_ep_alloc+0x7e>
    889e:	41 15       	cp	r20, r1
    88a0:	22 e0       	ldi	r18, 0x02	; 2
    88a2:	52 07       	cpc	r21, r18
    88a4:	91 f0       	breq	.+36     	; 0x88ca <udd_ep_alloc+0x92>
    88a6:	4f 3f       	cpi	r20, 0xFF	; 255
    88a8:	23 e0       	ldi	r18, 0x03	; 3
    88aa:	52 07       	cpc	r21, r18
    88ac:	81 f0       	breq	.+32     	; 0x88ce <udd_ep_alloc+0x96>
    88ae:	41 15       	cp	r20, r1
    88b0:	51 40       	sbci	r21, 0x01	; 1
    88b2:	79 f4       	brne	.+30     	; 0x88d2 <udd_ep_alloc+0x9a>
    88b4:	08 c0       	rjmp	.+16     	; 0x88c6 <udd_ep_alloc+0x8e>
    88b6:	21 e0       	ldi	r18, 0x01	; 1
    88b8:	0d c0       	rjmp	.+26     	; 0x88d4 <udd_ep_alloc+0x9c>
    88ba:	22 e0       	ldi	r18, 0x02	; 2
    88bc:	0b c0       	rjmp	.+22     	; 0x88d4 <udd_ep_alloc+0x9c>
    88be:	23 e0       	ldi	r18, 0x03	; 3
    88c0:	09 c0       	rjmp	.+18     	; 0x88d4 <udd_ep_alloc+0x9c>
    88c2:	24 e0       	ldi	r18, 0x04	; 4
    88c4:	07 c0       	rjmp	.+14     	; 0x88d4 <udd_ep_alloc+0x9c>
    88c6:	25 e0       	ldi	r18, 0x05	; 5
    88c8:	05 c0       	rjmp	.+10     	; 0x88d4 <udd_ep_alloc+0x9c>
    88ca:	26 e0       	ldi	r18, 0x06	; 6
    88cc:	03 c0       	rjmp	.+6      	; 0x88d4 <udd_ep_alloc+0x9c>
    88ce:	27 e0       	ldi	r18, 0x07	; 7
    88d0:	01 c0       	rjmp	.+2      	; 0x88d4 <udd_ep_alloc+0x9c>
    88d2:	20 e0       	ldi	r18, 0x00	; 0
    88d4:	fc 01       	movw	r30, r24
    88d6:	ee 0f       	add	r30, r30
    88d8:	ff 1f       	adc	r31, r31
    88da:	ee 0f       	add	r30, r30
    88dc:	ff 1f       	adc	r31, r31
    88de:	ee 0f       	add	r30, r30
    88e0:	ff 1f       	adc	r31, r31
    88e2:	e4 5a       	subi	r30, 0xA4	; 164
    88e4:	fb 4d       	sbci	r31, 0xDB	; 219
    88e6:	15 86       	std	Z+13, r1	; 0x0d
    88e8:	36 e0       	ldi	r19, 0x06	; 6
    88ea:	34 87       	std	Z+12, r19	; 0x0c
    88ec:	26 2b       	or	r18, r22
    88ee:	25 87       	std	Z+13, r18	; 0x0d
    88f0:	fc 01       	movw	r30, r24
    88f2:	ee 0f       	add	r30, r30
    88f4:	ff 1f       	adc	r31, r31
    88f6:	ee 0f       	add	r30, r30
    88f8:	ff 1f       	adc	r31, r31
    88fa:	ee 0f       	add	r30, r30
    88fc:	ff 1f       	adc	r31, r31
    88fe:	e4 5a       	subi	r30, 0xA4	; 164
    8900:	fb 4d       	sbci	r31, 0xDB	; 219
    8902:	25 85       	ldd	r18, Z+13	; 0x0d
    8904:	20 7c       	andi	r18, 0xC0	; 192
    8906:	20 3c       	cpi	r18, 0xC0	; 192
    8908:	69 f4       	brne	.+26     	; 0x8924 <udd_ep_alloc+0xec>
    890a:	fc 01       	movw	r30, r24
    890c:	ee 0f       	add	r30, r30
    890e:	ff 1f       	adc	r31, r31
    8910:	ee 0f       	add	r30, r30
    8912:	ff 1f       	adc	r31, r31
    8914:	ee 0f       	add	r30, r30
    8916:	ff 1f       	adc	r31, r31
    8918:	e4 5a       	subi	r30, 0xA4	; 164
    891a:	fb 4d       	sbci	r31, 0xDB	; 219
    891c:	25 85       	ldd	r18, Z+13	; 0x0d
    891e:	27 70       	andi	r18, 0x07	; 7
    8920:	27 30       	cpi	r18, 0x07	; 7
    8922:	81 f0       	breq	.+32     	; 0x8944 <udd_ep_alloc+0x10c>
    8924:	88 0f       	add	r24, r24
    8926:	99 1f       	adc	r25, r25
    8928:	88 0f       	add	r24, r24
    892a:	99 1f       	adc	r25, r25
    892c:	88 0f       	add	r24, r24
    892e:	99 1f       	adc	r25, r25
    8930:	fc 01       	movw	r30, r24
    8932:	e4 5a       	subi	r30, 0xA4	; 164
    8934:	fb 4d       	sbci	r31, 0xDB	; 219
    8936:	85 85       	ldd	r24, Z+13	; 0x0d
    8938:	80 62       	ori	r24, 0x20	; 32
    893a:	85 87       	std	Z+13, r24	; 0x0d
    893c:	81 e0       	ldi	r24, 0x01	; 1
    893e:	08 95       	ret
    8940:	80 e0       	ldi	r24, 0x00	; 0
    8942:	08 95       	ret
    8944:	81 e0       	ldi	r24, 0x01	; 1
    8946:	08 95       	ret

00008948 <udd_ep_is_halted>:
    8948:	e8 2f       	mov	r30, r24
    894a:	ef 70       	andi	r30, 0x0F	; 15
    894c:	f0 e0       	ldi	r31, 0x00	; 0
    894e:	ee 0f       	add	r30, r30
    8950:	ff 1f       	adc	r31, r31
    8952:	08 2e       	mov	r0, r24
    8954:	00 0c       	add	r0, r0
    8956:	99 0b       	sbc	r25, r25
    8958:	88 27       	eor	r24, r24
    895a:	99 0f       	add	r25, r25
    895c:	88 1f       	adc	r24, r24
    895e:	99 27       	eor	r25, r25
    8960:	e8 0f       	add	r30, r24
    8962:	f9 1f       	adc	r31, r25
    8964:	ee 0f       	add	r30, r30
    8966:	ff 1f       	adc	r31, r31
    8968:	ee 0f       	add	r30, r30
    896a:	ff 1f       	adc	r31, r31
    896c:	ee 0f       	add	r30, r30
    896e:	ff 1f       	adc	r31, r31
    8970:	e4 5a       	subi	r30, 0xA4	; 164
    8972:	fb 4d       	sbci	r31, 0xDB	; 219
    8974:	85 85       	ldd	r24, Z+13	; 0x0d
    8976:	82 fb       	bst	r24, 2
    8978:	88 27       	eor	r24, r24
    897a:	80 f9       	bld	r24, 0
    897c:	08 95       	ret

0000897e <udd_ep_clear_halt>:
    897e:	0f 93       	push	r16
    8980:	28 2f       	mov	r18, r24
    8982:	2f 70       	andi	r18, 0x0F	; 15
    8984:	30 e0       	ldi	r19, 0x00	; 0
    8986:	a9 01       	movw	r20, r18
    8988:	44 0f       	add	r20, r20
    898a:	55 1f       	adc	r21, r21
    898c:	28 2f       	mov	r18, r24
    898e:	08 2e       	mov	r0, r24
    8990:	00 0c       	add	r0, r0
    8992:	33 0b       	sbc	r19, r19
    8994:	22 27       	eor	r18, r18
    8996:	33 0f       	add	r19, r19
    8998:	22 1f       	adc	r18, r18
    899a:	33 27       	eor	r19, r19
    899c:	24 0f       	add	r18, r20
    899e:	35 1f       	adc	r19, r21
    89a0:	a9 01       	movw	r20, r18
    89a2:	44 0f       	add	r20, r20
    89a4:	55 1f       	adc	r21, r21
    89a6:	44 0f       	add	r20, r20
    89a8:	55 1f       	adc	r21, r21
    89aa:	44 0f       	add	r20, r20
    89ac:	55 1f       	adc	r21, r21
    89ae:	fa 01       	movw	r30, r20
    89b0:	e8 59       	subi	r30, 0x98	; 152
    89b2:	fb 4d       	sbci	r31, 0xDB	; 219
    89b4:	01 e0       	ldi	r16, 0x01	; 1
    89b6:	06 93       	lac	Z, r16
    89b8:	fa 01       	movw	r30, r20
    89ba:	e4 5a       	subi	r30, 0xA4	; 164
    89bc:	fb 4d       	sbci	r31, 0xDB	; 219
    89be:	95 85       	ldd	r25, Z+13	; 0x0d
    89c0:	92 ff       	sbrs	r25, 2
    89c2:	11 c0       	rjmp	.+34     	; 0x89e6 <udd_ep_clear_halt+0x68>
    89c4:	fa 01       	movw	r30, r20
    89c6:	e4 5a       	subi	r30, 0xA4	; 164
    89c8:	fb 4d       	sbci	r31, 0xDB	; 219
    89ca:	95 85       	ldd	r25, Z+13	; 0x0d
    89cc:	9b 7f       	andi	r25, 0xFB	; 251
    89ce:	95 87       	std	Z+13, r25	; 0x0d
    89d0:	59 dc       	rcall	.-1870   	; 0x8284 <udd_ep_get_job>
    89d2:	fc 01       	movw	r30, r24
    89d4:	80 81       	ld	r24, Z
    89d6:	80 ff       	sbrs	r24, 0
    89d8:	06 c0       	rjmp	.+12     	; 0x89e6 <udd_ep_clear_halt+0x68>
    89da:	8e 7f       	andi	r24, 0xFE	; 254
    89dc:	80 83       	st	Z, r24
    89de:	07 80       	ldd	r0, Z+7	; 0x07
    89e0:	f0 85       	ldd	r31, Z+8	; 0x08
    89e2:	e0 2d       	mov	r30, r0
    89e4:	19 95       	eicall
    89e6:	81 e0       	ldi	r24, 0x01	; 1
    89e8:	0f 91       	pop	r16
    89ea:	08 95       	ret

000089ec <udd_ep_run>:
    89ec:	6f 92       	push	r6
    89ee:	7f 92       	push	r7
    89f0:	8f 92       	push	r8
    89f2:	9f 92       	push	r9
    89f4:	af 92       	push	r10
    89f6:	bf 92       	push	r11
    89f8:	cf 92       	push	r12
    89fa:	df 92       	push	r13
    89fc:	ef 92       	push	r14
    89fe:	ff 92       	push	r15
    8a00:	0f 93       	push	r16
    8a02:	1f 93       	push	r17
    8a04:	cf 93       	push	r28
    8a06:	df 93       	push	r29
    8a08:	1f 92       	push	r1
    8a0a:	cd b7       	in	r28, 0x3d	; 61
    8a0c:	de b7       	in	r29, 0x3e	; 62
    8a0e:	78 2e       	mov	r7, r24
    8a10:	66 2e       	mov	r6, r22
    8a12:	4a 01       	movw	r8, r20
    8a14:	59 01       	movw	r10, r18
    8a16:	36 dc       	rcall	.-1940   	; 0x8284 <udd_ep_get_job>
    8a18:	6c 01       	movw	r12, r24
    8a1a:	27 2d       	mov	r18, r7
    8a1c:	87 2d       	mov	r24, r7
    8a1e:	8f 70       	andi	r24, 0x0F	; 15
    8a20:	e8 2e       	mov	r14, r24
    8a22:	f1 2c       	mov	r15, r1
    8a24:	c7 01       	movw	r24, r14
    8a26:	88 0f       	add	r24, r24
    8a28:	99 1f       	adc	r25, r25
    8a2a:	e7 2c       	mov	r14, r7
    8a2c:	07 2c       	mov	r0, r7
    8a2e:	00 0c       	add	r0, r0
    8a30:	ff 08       	sbc	r15, r15
    8a32:	ee 24       	eor	r14, r14
    8a34:	ff 0c       	add	r15, r15
    8a36:	ee 1c       	adc	r14, r14
    8a38:	ff 24       	eor	r15, r15
    8a3a:	e8 0e       	add	r14, r24
    8a3c:	f9 1e       	adc	r15, r25
    8a3e:	f7 01       	movw	r30, r14
    8a40:	ee 0f       	add	r30, r30
    8a42:	ff 1f       	adc	r31, r31
    8a44:	ee 0f       	add	r30, r30
    8a46:	ff 1f       	adc	r31, r31
    8a48:	ee 0f       	add	r30, r30
    8a4a:	ff 1f       	adc	r31, r31
    8a4c:	e4 5a       	subi	r30, 0xA4	; 164
    8a4e:	fb 4d       	sbci	r31, 0xDB	; 219
    8a50:	85 85       	ldd	r24, Z+13	; 0x0d
    8a52:	80 7c       	andi	r24, 0xC0	; 192
    8a54:	09 f4       	brne	.+2      	; 0x8a58 <udd_ep_run+0x6c>
    8a56:	82 c0       	rjmp	.+260    	; 0x8b5c <udd_ep_run+0x170>
    8a58:	f7 01       	movw	r30, r14
    8a5a:	ee 0f       	add	r30, r30
    8a5c:	ff 1f       	adc	r31, r31
    8a5e:	ee 0f       	add	r30, r30
    8a60:	ff 1f       	adc	r31, r31
    8a62:	ee 0f       	add	r30, r30
    8a64:	ff 1f       	adc	r31, r31
    8a66:	e4 5a       	subi	r30, 0xA4	; 164
    8a68:	fb 4d       	sbci	r31, 0xDB	; 219
    8a6a:	85 85       	ldd	r24, Z+13	; 0x0d
    8a6c:	80 7c       	andi	r24, 0xC0	; 192
    8a6e:	80 3c       	cpi	r24, 0xC0	; 192
    8a70:	61 f0       	breq	.+24     	; 0x8a8a <udd_ep_run+0x9e>
    8a72:	f7 01       	movw	r30, r14
    8a74:	ee 0f       	add	r30, r30
    8a76:	ff 1f       	adc	r31, r31
    8a78:	ee 0f       	add	r30, r30
    8a7a:	ff 1f       	adc	r31, r31
    8a7c:	ee 0f       	add	r30, r30
    8a7e:	ff 1f       	adc	r31, r31
    8a80:	e4 5a       	subi	r30, 0xA4	; 164
    8a82:	fb 4d       	sbci	r31, 0xDB	; 219
    8a84:	85 85       	ldd	r24, Z+13	; 0x0d
    8a86:	82 fd       	sbrc	r24, 2
    8a88:	6b c0       	rjmp	.+214    	; 0x8b60 <udd_ep_run+0x174>
    8a8a:	8f b7       	in	r24, 0x3f	; 63
    8a8c:	89 83       	std	Y+1, r24	; 0x01
    8a8e:	f8 94       	cli
    8a90:	89 81       	ldd	r24, Y+1	; 0x01
    8a92:	f6 01       	movw	r30, r12
    8a94:	90 81       	ld	r25, Z
    8a96:	90 ff       	sbrs	r25, 0
    8a98:	03 c0       	rjmp	.+6      	; 0x8aa0 <udd_ep_run+0xb4>
    8a9a:	8f bf       	out	0x3f, r24	; 63
    8a9c:	80 e0       	ldi	r24, 0x00	; 0
    8a9e:	61 c0       	rjmp	.+194    	; 0x8b62 <udd_ep_run+0x176>
    8aa0:	f6 01       	movw	r30, r12
    8aa2:	90 81       	ld	r25, Z
    8aa4:	91 60       	ori	r25, 0x01	; 1
    8aa6:	90 83       	st	Z, r25
    8aa8:	8f bf       	out	0x3f, r24	; 63
    8aaa:	81 82       	std	Z+1, r8	; 0x01
    8aac:	92 82       	std	Z+2, r9	; 0x02
    8aae:	a3 82       	std	Z+3, r10	; 0x03
    8ab0:	b4 82       	std	Z+4, r11	; 0x04
    8ab2:	15 82       	std	Z+5, r1	; 0x05
    8ab4:	16 82       	std	Z+6, r1	; 0x06
    8ab6:	07 83       	std	Z+7, r16	; 0x07
    8ab8:	10 87       	std	Z+8, r17	; 0x08
    8aba:	61 10       	cpse	r6, r1
    8abc:	06 c0       	rjmp	.+12     	; 0x8aca <udd_ep_run+0xde>
    8abe:	91 e0       	ldi	r25, 0x01	; 1
    8ac0:	a1 14       	cp	r10, r1
    8ac2:	b1 04       	cpc	r11, r1
    8ac4:	19 f0       	breq	.+6      	; 0x8acc <udd_ep_run+0xe0>
    8ac6:	90 e0       	ldi	r25, 0x00	; 0
    8ac8:	01 c0       	rjmp	.+2      	; 0x8acc <udd_ep_run+0xe0>
    8aca:	91 e0       	ldi	r25, 0x01	; 1
    8acc:	f6 01       	movw	r30, r12
    8ace:	80 81       	ld	r24, Z
    8ad0:	90 fb       	bst	r25, 0
    8ad2:	81 f9       	bld	r24, 1
    8ad4:	8b 7f       	andi	r24, 0xFB	; 251
    8ad6:	80 83       	st	Z, r24
    8ad8:	22 23       	and	r18, r18
    8ada:	64 f4       	brge	.+24     	; 0x8af4 <udd_ep_run+0x108>
    8adc:	f7 01       	movw	r30, r14
    8ade:	ee 0f       	add	r30, r30
    8ae0:	ff 1f       	adc	r31, r31
    8ae2:	ee 0f       	add	r30, r30
    8ae4:	ff 1f       	adc	r31, r31
    8ae6:	ee 0f       	add	r30, r30
    8ae8:	ff 1f       	adc	r31, r31
    8aea:	e4 5a       	subi	r30, 0xA4	; 164
    8aec:	fb 4d       	sbci	r31, 0xDB	; 219
    8aee:	12 8a       	std	Z+18, r1	; 0x12
    8af0:	13 8a       	std	Z+19, r1	; 0x13
    8af2:	30 c0       	rjmp	.+96     	; 0x8b54 <udd_ep_run+0x168>
    8af4:	f7 01       	movw	r30, r14
    8af6:	ee 0f       	add	r30, r30
    8af8:	ff 1f       	adc	r31, r31
    8afa:	ee 0f       	add	r30, r30
    8afc:	ff 1f       	adc	r31, r31
    8afe:	ee 0f       	add	r30, r30
    8b00:	ff 1f       	adc	r31, r31
    8b02:	e4 5a       	subi	r30, 0xA4	; 164
    8b04:	fb 4d       	sbci	r31, 0xDB	; 219
    8b06:	85 85       	ldd	r24, Z+13	; 0x0d
    8b08:	80 7c       	andi	r24, 0xC0	; 192
    8b0a:	80 3c       	cpi	r24, 0xC0	; 192
    8b0c:	b1 f4       	brne	.+44     	; 0x8b3a <udd_ep_run+0x14e>
    8b0e:	c7 01       	movw	r24, r14
    8b10:	88 0f       	add	r24, r24
    8b12:	99 1f       	adc	r25, r25
    8b14:	88 0f       	add	r24, r24
    8b16:	99 1f       	adc	r25, r25
    8b18:	88 0f       	add	r24, r24
    8b1a:	99 1f       	adc	r25, r25
    8b1c:	88 59       	subi	r24, 0x98	; 152
    8b1e:	9b 4d       	sbci	r25, 0xDB	; 219
    8b20:	88 db       	rcall	.-2288   	; 0x8232 <udd_ep_get_size>
    8b22:	bc 01       	movw	r22, r24
    8b24:	c5 01       	movw	r24, r10
    8b26:	0e 94 d0 61 	call	0xc3a0	; 0xc3a0 <__udivmodhi4>
    8b2a:	89 2b       	or	r24, r25
    8b2c:	31 f0       	breq	.+12     	; 0x8b3a <udd_ep_run+0x14e>
    8b2e:	f6 01       	movw	r30, r12
    8b30:	80 81       	ld	r24, Z
    8b32:	8e 7f       	andi	r24, 0xFE	; 254
    8b34:	80 83       	st	Z, r24
    8b36:	80 e0       	ldi	r24, 0x00	; 0
    8b38:	14 c0       	rjmp	.+40     	; 0x8b62 <udd_ep_run+0x176>
    8b3a:	f7 01       	movw	r30, r14
    8b3c:	ee 0f       	add	r30, r30
    8b3e:	ff 1f       	adc	r31, r31
    8b40:	ee 0f       	add	r30, r30
    8b42:	ff 1f       	adc	r31, r31
    8b44:	ee 0f       	add	r30, r30
    8b46:	ff 1f       	adc	r31, r31
    8b48:	e4 5a       	subi	r30, 0xA4	; 164
    8b4a:	fb 4d       	sbci	r31, 0xDB	; 219
    8b4c:	16 86       	std	Z+14, r1	; 0x0e
    8b4e:	17 86       	std	Z+15, r1	; 0x0f
    8b50:	12 8a       	std	Z+18, r1	; 0x12
    8b52:	13 8a       	std	Z+19, r1	; 0x13
    8b54:	87 2d       	mov	r24, r7
    8b56:	23 dc       	rcall	.-1978   	; 0x839e <udd_ep_trans_complet>
    8b58:	81 e0       	ldi	r24, 0x01	; 1
    8b5a:	03 c0       	rjmp	.+6      	; 0x8b62 <udd_ep_run+0x176>
    8b5c:	80 e0       	ldi	r24, 0x00	; 0
    8b5e:	01 c0       	rjmp	.+2      	; 0x8b62 <udd_ep_run+0x176>
    8b60:	80 e0       	ldi	r24, 0x00	; 0
    8b62:	0f 90       	pop	r0
    8b64:	df 91       	pop	r29
    8b66:	cf 91       	pop	r28
    8b68:	1f 91       	pop	r17
    8b6a:	0f 91       	pop	r16
    8b6c:	ff 90       	pop	r15
    8b6e:	ef 90       	pop	r14
    8b70:	df 90       	pop	r13
    8b72:	cf 90       	pop	r12
    8b74:	bf 90       	pop	r11
    8b76:	af 90       	pop	r10
    8b78:	9f 90       	pop	r9
    8b7a:	8f 90       	pop	r8
    8b7c:	7f 90       	pop	r7
    8b7e:	6f 90       	pop	r6
    8b80:	08 95       	ret

00008b82 <udd_ep_abort>:
    8b82:	ff 92       	push	r15
    8b84:	0f 93       	push	r16
    8b86:	1f 93       	push	r17
    8b88:	cf 93       	push	r28
    8b8a:	df 93       	push	r29
    8b8c:	18 2f       	mov	r17, r24
    8b8e:	c8 2f       	mov	r28, r24
    8b90:	cf 70       	andi	r28, 0x0F	; 15
    8b92:	d0 e0       	ldi	r29, 0x00	; 0
    8b94:	ce 01       	movw	r24, r28
    8b96:	88 0f       	add	r24, r24
    8b98:	99 1f       	adc	r25, r25
    8b9a:	c1 2f       	mov	r28, r17
    8b9c:	01 2e       	mov	r0, r17
    8b9e:	00 0c       	add	r0, r0
    8ba0:	dd 0b       	sbc	r29, r29
    8ba2:	cc 27       	eor	r28, r28
    8ba4:	dd 0f       	add	r29, r29
    8ba6:	cc 1f       	adc	r28, r28
    8ba8:	dd 27       	eor	r29, r29
    8baa:	c8 0f       	add	r28, r24
    8bac:	d9 1f       	adc	r29, r25
    8bae:	81 2f       	mov	r24, r17
    8bb0:	69 db       	rcall	.-2350   	; 0x8284 <udd_ep_get_job>
    8bb2:	dc 01       	movw	r26, r24
    8bb4:	fe 01       	movw	r30, r28
    8bb6:	ee 0f       	add	r30, r30
    8bb8:	ff 1f       	adc	r31, r31
    8bba:	ee 0f       	add	r30, r30
    8bbc:	ff 1f       	adc	r31, r31
    8bbe:	ee 0f       	add	r30, r30
    8bc0:	ff 1f       	adc	r31, r31
    8bc2:	e8 59       	subi	r30, 0x98	; 152
    8bc4:	fb 4d       	sbci	r31, 0xDB	; 219
    8bc6:	02 e0       	ldi	r16, 0x02	; 2
    8bc8:	05 93       	las	Z, r16
    8bca:	8c 91       	ld	r24, X
    8bcc:	80 ff       	sbrs	r24, 0
    8bce:	22 c0       	rjmp	.+68     	; 0x8c14 <udd_ep_abort+0x92>
    8bd0:	8e 7f       	andi	r24, 0xFE	; 254
    8bd2:	8c 93       	st	X, r24
    8bd4:	17 96       	adiw	r26, 0x07	; 7
    8bd6:	ed 91       	ld	r30, X+
    8bd8:	fc 91       	ld	r31, X
    8bda:	18 97       	sbiw	r26, 0x08	; 8
    8bdc:	30 97       	sbiw	r30, 0x00	; 0
    8bde:	d1 f0       	breq	.+52     	; 0x8c14 <udd_ep_abort+0x92>
    8be0:	11 23       	and	r17, r17
    8be2:	5c f4       	brge	.+22     	; 0x8bfa <udd_ep_abort+0x78>
    8be4:	cc 0f       	add	r28, r28
    8be6:	dd 1f       	adc	r29, r29
    8be8:	cc 0f       	add	r28, r28
    8bea:	dd 1f       	adc	r29, r29
    8bec:	cc 0f       	add	r28, r28
    8bee:	dd 1f       	adc	r29, r29
    8bf0:	c4 5a       	subi	r28, 0xA4	; 164
    8bf2:	db 4d       	sbci	r29, 0xDB	; 219
    8bf4:	6a 89       	ldd	r22, Y+18	; 0x12
    8bf6:	7b 89       	ldd	r23, Y+19	; 0x13
    8bf8:	0a c0       	rjmp	.+20     	; 0x8c0e <udd_ep_abort+0x8c>
    8bfa:	cc 0f       	add	r28, r28
    8bfc:	dd 1f       	adc	r29, r29
    8bfe:	cc 0f       	add	r28, r28
    8c00:	dd 1f       	adc	r29, r29
    8c02:	cc 0f       	add	r28, r28
    8c04:	dd 1f       	adc	r29, r29
    8c06:	c4 5a       	subi	r28, 0xA4	; 164
    8c08:	db 4d       	sbci	r29, 0xDB	; 219
    8c0a:	6e 85       	ldd	r22, Y+14	; 0x0e
    8c0c:	7f 85       	ldd	r23, Y+15	; 0x0f
    8c0e:	41 2f       	mov	r20, r17
    8c10:	81 e0       	ldi	r24, 0x01	; 1
    8c12:	19 95       	eicall
    8c14:	df 91       	pop	r29
    8c16:	cf 91       	pop	r28
    8c18:	1f 91       	pop	r17
    8c1a:	0f 91       	pop	r16
    8c1c:	ff 90       	pop	r15
    8c1e:	08 95       	ret

00008c20 <udd_ep_free>:
    8c20:	cf 93       	push	r28
    8c22:	c8 2f       	mov	r28, r24
    8c24:	ae df       	rcall	.-164    	; 0x8b82 <udd_ep_abort>
    8c26:	ec 2f       	mov	r30, r28
    8c28:	ef 70       	andi	r30, 0x0F	; 15
    8c2a:	f0 e0       	ldi	r31, 0x00	; 0
    8c2c:	ee 0f       	add	r30, r30
    8c2e:	ff 1f       	adc	r31, r31
    8c30:	8c 2f       	mov	r24, r28
    8c32:	cc 0f       	add	r28, r28
    8c34:	99 0b       	sbc	r25, r25
    8c36:	88 27       	eor	r24, r24
    8c38:	99 0f       	add	r25, r25
    8c3a:	88 1f       	adc	r24, r24
    8c3c:	99 27       	eor	r25, r25
    8c3e:	e8 0f       	add	r30, r24
    8c40:	f9 1f       	adc	r31, r25
    8c42:	ee 0f       	add	r30, r30
    8c44:	ff 1f       	adc	r31, r31
    8c46:	ee 0f       	add	r30, r30
    8c48:	ff 1f       	adc	r31, r31
    8c4a:	ee 0f       	add	r30, r30
    8c4c:	ff 1f       	adc	r31, r31
    8c4e:	e4 5a       	subi	r30, 0xA4	; 164
    8c50:	fb 4d       	sbci	r31, 0xDB	; 219
    8c52:	15 86       	std	Z+13, r1	; 0x0d
    8c54:	cf 91       	pop	r28
    8c56:	08 95       	ret

00008c58 <udd_ep_set_halt>:
    8c58:	e8 2f       	mov	r30, r24
    8c5a:	ef 70       	andi	r30, 0x0F	; 15
    8c5c:	f0 e0       	ldi	r31, 0x00	; 0
    8c5e:	ee 0f       	add	r30, r30
    8c60:	ff 1f       	adc	r31, r31
    8c62:	28 2f       	mov	r18, r24
    8c64:	08 2e       	mov	r0, r24
    8c66:	00 0c       	add	r0, r0
    8c68:	33 0b       	sbc	r19, r19
    8c6a:	22 27       	eor	r18, r18
    8c6c:	33 0f       	add	r19, r19
    8c6e:	22 1f       	adc	r18, r18
    8c70:	33 27       	eor	r19, r19
    8c72:	e2 0f       	add	r30, r18
    8c74:	f3 1f       	adc	r31, r19
    8c76:	ee 0f       	add	r30, r30
    8c78:	ff 1f       	adc	r31, r31
    8c7a:	ee 0f       	add	r30, r30
    8c7c:	ff 1f       	adc	r31, r31
    8c7e:	ee 0f       	add	r30, r30
    8c80:	ff 1f       	adc	r31, r31
    8c82:	e4 5a       	subi	r30, 0xA4	; 164
    8c84:	fb 4d       	sbci	r31, 0xDB	; 219
    8c86:	95 85       	ldd	r25, Z+13	; 0x0d
    8c88:	94 60       	ori	r25, 0x04	; 4
    8c8a:	95 87       	std	Z+13, r25	; 0x0d
    8c8c:	7a df       	rcall	.-268    	; 0x8b82 <udd_ep_abort>
    8c8e:	81 e0       	ldi	r24, 0x01	; 1
    8c90:	08 95       	ret

00008c92 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    8c92:	1f 92       	push	r1
    8c94:	0f 92       	push	r0
    8c96:	0f b6       	in	r0, 0x3f	; 63
    8c98:	0f 92       	push	r0
    8c9a:	11 24       	eor	r1, r1
    8c9c:	0b b6       	in	r0, 0x3b	; 59
    8c9e:	0f 92       	push	r0
    8ca0:	0f 93       	push	r16
    8ca2:	2f 93       	push	r18
    8ca4:	3f 93       	push	r19
    8ca6:	4f 93       	push	r20
    8ca8:	5f 93       	push	r21
    8caa:	6f 93       	push	r22
    8cac:	7f 93       	push	r23
    8cae:	8f 93       	push	r24
    8cb0:	9f 93       	push	r25
    8cb2:	af 93       	push	r26
    8cb4:	bf 93       	push	r27
    8cb6:	ef 93       	push	r30
    8cb8:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    8cba:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8cbe:	88 23       	and	r24, r24
    8cc0:	34 f4       	brge	.+12     	; 0x8cce <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    8cc2:	80 e8       	ldi	r24, 0x80	; 128
    8cc4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    8cc8:	0e 94 61 5e 	call	0xbcc2	; 0xbcc2 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    8ccc:	8a c0       	rjmp	.+276    	; 0x8de2 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    8cce:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8cd2:	82 ff       	sbrs	r24, 2
    8cd4:	20 c0       	rjmp	.+64     	; 0x8d16 <__vector_125+0x84>
		udd_ack_underflow_event();
    8cd6:	84 e0       	ldi	r24, 0x04	; 4
    8cd8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    8cdc:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_sram+0x14>
    8ce0:	86 ff       	sbrs	r24, 6
    8ce2:	7f c0       	rjmp	.+254    	; 0x8de2 <__vector_125+0x150>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8ce4:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8ce8:	81 fd       	sbrc	r24, 1
    8cea:	7b c0       	rjmp	.+246    	; 0x8de2 <__vector_125+0x150>
    8cec:	e6 da       	rcall	.-2612   	; 0x82ba <udd_ctrl_interrupt_tc_setup>
    8cee:	81 11       	cpse	r24, r1
    8cf0:	78 c0       	rjmp	.+240    	; 0x8de2 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    8cf2:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8cf6:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    8cf8:	11 f4       	brne	.+4      	; 0x8cfe <__vector_125+0x6c>
    8cfa:	19 da       	rcall	.-3022   	; 0x812e <udd_ctrl_send_zlp_in>
    8cfc:	72 c0       	rjmp	.+228    	; 0x8de2 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    8cfe:	84 30       	cpi	r24, 0x04	; 4
    8d00:	09 f0       	breq	.+2      	; 0x8d04 <__vector_125+0x72>
    8d02:	6f c0       	rjmp	.+222    	; 0x8de2 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    8d04:	e1 e7       	ldi	r30, 0x71	; 113
    8d06:	f4 e2       	ldi	r31, 0x24	; 36
    8d08:	04 e0       	ldi	r16, 0x04	; 4
    8d0a:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8d0c:	e9 e6       	ldi	r30, 0x69	; 105
    8d0e:	f4 e2       	ldi	r31, 0x24	; 36
    8d10:	04 e0       	ldi	r16, 0x04	; 4
    8d12:	05 93       	las	Z, r16
    8d14:	66 c0       	rjmp	.+204    	; 0x8de2 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    8d16:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8d1a:	81 ff       	sbrs	r24, 1
    8d1c:	5d c0       	rjmp	.+186    	; 0x8dd8 <__vector_125+0x146>
		udd_ack_overflow_event();
    8d1e:	82 e0       	ldi	r24, 0x02	; 2
    8d20:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    8d24:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_sram+0xc>
    8d28:	86 ff       	sbrs	r24, 6
    8d2a:	5b c0       	rjmp	.+182    	; 0x8de2 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8d2c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8d30:	81 fd       	sbrc	r24, 1
    8d32:	57 c0       	rjmp	.+174    	; 0x8de2 <__vector_125+0x150>
    8d34:	c2 da       	rcall	.-2684   	; 0x82ba <udd_ctrl_interrupt_tc_setup>
    8d36:	81 11       	cpse	r24, r1
    8d38:	54 c0       	rjmp	.+168    	; 0x8de2 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    8d3a:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8d3e:	82 30       	cpi	r24, 0x02	; 2
    8d40:	41 f4       	brne	.+16     	; 0x8d52 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    8d42:	84 e0       	ldi	r24, 0x04	; 4
    8d44:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    8d48:	e8 e6       	ldi	r30, 0x68	; 104
    8d4a:	f4 e2       	ldi	r31, 0x24	; 36
    8d4c:	02 e0       	ldi	r16, 0x02	; 2
    8d4e:	06 93       	lac	Z, r16
    8d50:	48 c0       	rjmp	.+144    	; 0x8de2 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    8d52:	83 30       	cpi	r24, 0x03	; 3
    8d54:	09 f0       	breq	.+2      	; 0x8d58 <__vector_125+0xc6>
    8d56:	45 c0       	rjmp	.+138    	; 0x8de2 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    8d58:	e1 e7       	ldi	r30, 0x71	; 113
    8d5a:	f4 e2       	ldi	r31, 0x24	; 36
    8d5c:	04 e0       	ldi	r16, 0x04	; 4
    8d5e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8d60:	e9 e6       	ldi	r30, 0x69	; 105
    8d62:	f4 e2       	ldi	r31, 0x24	; 36
    8d64:	04 e0       	ldi	r16, 0x04	; 4
    8d66:	05 93       	las	Z, r16
    8d68:	3c c0       	rjmp	.+120    	; 0x8de2 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    8d6a:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8d6c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8d70:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8d72:	07 df       	rcall	.-498    	; 0x8b82 <udd_ep_abort>
    8d74:	81 e8       	ldi	r24, 0x81	; 129
    8d76:	05 df       	rcall	.-502    	; 0x8b82 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8d78:	82 e0       	ldi	r24, 0x02	; 2
    8d7a:	03 df       	rcall	.-506    	; 0x8b82 <udd_ep_abort>
    8d7c:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    8d7e:	01 df       	rcall	.-510    	; 0x8b82 <udd_ep_abort>
    8d80:	0e 94 37 5e 	call	0xbc6e	; 0xbc6e <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    8d84:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    8d88:	ec e5       	ldi	r30, 0x5C	; 92
    8d8a:	f4 e2       	ldi	r31, 0x24	; 36
	udd_endpoint_clear_status(ep_ctrl);
    8d8c:	15 86       	std	Z+13, r1	; 0x0d
    8d8e:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8d90:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    8d92:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8d94:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    8d96:	15 8a       	std	Z+21, r1	; 0x15
    8d98:	94 8b       	std	Z+20, r25	; 0x14
    8d9a:	85 8b       	std	Z+21, r24	; 0x15
    8d9c:	85 e1       	ldi	r24, 0x15	; 21
		// Reset endpoint control management
		udd_ctrl_init();
    8d9e:	94 e2       	ldi	r25, 0x24	; 36
    8da0:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    8da2:	91 8b       	std	Z+17, r25	; 0x11
    8da4:	91 d9       	rcall	.-3294   	; 0x80c8 <udd_ctrl_init>
    8da6:	1d c0       	rjmp	.+58     	; 0x8de2 <__vector_125+0x150>
		udd_ack_suspend_event();
    8da8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8dac:	86 ff       	sbrs	r24, 6
		udd_sleep_mode(false); // Enter in SUSPEND mode
    8dae:	08 c0       	rjmp	.+16     	; 0x8dc0 <__vector_125+0x12e>
    8db0:	80 e4       	ldi	r24, 0x40	; 64
    8db2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    8db6:	80 e0       	ldi	r24, 0x00	; 0
    8db8:	4f d9       	rcall	.-3426   	; 0x8058 <udd_sleep_mode>
    8dba:	0e 94 ce 50 	call	0xa19c	; 0xa19c <usb_callback_suspend_action>
		udd_ack_resume_event();
    8dbe:	11 c0       	rjmp	.+34     	; 0x8de2 <__vector_125+0x150>
    8dc0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    8dc4:	85 ff       	sbrs	r24, 5
    8dc6:	0d c0       	rjmp	.+26     	; 0x8de2 <__vector_125+0x150>
    8dc8:	80 e2       	ldi	r24, 0x20	; 32
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    8dca:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    8dce:	81 e0       	ldi	r24, 0x01	; 1
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    8dd0:	43 d9       	rcall	.-3450   	; 0x8058 <udd_sleep_mode>
    8dd2:	0e 94 df 50 	call	0xa1be	; 0xa1be <usb_callback_resume_action>
    8dd6:	05 c0       	rjmp	.+10     	; 0x8de2 <__vector_125+0x150>
    8dd8:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    8ddc:	84 fd       	sbrc	r24, 4
    8dde:	c5 cf       	rjmp	.-118    	; 0x8d6a <__vector_125+0xd8>
    8de0:	e3 cf       	rjmp	.-58     	; 0x8da8 <__vector_125+0x116>
    8de2:	ff 91       	pop	r31
    8de4:	ef 91       	pop	r30
    8de6:	bf 91       	pop	r27
    8de8:	af 91       	pop	r26
    8dea:	9f 91       	pop	r25
    8dec:	8f 91       	pop	r24
    8dee:	7f 91       	pop	r23
    8df0:	6f 91       	pop	r22
    8df2:	5f 91       	pop	r21
    8df4:	4f 91       	pop	r20
    8df6:	3f 91       	pop	r19
    8df8:	2f 91       	pop	r18
    8dfa:	0f 91       	pop	r16
    8dfc:	0f 90       	pop	r0
    8dfe:	0b be       	out	0x3b, r0	; 59
    8e00:	0f 90       	pop	r0
    8e02:	0f be       	out	0x3f, r0	; 63
    8e04:	0f 90       	pop	r0
    8e06:	1f 90       	pop	r1
    8e08:	18 95       	reti

00008e0a <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    8e0a:	1f 92       	push	r1
    8e0c:	0f 92       	push	r0
    8e0e:	0f b6       	in	r0, 0x3f	; 63
    8e10:	0f 92       	push	r0
    8e12:	11 24       	eor	r1, r1
    8e14:	0b b6       	in	r0, 0x3b	; 59
    8e16:	0f 92       	push	r0
    8e18:	0f 93       	push	r16
    8e1a:	1f 93       	push	r17
    8e1c:	2f 93       	push	r18
    8e1e:	3f 93       	push	r19
    8e20:	4f 93       	push	r20
    8e22:	5f 93       	push	r21
    8e24:	6f 93       	push	r22
    8e26:	7f 93       	push	r23
    8e28:	8f 93       	push	r24
    8e2a:	9f 93       	push	r25
    8e2c:	af 93       	push	r26
    8e2e:	bf 93       	push	r27
    8e30:	cf 93       	push	r28
    8e32:	df 93       	push	r29
    8e34:	ef 93       	push	r30
    8e36:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    8e38:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8e3c:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    8e3e:	03 c0       	rjmp	.+6      	; 0x8e46 <__vector_126+0x3c>
    8e40:	3c da       	rcall	.-2952   	; 0x82ba <udd_ctrl_interrupt_tc_setup>
    8e42:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    8e44:	c4 c0       	rjmp	.+392    	; 0x8fce <__vector_126+0x1c4>
    8e46:	82 e0       	ldi	r24, 0x02	; 2
    8e48:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    8e4c:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    8e50:	81 95       	neg	r24
    8e52:	88 0f       	add	r24, r24
    8e54:	e8 e6       	ldi	r30, 0x68	; 104
    8e56:	f4 e2       	ldi	r31, 0x24	; 36
    8e58:	e8 1b       	sub	r30, r24
    8e5a:	f1 09       	sbc	r31, r1
    8e5c:	20 81       	ld	r18, Z
    8e5e:	31 81       	ldd	r19, Z+1	; 0x01
    8e60:	28 56       	subi	r18, 0x68	; 104
    8e62:	34 42       	sbci	r19, 0x24	; 36
    8e64:	36 95       	lsr	r19
    8e66:	27 95       	ror	r18
    8e68:	36 95       	lsr	r19
    8e6a:	27 95       	ror	r18
    8e6c:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    8e6e:	27 95       	ror	r18
    8e70:	82 2f       	mov	r24, r18
    8e72:	86 95       	lsr	r24
    8e74:	20 fd       	sbrc	r18, 0
    8e76:	02 c0       	rjmp	.+4      	; 0x8e7c <__vector_126+0x72>
    8e78:	90 e0       	ldi	r25, 0x00	; 0
    8e7a:	01 c0       	rjmp	.+2      	; 0x8e7e <__vector_126+0x74>
    8e7c:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    8e7e:	89 0f       	add	r24, r25
    8e80:	e8 2f       	mov	r30, r24
    8e82:	ef 70       	andi	r30, 0x0F	; 15
    8e84:	f0 e0       	ldi	r31, 0x00	; 0
    8e86:	ee 0f       	add	r30, r30
    8e88:	ff 1f       	adc	r31, r31
    8e8a:	28 2f       	mov	r18, r24
    8e8c:	08 2e       	mov	r0, r24
    8e8e:	00 0c       	add	r0, r0
    8e90:	33 0b       	sbc	r19, r19
    8e92:	22 27       	eor	r18, r18
    8e94:	33 0f       	add	r19, r19
    8e96:	22 1f       	adc	r18, r18
    8e98:	33 27       	eor	r19, r19
    8e9a:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    8e9c:	f3 1f       	adc	r31, r19
    8e9e:	df 01       	movw	r26, r30
    8ea0:	aa 0f       	add	r26, r26
    8ea2:	bb 1f       	adc	r27, r27
    8ea4:	aa 0f       	add	r26, r26
    8ea6:	bb 1f       	adc	r27, r27
    8ea8:	aa 0f       	add	r26, r26
    8eaa:	bb 1f       	adc	r27, r27
    8eac:	a4 5a       	subi	r26, 0xA4	; 164
    8eae:	bb 4d       	sbci	r27, 0xDB	; 219
    8eb0:	1c 96       	adiw	r26, 0x0c	; 12
    8eb2:	9c 91       	ld	r25, X
    8eb4:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    8eb6:	8b c0       	rjmp	.+278    	; 0x8fce <__vector_126+0x1c4>
    8eb8:	ee 0f       	add	r30, r30
    8eba:	ff 1f       	adc	r31, r31
    8ebc:	ee 0f       	add	r30, r30
    8ebe:	ff 1f       	adc	r31, r31
    8ec0:	ee 0f       	add	r30, r30
    8ec2:	ff 1f       	adc	r31, r31
    8ec4:	e8 59       	subi	r30, 0x98	; 152
    8ec6:	fb 4d       	sbci	r31, 0xDB	; 219
    8ec8:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    8eca:	06 93       	lac	Z, r16
    8ecc:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    8ece:	7a c0       	rjmp	.+244    	; 0x8fc4 <__vector_126+0x1ba>
    8ed0:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    8ed4:	84 30       	cpi	r24, 0x04	; 4
    8ed6:	19 f4       	brne	.+6      	; 0x8ede <__vector_126+0xd4>
    8ed8:	38 d9       	rcall	.-3472   	; 0x814a <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    8eda:	f6 d8       	rcall	.-3604   	; 0x80c8 <udd_ctrl_init>
    8edc:	78 c0       	rjmp	.+240    	; 0x8fce <__vector_126+0x1c4>
    8ede:	00 91 6a 24 	lds	r16, 0x246A	; 0x80246a <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    8ee2:	10 91 6b 24 	lds	r17, 0x246B	; 0x80246b <udd_sram+0xf>
    8ee6:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    8eea:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    8eee:	c0 91 55 24 	lds	r28, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8ef2:	d0 91 56 24 	lds	r29, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8ef6:	98 01       	movw	r18, r16
    8ef8:	2c 0f       	add	r18, r28
    8efa:	3d 1f       	adc	r19, r29
    8efc:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    8efe:	93 07       	cpc	r25, r19
    8f00:	18 f4       	brcc	.+6      	; 0x8f08 <__vector_126+0xfe>
    8f02:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    8f04:	0c 1b       	sub	r16, r28
    8f06:	1d 0b       	sbc	r17, r29
    8f08:	80 91 a5 27 	lds	r24, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    8f0c:	90 91 a6 27 	lds	r25, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    8f10:	a8 01       	movw	r20, r16
    8f12:	65 e1       	ldi	r22, 0x15	; 21
    8f14:	74 e2       	ldi	r23, 0x24	; 36
    8f16:	8c 0f       	add	r24, r28
    8f18:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    8f1a:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
    8f1e:	c0 0f       	add	r28, r16
    8f20:	d1 1f       	adc	r29, r17
    8f22:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    8f26:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8f2a:	00 34       	cpi	r16, 0x40	; 64
    8f2c:	11 05       	cpc	r17, r1
    8f2e:	69 f4       	brne	.+26     	; 0x8f4a <__vector_126+0x140>
    8f30:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8f34:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8f38:	8c 0f       	add	r24, r28
    8f3a:	9d 1f       	adc	r25, r29
    8f3c:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8f40:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8f44:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    8f46:	93 07       	cpc	r25, r19
    8f48:	80 f0       	brcs	.+32     	; 0x8f6a <__vector_126+0x160>
    8f4a:	ed e9       	ldi	r30, 0x9D	; 157
    8f4c:	f7 e2       	ldi	r31, 0x27	; 39
		if (NULL != udd_g_ctrlreq.over_under_run) {
    8f4e:	c2 87       	std	Z+10, r28	; 0x0a
    8f50:	d3 87       	std	Z+11, r29	; 0x0b
    8f52:	06 84       	ldd	r0, Z+14	; 0x0e
    8f54:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    8f56:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    8f58:	30 97       	sbiw	r30, 0x00	; 0
    8f5a:	29 f0       	breq	.+10     	; 0x8f66 <__vector_126+0x15c>
    8f5c:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    8f5e:	81 11       	cpse	r24, r1
    8f60:	02 c0       	rjmp	.+4      	; 0x8f66 <__vector_126+0x15c>
    8f62:	d7 d8       	rcall	.-3666   	; 0x8112 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    8f64:	34 c0       	rjmp	.+104    	; 0x8fce <__vector_126+0x1c4>
    8f66:	e3 d8       	rcall	.-3642   	; 0x812e <udd_ctrl_send_zlp_in>
    8f68:	32 c0       	rjmp	.+100    	; 0x8fce <__vector_126+0x1c4>
    8f6a:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    8f6e:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    8f72:	c8 17       	cp	r28, r24
    8f74:	d9 07       	cpc	r29, r25
    8f76:	f9 f4       	brne	.+62     	; 0x8fb6 <__vector_126+0x1ac>
    8f78:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    8f7c:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    8f80:	30 97       	sbiw	r30, 0x00	; 0
    8f82:	11 f4       	brne	.+4      	; 0x8f88 <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    8f84:	c6 d8       	rcall	.-3700   	; 0x8112 <udd_ctrl_stall_data>
    8f86:	23 c0       	rjmp	.+70     	; 0x8fce <__vector_126+0x1c4>
    8f88:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    8f8a:	81 11       	cpse	r24, r1
    8f8c:	02 c0       	rjmp	.+4      	; 0x8f92 <__vector_126+0x188>
    8f8e:	c1 d8       	rcall	.-3710   	; 0x8112 <udd_ctrl_stall_data>
    8f90:	1e c0       	rjmp	.+60     	; 0x8fce <__vector_126+0x1c4>
    8f92:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8f96:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8f9a:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8f9e:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8fa2:	82 0f       	add	r24, r18
    8fa4:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    8fa6:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8faa:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    8fae:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    8fb2:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    8fb6:	e8 e6       	ldi	r30, 0x68	; 104
    8fb8:	f4 e2       	ldi	r31, 0x24	; 36
		udd_ctrl_in_sent();
    8fba:	02 e0       	ldi	r16, 0x02	; 2
    8fbc:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    8fbe:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    8fc0:	06 93       	lac	Z, r16
    8fc2:	05 c0       	rjmp	.+10     	; 0x8fce <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    8fc4:	80 38       	cpi	r24, 0x80	; 128
    8fc6:	11 f4       	brne	.+4      	; 0x8fcc <__vector_126+0x1c2>
    8fc8:	c8 d8       	rcall	.-3696   	; 0x815a <udd_ctrl_in_sent>
    8fca:	01 c0       	rjmp	.+2      	; 0x8fce <__vector_126+0x1c4>
    8fcc:	e8 d9       	rcall	.-3120   	; 0x839e <udd_ep_trans_complet>
    8fce:	ff 91       	pop	r31
    8fd0:	ef 91       	pop	r30
    8fd2:	df 91       	pop	r29
    8fd4:	cf 91       	pop	r28
    8fd6:	bf 91       	pop	r27
    8fd8:	af 91       	pop	r26
    8fda:	9f 91       	pop	r25
    8fdc:	8f 91       	pop	r24
    8fde:	7f 91       	pop	r23
    8fe0:	6f 91       	pop	r22
    8fe2:	5f 91       	pop	r21
    8fe4:	4f 91       	pop	r20
    8fe6:	3f 91       	pop	r19
    8fe8:	2f 91       	pop	r18
    8fea:	1f 91       	pop	r17
    8fec:	0f 91       	pop	r16
    8fee:	0f 90       	pop	r0
    8ff0:	0b be       	out	0x3b, r0	; 59
    8ff2:	0f 90       	pop	r0
    8ff4:	0f be       	out	0x3f, r0	; 63
    8ff6:	0f 90       	pop	r0
    8ff8:	1f 90       	pop	r1
    8ffa:	18 95       	reti

00008ffc <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    8ffc:	cf 92       	push	r12
    8ffe:	df 92       	push	r13
    9000:	ef 92       	push	r14
    9002:	ff 92       	push	r15
    9004:	cf 93       	push	r28
    9006:	df 93       	push	r29
    9008:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    900a:	6b 01       	movw	r12, r22
    900c:	e1 2c       	mov	r14, r1
    900e:	f1 2c       	mov	r15, r1
    9010:	60 e8       	ldi	r22, 0x80	; 128
    9012:	73 ec       	ldi	r23, 0xC3	; 195
    9014:	89 ec       	ldi	r24, 0xC9	; 201
    9016:	91 e0       	ldi	r25, 0x01	; 1
    9018:	a7 01       	movw	r20, r14
    901a:	96 01       	movw	r18, r12
    901c:	0e 94 f7 61 	call	0xc3ee	; 0xc3ee <__udivmodsi4>
    9020:	ca 01       	movw	r24, r20
    9022:	b9 01       	movw	r22, r18
    9024:	2f ef       	ldi	r18, 0xFF	; 255
    9026:	3f ef       	ldi	r19, 0xFF	; 255
    9028:	40 e0       	ldi	r20, 0x00	; 0
    902a:	50 e0       	ldi	r21, 0x00	; 0
    902c:	0e 94 f7 61 	call	0xc3ee	; 0xc3ee <__udivmodsi4>
	if (smallest_div < 1) {
    9030:	21 15       	cp	r18, r1
    9032:	31 05       	cpc	r19, r1
    9034:	29 f4       	brne	.+10     	; 0x9040 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    9036:	81 e0       	ldi	r24, 0x01	; 1
    9038:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    903a:	21 e0       	ldi	r18, 0x01	; 1
    903c:	30 e0       	ldi	r19, 0x00	; 0
    903e:	2d c0       	rjmp	.+90     	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    9040:	22 30       	cpi	r18, 0x02	; 2
    9042:	31 05       	cpc	r19, r1
    9044:	28 f4       	brcc	.+10     	; 0x9050 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    9046:	82 e0       	ldi	r24, 0x02	; 2
    9048:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    904a:	22 e0       	ldi	r18, 0x02	; 2
    904c:	30 e0       	ldi	r19, 0x00	; 0
    904e:	25 c0       	rjmp	.+74     	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    9050:	24 30       	cpi	r18, 0x04	; 4
    9052:	31 05       	cpc	r19, r1
    9054:	28 f4       	brcc	.+10     	; 0x9060 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    9056:	83 e0       	ldi	r24, 0x03	; 3
    9058:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    905a:	24 e0       	ldi	r18, 0x04	; 4
    905c:	30 e0       	ldi	r19, 0x00	; 0
    905e:	1d c0       	rjmp	.+58     	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    9060:	28 30       	cpi	r18, 0x08	; 8
    9062:	31 05       	cpc	r19, r1
    9064:	28 f4       	brcc	.+10     	; 0x9070 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    9066:	84 e0       	ldi	r24, 0x04	; 4
    9068:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    906a:	28 e0       	ldi	r18, 0x08	; 8
    906c:	30 e0       	ldi	r19, 0x00	; 0
    906e:	15 c0       	rjmp	.+42     	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    9070:	20 34       	cpi	r18, 0x40	; 64
    9072:	31 05       	cpc	r19, r1
    9074:	28 f4       	brcc	.+10     	; 0x9080 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    9076:	85 e0       	ldi	r24, 0x05	; 5
    9078:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    907a:	20 e4       	ldi	r18, 0x40	; 64
    907c:	30 e0       	ldi	r19, 0x00	; 0
    907e:	0d c0       	rjmp	.+26     	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    9080:	2f 3f       	cpi	r18, 0xFF	; 255
    9082:	31 05       	cpc	r19, r1
    9084:	09 f0       	breq	.+2      	; 0x9088 <pwm_set_frequency+0x8c>
    9086:	28 f4       	brcc	.+10     	; 0x9092 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    9088:	86 e0       	ldi	r24, 0x06	; 6
    908a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    908c:	20 e0       	ldi	r18, 0x00	; 0
    908e:	31 e0       	ldi	r19, 0x01	; 1
    9090:	04 c0       	rjmp	.+8      	; 0x909a <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    9092:	87 e0       	ldi	r24, 0x07	; 7
    9094:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    9096:	20 e0       	ldi	r18, 0x00	; 0
    9098:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    909a:	40 e0       	ldi	r20, 0x00	; 0
    909c:	50 e0       	ldi	r21, 0x00	; 0
    909e:	60 e8       	ldi	r22, 0x80	; 128
    90a0:	73 ec       	ldi	r23, 0xC3	; 195
    90a2:	89 ec       	ldi	r24, 0xC9	; 201
    90a4:	91 e0       	ldi	r25, 0x01	; 1
    90a6:	0e 94 f7 61 	call	0xc3ee	; 0xc3ee <__udivmodsi4>
    90aa:	ca 01       	movw	r24, r20
    90ac:	b9 01       	movw	r22, r18
    90ae:	a7 01       	movw	r20, r14
    90b0:	96 01       	movw	r18, r12
    90b2:	0e 94 f7 61 	call	0xc3ee	; 0xc3ee <__udivmodsi4>
    90b6:	2d 83       	std	Y+5, r18	; 0x05
    90b8:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    90ba:	24 36       	cpi	r18, 0x64	; 100
    90bc:	31 05       	cpc	r19, r1
    90be:	18 f4       	brcc	.+6      	; 0x90c6 <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    90c0:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    90c2:	1d 82       	std	Y+5, r1	; 0x05
    90c4:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    90c6:	df 91       	pop	r29
    90c8:	cf 91       	pop	r28
    90ca:	ff 90       	pop	r15
    90cc:	ef 90       	pop	r14
    90ce:	df 90       	pop	r13
    90d0:	cf 90       	pop	r12
    90d2:	08 95       	ret

000090d4 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    90d4:	0f 93       	push	r16
    90d6:	1f 93       	push	r17
    90d8:	cf 93       	push	r28
    90da:	df 93       	push	r29
    90dc:	ec 01       	movw	r28, r24
    90de:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    90e0:	86 2f       	mov	r24, r22
    90e2:	90 e0       	ldi	r25, 0x00	; 0
    90e4:	87 30       	cpi	r24, 0x07	; 7
    90e6:	91 05       	cpc	r25, r1
    90e8:	08 f0       	brcs	.+2      	; 0x90ec <pwm_init+0x18>
    90ea:	8b c0       	rjmp	.+278    	; 0x9202 <pwm_init+0x12e>
    90ec:	fc 01       	movw	r30, r24
    90ee:	88 27       	eor	r24, r24
    90f0:	eb 5f       	subi	r30, 0xFB	; 251
    90f2:	fe 4f       	sbci	r31, 0xFE	; 254
    90f4:	8f 4f       	sbci	r24, 0xFF	; 255
    90f6:	0c 94 35 62 	jmp	0xc46a	; 0xc46a <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    90fa:	80 e0       	ldi	r24, 0x00	; 0
    90fc:	98 e0       	ldi	r25, 0x08	; 8
    90fe:	88 83       	st	Y, r24
    9100:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    9102:	e0 e4       	ldi	r30, 0x40	; 64
    9104:	f6 e0       	ldi	r31, 0x06	; 6
    9106:	30 81       	ld	r19, Z
    9108:	81 e0       	ldi	r24, 0x01	; 1
    910a:	90 e0       	ldi	r25, 0x00	; 0
    910c:	2f ef       	ldi	r18, 0xFF	; 255
    910e:	24 0f       	add	r18, r20
    9110:	02 c0       	rjmp	.+4      	; 0x9116 <pwm_init+0x42>
    9112:	88 0f       	add	r24, r24
    9114:	99 1f       	adc	r25, r25
    9116:	2a 95       	dec	r18
    9118:	e2 f7       	brpl	.-8      	; 0x9112 <pwm_init+0x3e>
    911a:	83 2b       	or	r24, r19
    911c:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    911e:	71 c0       	rjmp	.+226    	; 0x9202 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    9120:	80 e4       	ldi	r24, 0x40	; 64
    9122:	98 e0       	ldi	r25, 0x08	; 8
    9124:	88 83       	st	Y, r24
    9126:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    9128:	e0 e4       	ldi	r30, 0x40	; 64
    912a:	f6 e0       	ldi	r31, 0x06	; 6
    912c:	30 81       	ld	r19, Z
    912e:	81 e0       	ldi	r24, 0x01	; 1
    9130:	90 e0       	ldi	r25, 0x00	; 0
    9132:	23 e0       	ldi	r18, 0x03	; 3
    9134:	24 0f       	add	r18, r20
    9136:	02 c0       	rjmp	.+4      	; 0x913c <pwm_init+0x68>
    9138:	88 0f       	add	r24, r24
    913a:	99 1f       	adc	r25, r25
    913c:	2a 95       	dec	r18
    913e:	e2 f7       	brpl	.-8      	; 0x9138 <pwm_init+0x64>
    9140:	83 2b       	or	r24, r19
    9142:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    9144:	5e c0       	rjmp	.+188    	; 0x9202 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    9146:	80 e0       	ldi	r24, 0x00	; 0
    9148:	99 e0       	ldi	r25, 0x09	; 9
    914a:	88 83       	st	Y, r24
    914c:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    914e:	e0 e6       	ldi	r30, 0x60	; 96
    9150:	f6 e0       	ldi	r31, 0x06	; 6
    9152:	30 81       	ld	r19, Z
    9154:	81 e0       	ldi	r24, 0x01	; 1
    9156:	90 e0       	ldi	r25, 0x00	; 0
    9158:	2f ef       	ldi	r18, 0xFF	; 255
    915a:	24 0f       	add	r18, r20
    915c:	02 c0       	rjmp	.+4      	; 0x9162 <pwm_init+0x8e>
    915e:	88 0f       	add	r24, r24
    9160:	99 1f       	adc	r25, r25
    9162:	2a 95       	dec	r18
    9164:	e2 f7       	brpl	.-8      	; 0x915e <pwm_init+0x8a>
    9166:	83 2b       	or	r24, r19
    9168:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    916a:	4b c0       	rjmp	.+150    	; 0x9202 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    916c:	80 e4       	ldi	r24, 0x40	; 64
    916e:	99 e0       	ldi	r25, 0x09	; 9
    9170:	88 83       	st	Y, r24
    9172:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    9174:	e0 e6       	ldi	r30, 0x60	; 96
    9176:	f6 e0       	ldi	r31, 0x06	; 6
    9178:	30 81       	ld	r19, Z
    917a:	81 e0       	ldi	r24, 0x01	; 1
    917c:	90 e0       	ldi	r25, 0x00	; 0
    917e:	23 e0       	ldi	r18, 0x03	; 3
    9180:	24 0f       	add	r18, r20
    9182:	02 c0       	rjmp	.+4      	; 0x9188 <pwm_init+0xb4>
    9184:	88 0f       	add	r24, r24
    9186:	99 1f       	adc	r25, r25
    9188:	2a 95       	dec	r18
    918a:	e2 f7       	brpl	.-8      	; 0x9184 <pwm_init+0xb0>
    918c:	83 2b       	or	r24, r19
    918e:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    9190:	38 c0       	rjmp	.+112    	; 0x9202 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    9192:	80 e0       	ldi	r24, 0x00	; 0
    9194:	9a e0       	ldi	r25, 0x0A	; 10
    9196:	88 83       	st	Y, r24
    9198:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    919a:	e0 e8       	ldi	r30, 0x80	; 128
    919c:	f6 e0       	ldi	r31, 0x06	; 6
    919e:	30 81       	ld	r19, Z
    91a0:	81 e0       	ldi	r24, 0x01	; 1
    91a2:	90 e0       	ldi	r25, 0x00	; 0
    91a4:	2f ef       	ldi	r18, 0xFF	; 255
    91a6:	24 0f       	add	r18, r20
    91a8:	02 c0       	rjmp	.+4      	; 0x91ae <pwm_init+0xda>
    91aa:	88 0f       	add	r24, r24
    91ac:	99 1f       	adc	r25, r25
    91ae:	2a 95       	dec	r18
    91b0:	e2 f7       	brpl	.-8      	; 0x91aa <pwm_init+0xd6>
    91b2:	83 2b       	or	r24, r19
    91b4:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    91b6:	25 c0       	rjmp	.+74     	; 0x9202 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    91b8:	80 e4       	ldi	r24, 0x40	; 64
    91ba:	9a e0       	ldi	r25, 0x0A	; 10
    91bc:	88 83       	st	Y, r24
    91be:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    91c0:	e0 e8       	ldi	r30, 0x80	; 128
    91c2:	f6 e0       	ldi	r31, 0x06	; 6
    91c4:	30 81       	ld	r19, Z
    91c6:	81 e0       	ldi	r24, 0x01	; 1
    91c8:	90 e0       	ldi	r25, 0x00	; 0
    91ca:	23 e0       	ldi	r18, 0x03	; 3
    91cc:	24 0f       	add	r18, r20
    91ce:	02 c0       	rjmp	.+4      	; 0x91d4 <pwm_init+0x100>
    91d0:	88 0f       	add	r24, r24
    91d2:	99 1f       	adc	r25, r25
    91d4:	2a 95       	dec	r18
    91d6:	e2 f7       	brpl	.-8      	; 0x91d0 <pwm_init+0xfc>
    91d8:	83 2b       	or	r24, r19
    91da:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    91dc:	12 c0       	rjmp	.+36     	; 0x9202 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    91de:	80 e0       	ldi	r24, 0x00	; 0
    91e0:	9b e0       	ldi	r25, 0x0B	; 11
    91e2:	88 83       	st	Y, r24
    91e4:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    91e6:	e0 ea       	ldi	r30, 0xA0	; 160
    91e8:	f6 e0       	ldi	r31, 0x06	; 6
    91ea:	30 81       	ld	r19, Z
    91ec:	81 e0       	ldi	r24, 0x01	; 1
    91ee:	90 e0       	ldi	r25, 0x00	; 0
    91f0:	2f ef       	ldi	r18, 0xFF	; 255
    91f2:	24 0f       	add	r18, r20
    91f4:	02 c0       	rjmp	.+4      	; 0x91fa <pwm_init+0x126>
    91f6:	88 0f       	add	r24, r24
    91f8:	99 1f       	adc	r25, r25
    91fa:	2a 95       	dec	r18
    91fc:	e2 f7       	brpl	.-8      	; 0x91f6 <pwm_init+0x122>
    91fe:	83 2b       	or	r24, r19
    9200:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    9202:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    9204:	42 30       	cpi	r20, 0x02	; 2
    9206:	61 f0       	breq	.+24     	; 0x9220 <pwm_init+0x14c>
    9208:	18 f4       	brcc	.+6      	; 0x9210 <pwm_init+0x13c>
    920a:	41 30       	cpi	r20, 0x01	; 1
    920c:	31 f0       	breq	.+12     	; 0x921a <pwm_init+0x146>
    920e:	10 c0       	rjmp	.+32     	; 0x9230 <pwm_init+0x15c>
    9210:	43 30       	cpi	r20, 0x03	; 3
    9212:	49 f0       	breq	.+18     	; 0x9226 <pwm_init+0x152>
    9214:	44 30       	cpi	r20, 0x04	; 4
    9216:	51 f0       	breq	.+20     	; 0x922c <pwm_init+0x158>
    9218:	0b c0       	rjmp	.+22     	; 0x9230 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    921a:	80 e1       	ldi	r24, 0x10	; 16
    921c:	8b 83       	std	Y+3, r24	; 0x03
		break;
    921e:	08 c0       	rjmp	.+16     	; 0x9230 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    9220:	80 e2       	ldi	r24, 0x20	; 32
    9222:	8b 83       	std	Y+3, r24	; 0x03
		break;
    9224:	05 c0       	rjmp	.+10     	; 0x9230 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    9226:	80 e4       	ldi	r24, 0x40	; 64
    9228:	8b 83       	std	Y+3, r24	; 0x03
		break;
    922a:	02 c0       	rjmp	.+4      	; 0x9230 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    922c:	80 e8       	ldi	r24, 0x80	; 128
    922e:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    9230:	88 81       	ld	r24, Y
    9232:	99 81       	ldd	r25, Y+1	; 0x01
    9234:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    9238:	e8 81       	ld	r30, Y
    923a:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    923c:	81 81       	ldd	r24, Z+1	; 0x01
    923e:	88 7f       	andi	r24, 0xF8	; 248
    9240:	83 60       	ori	r24, 0x03	; 3
    9242:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    9244:	1d 82       	std	Y+5, r1	; 0x05
    9246:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    9248:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    924a:	e8 81       	ld	r30, Y
    924c:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    924e:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    9250:	80 7f       	andi	r24, 0xF0	; 240
    9252:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    9254:	b8 01       	movw	r22, r16
    9256:	ce 01       	movw	r24, r28
    9258:	d1 de       	rcall	.-606    	; 0x8ffc <pwm_set_frequency>
}
    925a:	df 91       	pop	r29
    925c:	cf 91       	pop	r28
    925e:	1f 91       	pop	r17
    9260:	0f 91       	pop	r16
    9262:	08 95       	ret

00009264 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    9264:	cf 93       	push	r28
    9266:	df 93       	push	r29
    9268:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    926a:	2d 81       	ldd	r18, Y+5	; 0x05
    926c:	3e 81       	ldd	r19, Y+6	; 0x06
    926e:	a6 2f       	mov	r26, r22
    9270:	b0 e0       	ldi	r27, 0x00	; 0
    9272:	0e 94 43 62 	call	0xc486	; 0xc486 <__umulhisi3>
    9276:	24 e6       	ldi	r18, 0x64	; 100
    9278:	30 e0       	ldi	r19, 0x00	; 0
    927a:	40 e0       	ldi	r20, 0x00	; 0
    927c:	50 e0       	ldi	r21, 0x00	; 0
    927e:	0e 94 f7 61 	call	0xc3ee	; 0xc3ee <__udivmodsi4>
    9282:	8a 81       	ldd	r24, Y+2	; 0x02
    9284:	e8 81       	ld	r30, Y
    9286:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    9288:	e6 fd       	sbrc	r30, 6
    928a:	17 c0       	rjmp	.+46     	; 0x92ba <pwm_start+0x56>
		switch (channel_index) {
    928c:	82 30       	cpi	r24, 0x02	; 2
    928e:	61 f0       	breq	.+24     	; 0x92a8 <pwm_start+0x44>
    9290:	18 f4       	brcc	.+6      	; 0x9298 <pwm_start+0x34>
    9292:	81 30       	cpi	r24, 0x01	; 1
    9294:	31 f0       	breq	.+12     	; 0x92a2 <pwm_start+0x3e>
    9296:	1b c0       	rjmp	.+54     	; 0x92ce <pwm_start+0x6a>
    9298:	83 30       	cpi	r24, 0x03	; 3
    929a:	49 f0       	breq	.+18     	; 0x92ae <pwm_start+0x4a>
    929c:	84 30       	cpi	r24, 0x04	; 4
    929e:	51 f0       	breq	.+20     	; 0x92b4 <pwm_start+0x50>
    92a0:	16 c0       	rjmp	.+44     	; 0x92ce <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    92a2:	20 af       	std	Z+56, r18	; 0x38
    92a4:	31 af       	std	Z+57, r19	; 0x39
    92a6:	13 c0       	rjmp	.+38     	; 0x92ce <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    92a8:	22 af       	std	Z+58, r18	; 0x3a
    92aa:	33 af       	std	Z+59, r19	; 0x3b
    92ac:	10 c0       	rjmp	.+32     	; 0x92ce <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    92ae:	24 af       	std	Z+60, r18	; 0x3c
    92b0:	35 af       	std	Z+61, r19	; 0x3d
    92b2:	0d c0       	rjmp	.+26     	; 0x92ce <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    92b4:	26 af       	std	Z+62, r18	; 0x3e
    92b6:	37 af       	std	Z+63, r19	; 0x3f
    92b8:	0a c0       	rjmp	.+20     	; 0x92ce <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    92ba:	81 30       	cpi	r24, 0x01	; 1
    92bc:	19 f0       	breq	.+6      	; 0x92c4 <pwm_start+0x60>
    92be:	82 30       	cpi	r24, 0x02	; 2
    92c0:	21 f0       	breq	.+8      	; 0x92ca <pwm_start+0x66>
    92c2:	05 c0       	rjmp	.+10     	; 0x92ce <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    92c4:	20 af       	std	Z+56, r18	; 0x38
    92c6:	31 af       	std	Z+57, r19	; 0x39
    92c8:	02 c0       	rjmp	.+4      	; 0x92ce <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    92ca:	22 af       	std	Z+58, r18	; 0x3a
    92cc:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    92ce:	8d 81       	ldd	r24, Y+5	; 0x05
    92d0:	9e 81       	ldd	r25, Y+6	; 0x06
    92d2:	e8 81       	ld	r30, Y
    92d4:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    92d6:	86 a3       	std	Z+38, r24	; 0x26
    92d8:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    92da:	8b 81       	ldd	r24, Y+3	; 0x03
    92dc:	e8 81       	ld	r30, Y
    92de:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    92e0:	e6 fd       	sbrc	r30, 6
    92e2:	04 c0       	rjmp	.+8      	; 0x92ec <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    92e4:	91 81       	ldd	r25, Z+1	; 0x01
    92e6:	89 2b       	or	r24, r25
    92e8:	81 83       	std	Z+1, r24	; 0x01
    92ea:	04 c0       	rjmp	.+8      	; 0x92f4 <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    92ec:	91 81       	ldd	r25, Z+1	; 0x01
    92ee:	80 73       	andi	r24, 0x30	; 48
    92f0:	89 2b       	or	r24, r25
    92f2:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    92f4:	e8 81       	ld	r30, Y
    92f6:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    92f8:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    92fa:	80 7f       	andi	r24, 0xF0	; 240
    92fc:	9c 81       	ldd	r25, Y+4	; 0x04
    92fe:	89 2b       	or	r24, r25
    9300:	80 83       	st	Z, r24
}
    9302:	df 91       	pop	r29
    9304:	cf 91       	pop	r28
    9306:	08 95       	ret

00009308 <__portable_avr_delay_cycles>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    9308:	04 c0       	rjmp	.+8      	; 0x9312 <__portable_avr_delay_cycles+0xa>
    930a:	61 50       	subi	r22, 0x01	; 1
    930c:	71 09       	sbc	r23, r1
    930e:	81 09       	sbc	r24, r1
    9310:	91 09       	sbc	r25, r1
    9312:	61 15       	cp	r22, r1
    9314:	71 05       	cpc	r23, r1
    9316:	81 05       	cpc	r24, r1
    9318:	91 05       	cpc	r25, r1
    931a:	b9 f7       	brne	.-18     	; 0x930a <__portable_avr_delay_cycles+0x2>
    931c:	08 95       	ret

0000931e <isr_rtc_alarm>:
    931e:	10 92 4c 26 	sts	0x264C, r1	; 0x80264c <g_rtc_alarm>
    9322:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <g_rtc_alarm+0x1>
    9326:	10 92 4e 26 	sts	0x264E, r1	; 0x80264e <g_rtc_alarm+0x2>
    932a:	10 92 4f 26 	sts	0x264F, r1	; 0x80264f <g_rtc_alarm+0x3>
    932e:	08 95       	ret

00009330 <isr_adc_a>:
    9330:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    9334:	4e 5b       	subi	r20, 0xBE	; 190
    9336:	51 09       	sbc	r21, r1
    9338:	60 ff       	sbrs	r22, 0
    933a:	ba c0       	rjmp	.+372    	; 0x94b0 <isr_adc_a+0x180>
    933c:	82 95       	swap	r24
    933e:	8f 70       	andi	r24, 0x0F	; 15
    9340:	81 30       	cpi	r24, 0x01	; 1
    9342:	29 f0       	breq	.+10     	; 0x934e <isr_adc_a+0x1e>
    9344:	08 f4       	brcc	.+2      	; 0x9348 <isr_adc_a+0x18>
    9346:	79 c0       	rjmp	.+242    	; 0x943a <isr_adc_a+0x10a>
    9348:	82 30       	cpi	r24, 0x02	; 2
    934a:	e1 f1       	breq	.+120    	; 0x93c4 <isr_adc_a+0x94>
    934c:	08 95       	ret
    934e:	05 2e       	mov	r0, r21
    9350:	00 0c       	add	r0, r0
    9352:	66 0b       	sbc	r22, r22
    9354:	77 0b       	sbc	r23, r23
    9356:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_adc_vctcxo_sum>
    935a:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    935e:	a0 91 b9 25 	lds	r26, 0x25B9	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    9362:	b0 91 ba 25 	lds	r27, 0x25BA	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    9366:	48 0f       	add	r20, r24
    9368:	59 1f       	adc	r21, r25
    936a:	6a 1f       	adc	r22, r26
    936c:	7b 1f       	adc	r23, r27
    936e:	40 93 b7 25 	sts	0x25B7, r20	; 0x8025b7 <g_adc_vctcxo_sum>
    9372:	50 93 b8 25 	sts	0x25B8, r21	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    9376:	60 93 b9 25 	sts	0x25B9, r22	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    937a:	70 93 ba 25 	sts	0x25BA, r23	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    937e:	80 91 b5 25 	lds	r24, 0x25B5	; 0x8025b5 <g_adc_vctcxo_cnt>
    9382:	90 91 b6 25 	lds	r25, 0x25B6	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9386:	01 96       	adiw	r24, 0x01	; 1
    9388:	80 93 b5 25 	sts	0x25B5, r24	; 0x8025b5 <g_adc_vctcxo_cnt>
    938c:	90 93 b6 25 	sts	0x25B6, r25	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9390:	8f 3f       	cpi	r24, 0xFF	; 255
    9392:	91 05       	cpc	r25, r1
    9394:	09 f0       	breq	.+2      	; 0x9398 <isr_adc_a+0x68>
    9396:	08 f4       	brcc	.+2      	; 0x939a <isr_adc_a+0x6a>
    9398:	40 c1       	rjmp	.+640    	; 0x961a <isr_adc_a+0x2ea>
    939a:	40 93 bb 25 	sts	0x25BB, r20	; 0x8025bb <g_adc_vctcxo_cur>
    939e:	50 93 bc 25 	sts	0x25BC, r21	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    93a2:	60 93 bd 25 	sts	0x25BD, r22	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    93a6:	70 93 be 25 	sts	0x25BE, r23	; 0x8025be <g_adc_vctcxo_cur+0x3>
    93aa:	10 92 b5 25 	sts	0x25B5, r1	; 0x8025b5 <g_adc_vctcxo_cnt>
    93ae:	10 92 b6 25 	sts	0x25B6, r1	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    93b2:	10 92 b7 25 	sts	0x25B7, r1	; 0x8025b7 <g_adc_vctcxo_sum>
    93b6:	10 92 b8 25 	sts	0x25B8, r1	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    93ba:	10 92 b9 25 	sts	0x25B9, r1	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    93be:	10 92 ba 25 	sts	0x25BA, r1	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    93c2:	08 95       	ret
    93c4:	05 2e       	mov	r0, r21
    93c6:	00 0c       	add	r0, r0
    93c8:	66 0b       	sbc	r22, r22
    93ca:	77 0b       	sbc	r23, r23
    93cc:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <g_adc_5v0_sum>
    93d0:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <g_adc_5v0_sum+0x1>
    93d4:	a0 91 af 25 	lds	r26, 0x25AF	; 0x8025af <g_adc_5v0_sum+0x2>
    93d8:	b0 91 b0 25 	lds	r27, 0x25B0	; 0x8025b0 <g_adc_5v0_sum+0x3>
    93dc:	48 0f       	add	r20, r24
    93de:	59 1f       	adc	r21, r25
    93e0:	6a 1f       	adc	r22, r26
    93e2:	7b 1f       	adc	r23, r27
    93e4:	40 93 ad 25 	sts	0x25AD, r20	; 0x8025ad <g_adc_5v0_sum>
    93e8:	50 93 ae 25 	sts	0x25AE, r21	; 0x8025ae <g_adc_5v0_sum+0x1>
    93ec:	60 93 af 25 	sts	0x25AF, r22	; 0x8025af <g_adc_5v0_sum+0x2>
    93f0:	70 93 b0 25 	sts	0x25B0, r23	; 0x8025b0 <g_adc_5v0_sum+0x3>
    93f4:	80 91 ab 25 	lds	r24, 0x25AB	; 0x8025ab <g_adc_5v0_cnt>
    93f8:	90 91 ac 25 	lds	r25, 0x25AC	; 0x8025ac <g_adc_5v0_cnt+0x1>
    93fc:	01 96       	adiw	r24, 0x01	; 1
    93fe:	80 93 ab 25 	sts	0x25AB, r24	; 0x8025ab <g_adc_5v0_cnt>
    9402:	90 93 ac 25 	sts	0x25AC, r25	; 0x8025ac <g_adc_5v0_cnt+0x1>
    9406:	8f 3f       	cpi	r24, 0xFF	; 255
    9408:	91 05       	cpc	r25, r1
    940a:	09 f0       	breq	.+2      	; 0x940e <isr_adc_a+0xde>
    940c:	08 f4       	brcc	.+2      	; 0x9410 <isr_adc_a+0xe0>
    940e:	05 c1       	rjmp	.+522    	; 0x961a <isr_adc_a+0x2ea>
    9410:	40 93 b1 25 	sts	0x25B1, r20	; 0x8025b1 <g_adc_5v0_cur>
    9414:	50 93 b2 25 	sts	0x25B2, r21	; 0x8025b2 <g_adc_5v0_cur+0x1>
    9418:	60 93 b3 25 	sts	0x25B3, r22	; 0x8025b3 <g_adc_5v0_cur+0x2>
    941c:	70 93 b4 25 	sts	0x25B4, r23	; 0x8025b4 <g_adc_5v0_cur+0x3>
    9420:	10 92 ab 25 	sts	0x25AB, r1	; 0x8025ab <g_adc_5v0_cnt>
    9424:	10 92 ac 25 	sts	0x25AC, r1	; 0x8025ac <g_adc_5v0_cnt+0x1>
    9428:	10 92 ad 25 	sts	0x25AD, r1	; 0x8025ad <g_adc_5v0_sum>
    942c:	10 92 ae 25 	sts	0x25AE, r1	; 0x8025ae <g_adc_5v0_sum+0x1>
    9430:	10 92 af 25 	sts	0x25AF, r1	; 0x8025af <g_adc_5v0_sum+0x2>
    9434:	10 92 b0 25 	sts	0x25B0, r1	; 0x8025b0 <g_adc_5v0_sum+0x3>
    9438:	08 95       	ret
    943a:	05 2e       	mov	r0, r21
    943c:	00 0c       	add	r0, r0
    943e:	66 0b       	sbc	r22, r22
    9440:	77 0b       	sbc	r23, r23
    9442:	80 91 a3 25 	lds	r24, 0x25A3	; 0x8025a3 <g_adc_vbat_sum>
    9446:	90 91 a4 25 	lds	r25, 0x25A4	; 0x8025a4 <g_adc_vbat_sum+0x1>
    944a:	a0 91 a5 25 	lds	r26, 0x25A5	; 0x8025a5 <g_adc_vbat_sum+0x2>
    944e:	b0 91 a6 25 	lds	r27, 0x25A6	; 0x8025a6 <g_adc_vbat_sum+0x3>
    9452:	48 0f       	add	r20, r24
    9454:	59 1f       	adc	r21, r25
    9456:	6a 1f       	adc	r22, r26
    9458:	7b 1f       	adc	r23, r27
    945a:	40 93 a3 25 	sts	0x25A3, r20	; 0x8025a3 <g_adc_vbat_sum>
    945e:	50 93 a4 25 	sts	0x25A4, r21	; 0x8025a4 <g_adc_vbat_sum+0x1>
    9462:	60 93 a5 25 	sts	0x25A5, r22	; 0x8025a5 <g_adc_vbat_sum+0x2>
    9466:	70 93 a6 25 	sts	0x25A6, r23	; 0x8025a6 <g_adc_vbat_sum+0x3>
    946a:	80 91 a1 25 	lds	r24, 0x25A1	; 0x8025a1 <g_adc_vbat_cnt>
    946e:	90 91 a2 25 	lds	r25, 0x25A2	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    9472:	01 96       	adiw	r24, 0x01	; 1
    9474:	80 93 a1 25 	sts	0x25A1, r24	; 0x8025a1 <g_adc_vbat_cnt>
    9478:	90 93 a2 25 	sts	0x25A2, r25	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    947c:	8f 3f       	cpi	r24, 0xFF	; 255
    947e:	91 05       	cpc	r25, r1
    9480:	09 f0       	breq	.+2      	; 0x9484 <isr_adc_a+0x154>
    9482:	08 f4       	brcc	.+2      	; 0x9486 <isr_adc_a+0x156>
    9484:	ca c0       	rjmp	.+404    	; 0x961a <isr_adc_a+0x2ea>
    9486:	40 93 a7 25 	sts	0x25A7, r20	; 0x8025a7 <g_adc_vbat_cur>
    948a:	50 93 a8 25 	sts	0x25A8, r21	; 0x8025a8 <g_adc_vbat_cur+0x1>
    948e:	60 93 a9 25 	sts	0x25A9, r22	; 0x8025a9 <g_adc_vbat_cur+0x2>
    9492:	70 93 aa 25 	sts	0x25AA, r23	; 0x8025aa <g_adc_vbat_cur+0x3>
    9496:	10 92 a1 25 	sts	0x25A1, r1	; 0x8025a1 <g_adc_vbat_cnt>
    949a:	10 92 a2 25 	sts	0x25A2, r1	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    949e:	10 92 a3 25 	sts	0x25A3, r1	; 0x8025a3 <g_adc_vbat_sum>
    94a2:	10 92 a4 25 	sts	0x25A4, r1	; 0x8025a4 <g_adc_vbat_sum+0x1>
    94a6:	10 92 a5 25 	sts	0x25A5, r1	; 0x8025a5 <g_adc_vbat_sum+0x2>
    94aa:	10 92 a6 25 	sts	0x25A6, r1	; 0x8025a6 <g_adc_vbat_sum+0x3>
    94ae:	08 95       	ret
    94b0:	61 ff       	sbrs	r22, 1
    94b2:	3b c0       	rjmp	.+118    	; 0x952a <isr_adc_a+0x1fa>
    94b4:	05 2e       	mov	r0, r21
    94b6:	00 0c       	add	r0, r0
    94b8:	66 0b       	sbc	r22, r22
    94ba:	77 0b       	sbc	r23, r23
    94bc:	80 91 99 25 	lds	r24, 0x2599	; 0x802599 <g_adc_io_adc4_sum>
    94c0:	90 91 9a 25 	lds	r25, 0x259A	; 0x80259a <g_adc_io_adc4_sum+0x1>
    94c4:	a0 91 9b 25 	lds	r26, 0x259B	; 0x80259b <g_adc_io_adc4_sum+0x2>
    94c8:	b0 91 9c 25 	lds	r27, 0x259C	; 0x80259c <g_adc_io_adc4_sum+0x3>
    94cc:	48 0f       	add	r20, r24
    94ce:	59 1f       	adc	r21, r25
    94d0:	6a 1f       	adc	r22, r26
    94d2:	7b 1f       	adc	r23, r27
    94d4:	40 93 99 25 	sts	0x2599, r20	; 0x802599 <g_adc_io_adc4_sum>
    94d8:	50 93 9a 25 	sts	0x259A, r21	; 0x80259a <g_adc_io_adc4_sum+0x1>
    94dc:	60 93 9b 25 	sts	0x259B, r22	; 0x80259b <g_adc_io_adc4_sum+0x2>
    94e0:	70 93 9c 25 	sts	0x259C, r23	; 0x80259c <g_adc_io_adc4_sum+0x3>
    94e4:	80 91 97 25 	lds	r24, 0x2597	; 0x802597 <g_adc_io_adc4_cnt>
    94e8:	90 91 98 25 	lds	r25, 0x2598	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    94ec:	01 96       	adiw	r24, 0x01	; 1
    94ee:	80 93 97 25 	sts	0x2597, r24	; 0x802597 <g_adc_io_adc4_cnt>
    94f2:	90 93 98 25 	sts	0x2598, r25	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    94f6:	8f 3f       	cpi	r24, 0xFF	; 255
    94f8:	91 05       	cpc	r25, r1
    94fa:	09 f0       	breq	.+2      	; 0x94fe <isr_adc_a+0x1ce>
    94fc:	08 f4       	brcc	.+2      	; 0x9500 <isr_adc_a+0x1d0>
    94fe:	8d c0       	rjmp	.+282    	; 0x961a <isr_adc_a+0x2ea>
    9500:	40 93 9d 25 	sts	0x259D, r20	; 0x80259d <g_adc_io_adc4_cur>
    9504:	50 93 9e 25 	sts	0x259E, r21	; 0x80259e <g_adc_io_adc4_cur+0x1>
    9508:	60 93 9f 25 	sts	0x259F, r22	; 0x80259f <g_adc_io_adc4_cur+0x2>
    950c:	70 93 a0 25 	sts	0x25A0, r23	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    9510:	10 92 97 25 	sts	0x2597, r1	; 0x802597 <g_adc_io_adc4_cnt>
    9514:	10 92 98 25 	sts	0x2598, r1	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    9518:	10 92 99 25 	sts	0x2599, r1	; 0x802599 <g_adc_io_adc4_sum>
    951c:	10 92 9a 25 	sts	0x259A, r1	; 0x80259a <g_adc_io_adc4_sum+0x1>
    9520:	10 92 9b 25 	sts	0x259B, r1	; 0x80259b <g_adc_io_adc4_sum+0x2>
    9524:	10 92 9c 25 	sts	0x259C, r1	; 0x80259c <g_adc_io_adc4_sum+0x3>
    9528:	08 95       	ret
    952a:	62 ff       	sbrs	r22, 2
    952c:	3b c0       	rjmp	.+118    	; 0x95a4 <isr_adc_a+0x274>
    952e:	05 2e       	mov	r0, r21
    9530:	00 0c       	add	r0, r0
    9532:	66 0b       	sbc	r22, r22
    9534:	77 0b       	sbc	r23, r23
    9536:	80 91 8f 25 	lds	r24, 0x258F	; 0x80258f <g_adc_io_adc5_sum>
    953a:	90 91 90 25 	lds	r25, 0x2590	; 0x802590 <g_adc_io_adc5_sum+0x1>
    953e:	a0 91 91 25 	lds	r26, 0x2591	; 0x802591 <g_adc_io_adc5_sum+0x2>
    9542:	b0 91 92 25 	lds	r27, 0x2592	; 0x802592 <g_adc_io_adc5_sum+0x3>
    9546:	48 0f       	add	r20, r24
    9548:	59 1f       	adc	r21, r25
    954a:	6a 1f       	adc	r22, r26
    954c:	7b 1f       	adc	r23, r27
    954e:	40 93 8f 25 	sts	0x258F, r20	; 0x80258f <g_adc_io_adc5_sum>
    9552:	50 93 90 25 	sts	0x2590, r21	; 0x802590 <g_adc_io_adc5_sum+0x1>
    9556:	60 93 91 25 	sts	0x2591, r22	; 0x802591 <g_adc_io_adc5_sum+0x2>
    955a:	70 93 92 25 	sts	0x2592, r23	; 0x802592 <g_adc_io_adc5_sum+0x3>
    955e:	80 91 8d 25 	lds	r24, 0x258D	; 0x80258d <g_adc_io_adc5_cnt>
    9562:	90 91 8e 25 	lds	r25, 0x258E	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9566:	01 96       	adiw	r24, 0x01	; 1
    9568:	80 93 8d 25 	sts	0x258D, r24	; 0x80258d <g_adc_io_adc5_cnt>
    956c:	90 93 8e 25 	sts	0x258E, r25	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9570:	8f 3f       	cpi	r24, 0xFF	; 255
    9572:	91 05       	cpc	r25, r1
    9574:	09 f0       	breq	.+2      	; 0x9578 <isr_adc_a+0x248>
    9576:	08 f4       	brcc	.+2      	; 0x957a <isr_adc_a+0x24a>
    9578:	50 c0       	rjmp	.+160    	; 0x961a <isr_adc_a+0x2ea>
    957a:	40 93 93 25 	sts	0x2593, r20	; 0x802593 <g_adc_io_adc5_cur>
    957e:	50 93 94 25 	sts	0x2594, r21	; 0x802594 <g_adc_io_adc5_cur+0x1>
    9582:	60 93 95 25 	sts	0x2595, r22	; 0x802595 <g_adc_io_adc5_cur+0x2>
    9586:	70 93 96 25 	sts	0x2596, r23	; 0x802596 <g_adc_io_adc5_cur+0x3>
    958a:	10 92 8d 25 	sts	0x258D, r1	; 0x80258d <g_adc_io_adc5_cnt>
    958e:	10 92 8e 25 	sts	0x258E, r1	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9592:	10 92 8f 25 	sts	0x258F, r1	; 0x80258f <g_adc_io_adc5_sum>
    9596:	10 92 90 25 	sts	0x2590, r1	; 0x802590 <g_adc_io_adc5_sum+0x1>
    959a:	10 92 91 25 	sts	0x2591, r1	; 0x802591 <g_adc_io_adc5_sum+0x2>
    959e:	10 92 92 25 	sts	0x2592, r1	; 0x802592 <g_adc_io_adc5_sum+0x3>
    95a2:	08 95       	ret
    95a4:	63 ff       	sbrs	r22, 3
    95a6:	39 c0       	rjmp	.+114    	; 0x961a <isr_adc_a+0x2ea>
    95a8:	05 2e       	mov	r0, r21
    95aa:	00 0c       	add	r0, r0
    95ac:	66 0b       	sbc	r22, r22
    95ae:	77 0b       	sbc	r23, r23
    95b0:	80 91 85 25 	lds	r24, 0x2585	; 0x802585 <g_adc_silence_sum>
    95b4:	90 91 86 25 	lds	r25, 0x2586	; 0x802586 <g_adc_silence_sum+0x1>
    95b8:	a0 91 87 25 	lds	r26, 0x2587	; 0x802587 <g_adc_silence_sum+0x2>
    95bc:	b0 91 88 25 	lds	r27, 0x2588	; 0x802588 <g_adc_silence_sum+0x3>
    95c0:	48 0f       	add	r20, r24
    95c2:	59 1f       	adc	r21, r25
    95c4:	6a 1f       	adc	r22, r26
    95c6:	7b 1f       	adc	r23, r27
    95c8:	40 93 85 25 	sts	0x2585, r20	; 0x802585 <g_adc_silence_sum>
    95cc:	50 93 86 25 	sts	0x2586, r21	; 0x802586 <g_adc_silence_sum+0x1>
    95d0:	60 93 87 25 	sts	0x2587, r22	; 0x802587 <g_adc_silence_sum+0x2>
    95d4:	70 93 88 25 	sts	0x2588, r23	; 0x802588 <g_adc_silence_sum+0x3>
    95d8:	80 91 83 25 	lds	r24, 0x2583	; 0x802583 <g_adc_silence_cnt>
    95dc:	90 91 84 25 	lds	r25, 0x2584	; 0x802584 <g_adc_silence_cnt+0x1>
    95e0:	01 96       	adiw	r24, 0x01	; 1
    95e2:	80 93 83 25 	sts	0x2583, r24	; 0x802583 <g_adc_silence_cnt>
    95e6:	90 93 84 25 	sts	0x2584, r25	; 0x802584 <g_adc_silence_cnt+0x1>
    95ea:	8f 3f       	cpi	r24, 0xFF	; 255
    95ec:	91 05       	cpc	r25, r1
    95ee:	a9 f0       	breq	.+42     	; 0x961a <isr_adc_a+0x2ea>
    95f0:	a0 f0       	brcs	.+40     	; 0x961a <isr_adc_a+0x2ea>
    95f2:	40 93 89 25 	sts	0x2589, r20	; 0x802589 <g_adc_silence_cur>
    95f6:	50 93 8a 25 	sts	0x258A, r21	; 0x80258a <g_adc_silence_cur+0x1>
    95fa:	60 93 8b 25 	sts	0x258B, r22	; 0x80258b <g_adc_silence_cur+0x2>
    95fe:	70 93 8c 25 	sts	0x258C, r23	; 0x80258c <g_adc_silence_cur+0x3>
    9602:	10 92 83 25 	sts	0x2583, r1	; 0x802583 <g_adc_silence_cnt>
    9606:	10 92 84 25 	sts	0x2584, r1	; 0x802584 <g_adc_silence_cnt+0x1>
    960a:	10 92 85 25 	sts	0x2585, r1	; 0x802585 <g_adc_silence_sum>
    960e:	10 92 86 25 	sts	0x2586, r1	; 0x802586 <g_adc_silence_sum+0x1>
    9612:	10 92 87 25 	sts	0x2587, r1	; 0x802587 <g_adc_silence_sum+0x2>
    9616:	10 92 88 25 	sts	0x2588, r1	; 0x802588 <g_adc_silence_sum+0x3>
    961a:	08 95       	ret

0000961c <isr_adc_b>:
    961c:	60 ff       	sbrs	r22, 0
    961e:	3b c0       	rjmp	.+118    	; 0x9696 <isr_adc_b+0x7a>
    9620:	4e 5b       	subi	r20, 0xBE	; 190
    9622:	51 09       	sbc	r21, r1
    9624:	05 2e       	mov	r0, r21
    9626:	00 0c       	add	r0, r0
    9628:	66 0b       	sbc	r22, r22
    962a:	77 0b       	sbc	r23, r23
    962c:	80 91 7b 25 	lds	r24, 0x257B	; 0x80257b <g_adc_temp_sum>
    9630:	90 91 7c 25 	lds	r25, 0x257C	; 0x80257c <g_adc_temp_sum+0x1>
    9634:	a0 91 7d 25 	lds	r26, 0x257D	; 0x80257d <g_adc_temp_sum+0x2>
    9638:	b0 91 7e 25 	lds	r27, 0x257E	; 0x80257e <g_adc_temp_sum+0x3>
    963c:	48 0f       	add	r20, r24
    963e:	59 1f       	adc	r21, r25
    9640:	6a 1f       	adc	r22, r26
    9642:	7b 1f       	adc	r23, r27
    9644:	40 93 7b 25 	sts	0x257B, r20	; 0x80257b <g_adc_temp_sum>
    9648:	50 93 7c 25 	sts	0x257C, r21	; 0x80257c <g_adc_temp_sum+0x1>
    964c:	60 93 7d 25 	sts	0x257D, r22	; 0x80257d <g_adc_temp_sum+0x2>
    9650:	70 93 7e 25 	sts	0x257E, r23	; 0x80257e <g_adc_temp_sum+0x3>
    9654:	80 91 79 25 	lds	r24, 0x2579	; 0x802579 <g_adc_temp_cnt>
    9658:	90 91 7a 25 	lds	r25, 0x257A	; 0x80257a <g_adc_temp_cnt+0x1>
    965c:	01 96       	adiw	r24, 0x01	; 1
    965e:	80 93 79 25 	sts	0x2579, r24	; 0x802579 <g_adc_temp_cnt>
    9662:	90 93 7a 25 	sts	0x257A, r25	; 0x80257a <g_adc_temp_cnt+0x1>
    9666:	8f 3f       	cpi	r24, 0xFF	; 255
    9668:	91 05       	cpc	r25, r1
    966a:	a9 f0       	breq	.+42     	; 0x9696 <isr_adc_b+0x7a>
    966c:	a0 f0       	brcs	.+40     	; 0x9696 <isr_adc_b+0x7a>
    966e:	40 93 7f 25 	sts	0x257F, r20	; 0x80257f <g_adc_temp_cur>
    9672:	50 93 80 25 	sts	0x2580, r21	; 0x802580 <g_adc_temp_cur+0x1>
    9676:	60 93 81 25 	sts	0x2581, r22	; 0x802581 <g_adc_temp_cur+0x2>
    967a:	70 93 82 25 	sts	0x2582, r23	; 0x802582 <g_adc_temp_cur+0x3>
    967e:	10 92 79 25 	sts	0x2579, r1	; 0x802579 <g_adc_temp_cnt>
    9682:	10 92 7a 25 	sts	0x257A, r1	; 0x80257a <g_adc_temp_cnt+0x1>
    9686:	10 92 7b 25 	sts	0x257B, r1	; 0x80257b <g_adc_temp_sum>
    968a:	10 92 7c 25 	sts	0x257C, r1	; 0x80257c <g_adc_temp_sum+0x1>
    968e:	10 92 7d 25 	sts	0x257D, r1	; 0x80257d <g_adc_temp_sum+0x2>
    9692:	10 92 7e 25 	sts	0x257E, r1	; 0x80257e <g_adc_temp_sum+0x3>
    9696:	08 95       	ret

00009698 <task_dac>:
    9698:	2f 92       	push	r2
    969a:	3f 92       	push	r3
    969c:	4f 92       	push	r4
    969e:	5f 92       	push	r5
    96a0:	6f 92       	push	r6
    96a2:	7f 92       	push	r7
    96a4:	8f 92       	push	r8
    96a6:	9f 92       	push	r9
    96a8:	af 92       	push	r10
    96aa:	bf 92       	push	r11
    96ac:	cf 92       	push	r12
    96ae:	df 92       	push	r13
    96b0:	ef 92       	push	r14
    96b2:	ff 92       	push	r15
    96b4:	0f 93       	push	r16
    96b6:	1f 93       	push	r17
    96b8:	cf 93       	push	r28
    96ba:	df 93       	push	r29
    96bc:	cd b7       	in	r28, 0x3d	; 61
    96be:	de b7       	in	r29, 0x3e	; 62
    96c0:	2e 97       	sbiw	r28, 0x0e	; 14
    96c2:	cd bf       	out	0x3d, r28	; 61
    96c4:	de bf       	out	0x3e, r29	; 62
    96c6:	8f b7       	in	r24, 0x3f	; 63
    96c8:	8a 83       	std	Y+2, r24	; 0x02
    96ca:	f8 94       	cli
    96cc:	8a 81       	ldd	r24, Y+2	; 0x02
    96ce:	40 90 10 20 	lds	r4, 0x2010	; 0x802010 <dds0_freq_mHz>
    96d2:	50 90 11 20 	lds	r5, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    96d6:	60 90 12 20 	lds	r6, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    96da:	70 90 13 20 	lds	r7, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    96de:	00 91 0c 20 	lds	r16, 0x200C	; 0x80200c <dds1_freq_mHz>
    96e2:	10 91 0d 20 	lds	r17, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    96e6:	20 91 0e 20 	lds	r18, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    96ea:	30 91 0f 20 	lds	r19, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    96ee:	0b 87       	std	Y+11, r16	; 0x0b
    96f0:	1c 87       	std	Y+12, r17	; 0x0c
    96f2:	2d 87       	std	Y+13, r18	; 0x0d
    96f4:	3e 87       	std	Y+14, r19	; 0x0e
    96f6:	8f bf       	out	0x3f, r24	; 63
    96f8:	80 91 b1 24 	lds	r24, 0x24B1	; 0x8024b1 <s_dds0_freq_mHz.7622>
    96fc:	90 91 b2 24 	lds	r25, 0x24B2	; 0x8024b2 <s_dds0_freq_mHz.7622+0x1>
    9700:	a0 91 b3 24 	lds	r26, 0x24B3	; 0x8024b3 <s_dds0_freq_mHz.7622+0x2>
    9704:	b0 91 b4 24 	lds	r27, 0x24B4	; 0x8024b4 <s_dds0_freq_mHz.7622+0x3>
    9708:	48 16       	cp	r4, r24
    970a:	59 06       	cpc	r5, r25
    970c:	6a 06       	cpc	r6, r26
    970e:	7b 06       	cpc	r7, r27
    9710:	71 f4       	brne	.+28     	; 0x972e <task_dac+0x96>
    9712:	80 91 ad 24 	lds	r24, 0x24AD	; 0x8024ad <s_dds1_freq_mHz.7623>
    9716:	90 91 ae 24 	lds	r25, 0x24AE	; 0x8024ae <s_dds1_freq_mHz.7623+0x1>
    971a:	a0 91 af 24 	lds	r26, 0x24AF	; 0x8024af <s_dds1_freq_mHz.7623+0x2>
    971e:	b0 91 b0 24 	lds	r27, 0x24B0	; 0x8024b0 <s_dds1_freq_mHz.7623+0x3>
    9722:	08 17       	cp	r16, r24
    9724:	19 07       	cpc	r17, r25
    9726:	2a 07       	cpc	r18, r26
    9728:	3b 07       	cpc	r19, r27
    972a:	09 f4       	brne	.+2      	; 0x972e <task_dac+0x96>
    972c:	a1 c0       	rjmp	.+322    	; 0x9870 <task_dac+0x1d8>
    972e:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <dds0_freq_mHz>
    9732:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    9736:	a0 91 12 20 	lds	r26, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    973a:	b0 91 13 20 	lds	r27, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    973e:	8c 01       	movw	r16, r24
    9740:	9d 01       	movw	r18, r26
    9742:	40 e0       	ldi	r20, 0x00	; 0
    9744:	50 e0       	ldi	r21, 0x00	; 0
    9746:	ba 01       	movw	r22, r20
    9748:	8b 83       	std	Y+3, r24	; 0x03
    974a:	1c 83       	std	Y+4, r17	; 0x04
    974c:	2d 83       	std	Y+5, r18	; 0x05
    974e:	3e 83       	std	Y+6, r19	; 0x06
    9750:	4f 83       	std	Y+7, r20	; 0x07
    9752:	58 87       	std	Y+8, r21	; 0x08
    9754:	69 87       	std	Y+9, r22	; 0x09
    9756:	7a 87       	std	Y+10, r23	; 0x0a
    9758:	aa 24       	eor	r10, r10
    975a:	aa 94       	dec	r10
    975c:	bb 24       	eor	r11, r11
    975e:	ba 94       	dec	r11
    9760:	cc 24       	eor	r12, r12
    9762:	ca 94       	dec	r12
    9764:	dd 24       	eor	r13, r13
    9766:	da 94       	dec	r13
    9768:	e1 2c       	mov	r14, r1
    976a:	f1 2c       	mov	r15, r1
    976c:	00 e0       	ldi	r16, 0x00	; 0
    976e:	10 e0       	ldi	r17, 0x00	; 0
    9770:	2b 81       	ldd	r18, Y+3	; 0x03
    9772:	3c 81       	ldd	r19, Y+4	; 0x04
    9774:	4d 81       	ldd	r20, Y+5	; 0x05
    9776:	5e 81       	ldd	r21, Y+6	; 0x06
    9778:	60 e0       	ldi	r22, 0x00	; 0
    977a:	70 e0       	ldi	r23, 0x00	; 0
    977c:	80 e0       	ldi	r24, 0x00	; 0
    977e:	90 e0       	ldi	r25, 0x00	; 0
    9780:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    9784:	a1 2c       	mov	r10, r1
    9786:	0f 2e       	mov	r0, r31
    9788:	fc e6       	ldi	r31, 0x6C	; 108
    978a:	bf 2e       	mov	r11, r31
    978c:	f0 2d       	mov	r31, r0
    978e:	0f 2e       	mov	r0, r31
    9790:	fc ed       	ldi	r31, 0xDC	; 220
    9792:	cf 2e       	mov	r12, r31
    9794:	f0 2d       	mov	r31, r0
    9796:	68 94       	set
    9798:	dd 24       	eor	r13, r13
    979a:	d1 f8       	bld	r13, 1
    979c:	0e 94 e0 62 	call	0xc5c0	; 0xc5c0 <__udivdi3>
    97a0:	92 2e       	mov	r9, r18
    97a2:	83 2e       	mov	r8, r19
    97a4:	34 2e       	mov	r3, r20
    97a6:	25 2e       	mov	r2, r21
    97a8:	80 91 0c 20 	lds	r24, 0x200C	; 0x80200c <dds1_freq_mHz>
    97ac:	90 91 0d 20 	lds	r25, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    97b0:	a0 91 0e 20 	lds	r26, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    97b4:	b0 91 0f 20 	lds	r27, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    97b8:	8c 01       	movw	r16, r24
    97ba:	9d 01       	movw	r18, r26
    97bc:	40 e0       	ldi	r20, 0x00	; 0
    97be:	50 e0       	ldi	r21, 0x00	; 0
    97c0:	ba 01       	movw	r22, r20
    97c2:	8b 83       	std	Y+3, r24	; 0x03
    97c4:	1c 83       	std	Y+4, r17	; 0x04
    97c6:	2d 83       	std	Y+5, r18	; 0x05
    97c8:	3e 83       	std	Y+6, r19	; 0x06
    97ca:	4f 83       	std	Y+7, r20	; 0x07
    97cc:	58 87       	std	Y+8, r21	; 0x08
    97ce:	69 87       	std	Y+9, r22	; 0x09
    97d0:	7a 87       	std	Y+10, r23	; 0x0a
    97d2:	aa 24       	eor	r10, r10
    97d4:	aa 94       	dec	r10
    97d6:	bb 24       	eor	r11, r11
    97d8:	ba 94       	dec	r11
    97da:	cc 24       	eor	r12, r12
    97dc:	ca 94       	dec	r12
    97de:	dd 24       	eor	r13, r13
    97e0:	da 94       	dec	r13
    97e2:	00 e0       	ldi	r16, 0x00	; 0
    97e4:	10 e0       	ldi	r17, 0x00	; 0
    97e6:	2b 81       	ldd	r18, Y+3	; 0x03
    97e8:	3c 81       	ldd	r19, Y+4	; 0x04
    97ea:	4d 81       	ldd	r20, Y+5	; 0x05
    97ec:	5e 81       	ldd	r21, Y+6	; 0x06
    97ee:	60 e0       	ldi	r22, 0x00	; 0
    97f0:	70 e0       	ldi	r23, 0x00	; 0
    97f2:	80 e0       	ldi	r24, 0x00	; 0
    97f4:	90 e0       	ldi	r25, 0x00	; 0
    97f6:	0e 94 62 62 	call	0xc4c4	; 0xc4c4 <__muldi3>
    97fa:	a1 2c       	mov	r10, r1
    97fc:	0f 2e       	mov	r0, r31
    97fe:	fc e6       	ldi	r31, 0x6C	; 108
    9800:	bf 2e       	mov	r11, r31
    9802:	f0 2d       	mov	r31, r0
    9804:	0f 2e       	mov	r0, r31
    9806:	fc ed       	ldi	r31, 0xDC	; 220
    9808:	cf 2e       	mov	r12, r31
    980a:	f0 2d       	mov	r31, r0
    980c:	68 94       	set
    980e:	dd 24       	eor	r13, r13
    9810:	d1 f8       	bld	r13, 1
    9812:	0e 94 e0 62 	call	0xc5c0	; 0xc5c0 <__udivdi3>
    9816:	72 2f       	mov	r23, r18
    9818:	63 2f       	mov	r22, r19
    981a:	94 2f       	mov	r25, r20
    981c:	85 2f       	mov	r24, r21
    981e:	40 92 b1 24 	sts	0x24B1, r4	; 0x8024b1 <s_dds0_freq_mHz.7622>
    9822:	50 92 b2 24 	sts	0x24B2, r5	; 0x8024b2 <s_dds0_freq_mHz.7622+0x1>
    9826:	60 92 b3 24 	sts	0x24B3, r6	; 0x8024b3 <s_dds0_freq_mHz.7622+0x2>
    982a:	70 92 b4 24 	sts	0x24B4, r7	; 0x8024b4 <s_dds0_freq_mHz.7622+0x3>
    982e:	2b 85       	ldd	r18, Y+11	; 0x0b
    9830:	3c 85       	ldd	r19, Y+12	; 0x0c
    9832:	4d 85       	ldd	r20, Y+13	; 0x0d
    9834:	5e 85       	ldd	r21, Y+14	; 0x0e
    9836:	20 93 ad 24 	sts	0x24AD, r18	; 0x8024ad <s_dds1_freq_mHz.7623>
    983a:	30 93 ae 24 	sts	0x24AE, r19	; 0x8024ae <s_dds1_freq_mHz.7623+0x1>
    983e:	40 93 af 24 	sts	0x24AF, r20	; 0x8024af <s_dds1_freq_mHz.7623+0x2>
    9842:	50 93 b0 24 	sts	0x24B0, r21	; 0x8024b0 <s_dds1_freq_mHz.7623+0x3>
    9846:	2f b7       	in	r18, 0x3f	; 63
    9848:	29 83       	std	Y+1, r18	; 0x01
    984a:	f8 94       	cli
    984c:	29 81       	ldd	r18, Y+1	; 0x01
    984e:	90 92 fd 24 	sts	0x24FD, r9	; 0x8024fd <dds0_inc>
    9852:	80 92 fe 24 	sts	0x24FE, r8	; 0x8024fe <dds0_inc+0x1>
    9856:	30 92 ff 24 	sts	0x24FF, r3	; 0x8024ff <dds0_inc+0x2>
    985a:	20 92 00 25 	sts	0x2500, r2	; 0x802500 <dds0_inc+0x3>
    985e:	70 93 f5 24 	sts	0x24F5, r23	; 0x8024f5 <dds1_inc>
    9862:	60 93 f6 24 	sts	0x24F6, r22	; 0x8024f6 <dds1_inc+0x1>
    9866:	90 93 f7 24 	sts	0x24F7, r25	; 0x8024f7 <dds1_inc+0x2>
    986a:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <dds1_inc+0x3>
    986e:	2f bf       	out	0x3f, r18	; 63
    9870:	2e 96       	adiw	r28, 0x0e	; 14
    9872:	cd bf       	out	0x3d, r28	; 61
    9874:	de bf       	out	0x3e, r29	; 62
    9876:	df 91       	pop	r29
    9878:	cf 91       	pop	r28
    987a:	1f 91       	pop	r17
    987c:	0f 91       	pop	r16
    987e:	ff 90       	pop	r15
    9880:	ef 90       	pop	r14
    9882:	df 90       	pop	r13
    9884:	cf 90       	pop	r12
    9886:	bf 90       	pop	r11
    9888:	af 90       	pop	r10
    988a:	9f 90       	pop	r9
    988c:	8f 90       	pop	r8
    988e:	7f 90       	pop	r7
    9890:	6f 90       	pop	r6
    9892:	5f 90       	pop	r5
    9894:	4f 90       	pop	r4
    9896:	3f 90       	pop	r3
    9898:	2f 90       	pop	r2
    989a:	08 95       	ret

0000989c <tc_init>:
    989c:	cf 93       	push	r28
    989e:	df 93       	push	r29
    98a0:	cd b7       	in	r28, 0x3d	; 61
    98a2:	de b7       	in	r29, 0x3e	; 62
    98a4:	27 97       	sbiw	r28, 0x07	; 7
    98a6:	cd bf       	out	0x3d, r28	; 61
    98a8:	de bf       	out	0x3e, r29	; 62
    98aa:	20 e0       	ldi	r18, 0x00	; 0
    98ac:	38 e0       	ldi	r19, 0x08	; 8
    98ae:	43 e0       	ldi	r20, 0x03	; 3
    98b0:	60 e0       	ldi	r22, 0x00	; 0
    98b2:	ce 01       	movw	r24, r28
    98b4:	01 96       	adiw	r24, 0x01	; 1
    98b6:	0e dc       	rcall	.-2020   	; 0x90d4 <pwm_init>
    98b8:	6d e2       	ldi	r22, 0x2D	; 45
    98ba:	ce 01       	movw	r24, r28
    98bc:	01 96       	adiw	r24, 0x01	; 1
    98be:	d2 dc       	rcall	.-1628   	; 0x9264 <pwm_start>
    98c0:	6e 81       	ldd	r22, Y+6	; 0x06
    98c2:	7f 81       	ldd	r23, Y+7	; 0x07
    98c4:	80 e0       	ldi	r24, 0x00	; 0
    98c6:	90 e0       	ldi	r25, 0x00	; 0
    98c8:	0e 94 cb 64 	call	0xc996	; 0xc996 <__floatunsisf>
    98cc:	20 e0       	ldi	r18, 0x00	; 0
    98ce:	30 e0       	ldi	r19, 0x00	; 0
    98d0:	40 ec       	ldi	r20, 0xC0	; 192
    98d2:	5f e3       	ldi	r21, 0x3F	; 63
    98d4:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    98d8:	27 e2       	ldi	r18, 0x27	; 39
    98da:	31 e3       	ldi	r19, 0x31	; 49
    98dc:	40 e5       	ldi	r20, 0x50	; 80
    98de:	50 e4       	ldi	r21, 0x40	; 64
    98e0:	0e 94 32 64 	call	0xc864	; 0xc864 <__divsf3>
    98e4:	20 e0       	ldi	r18, 0x00	; 0
    98e6:	30 e0       	ldi	r19, 0x00	; 0
    98e8:	40 e0       	ldi	r20, 0x00	; 0
    98ea:	5f e3       	ldi	r21, 0x3F	; 63
    98ec:	0e 94 c7 63 	call	0xc78e	; 0xc78e <__addsf3>
    98f0:	0e 94 9f 64 	call	0xc93e	; 0xc93e <__fixunssfsi>
    98f4:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    98f8:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>
    98fc:	80 e4       	ldi	r24, 0x40	; 64
    98fe:	9a e0       	ldi	r25, 0x0A	; 10
    9900:	0e 94 11 3e 	call	0x7c22	; 0x7c22 <tc_enable>
    9904:	e0 e4       	ldi	r30, 0x40	; 64
    9906:	fa e0       	ldi	r31, 0x0A	; 10
    9908:	81 81       	ldd	r24, Z+1	; 0x01
    990a:	88 7f       	andi	r24, 0xF8	; 248
    990c:	81 83       	std	Z+1, r24	; 0x01
    990e:	80 e7       	ldi	r24, 0x70	; 112
    9910:	92 e0       	ldi	r25, 0x02	; 2
    9912:	86 a3       	std	Z+38, r24	; 0x26
    9914:	97 a3       	std	Z+39, r25	; 0x27
    9916:	27 96       	adiw	r28, 0x07	; 7
    9918:	cd bf       	out	0x3d, r28	; 61
    991a:	de bf       	out	0x3e, r29	; 62
    991c:	df 91       	pop	r29
    991e:	cf 91       	pop	r28
    9920:	08 95       	ret

00009922 <tc_start>:
    9922:	cf 93       	push	r28
    9924:	df 93       	push	r29
    9926:	c0 e0       	ldi	r28, 0x00	; 0
    9928:	d8 e0       	ldi	r29, 0x08	; 8
    992a:	88 81       	ld	r24, Y
    992c:	80 7f       	andi	r24, 0xF0	; 240
    992e:	81 60       	ori	r24, 0x01	; 1
    9930:	88 83       	st	Y, r24
    9932:	6c e2       	ldi	r22, 0x2C	; 44
    9934:	7e e4       	ldi	r23, 0x4E	; 78
    9936:	80 e0       	ldi	r24, 0x00	; 0
    9938:	98 e0       	ldi	r25, 0x08	; 8
    993a:	0e 94 90 3e 	call	0x7d20	; 0x7d20 <tc_set_overflow_interrupt_callback>
    993e:	8e 81       	ldd	r24, Y+6	; 0x06
    9940:	8c 7f       	andi	r24, 0xFC	; 252
    9942:	8e 83       	std	Y+6, r24	; 0x06
    9944:	8e 81       	ldd	r24, Y+6	; 0x06
    9946:	81 60       	ori	r24, 0x01	; 1
    9948:	8e 83       	std	Y+6, r24	; 0x06
    994a:	e0 e4       	ldi	r30, 0x40	; 64
    994c:	fa e0       	ldi	r31, 0x0A	; 10
    994e:	80 81       	ld	r24, Z
    9950:	80 7f       	andi	r24, 0xF0	; 240
    9952:	81 60       	ori	r24, 0x01	; 1
    9954:	80 83       	st	Z, r24
    9956:	df 91       	pop	r29
    9958:	cf 91       	pop	r28
    995a:	08 95       	ret

0000995c <dac_init>:
    995c:	cf 93       	push	r28
    995e:	df 93       	push	r29
    9960:	67 e1       	ldi	r22, 0x17	; 23
    9962:	75 e2       	ldi	r23, 0x25	; 37
    9964:	80 e2       	ldi	r24, 0x20	; 32
    9966:	93 e0       	ldi	r25, 0x03	; 3
    9968:	0e 94 8e 37 	call	0x6f1c	; 0x6f1c <dac_read_configuration>
    996c:	e7 e1       	ldi	r30, 0x17	; 23
    996e:	f5 e2       	ldi	r31, 0x25	; 37
    9970:	81 e0       	ldi	r24, 0x01	; 1
    9972:	82 83       	std	Z+2, r24	; 0x02
    9974:	8c e0       	ldi	r24, 0x0C	; 12
    9976:	80 83       	st	Z, r24
    9978:	81 81       	ldd	r24, Z+1	; 0x01
    997a:	8c 79       	andi	r24, 0x9C	; 156
    997c:	83 64       	ori	r24, 0x43	; 67
    997e:	81 83       	std	Z+1, r24	; 0x01
    9980:	84 e0       	ldi	r24, 0x04	; 4
    9982:	83 83       	std	Z+3, r24	; 0x03
    9984:	bf 01       	movw	r22, r30
    9986:	80 e2       	ldi	r24, 0x20	; 32
    9988:	93 e0       	ldi	r25, 0x03	; 3
    998a:	0e 94 32 37 	call	0x6e64	; 0x6e64 <dac_write_configuration>
    998e:	62 e3       	ldi	r22, 0x32	; 50
    9990:	70 e0       	ldi	r23, 0x00	; 0
    9992:	82 e0       	ldi	r24, 0x02	; 2
    9994:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    9998:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    999c:	63 e3       	ldi	r22, 0x33	; 51
    999e:	70 e0       	ldi	r23, 0x00	; 0
    99a0:	82 e0       	ldi	r24, 0x02	; 2
    99a2:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    99a6:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    99aa:	66 e3       	ldi	r22, 0x36	; 54
    99ac:	70 e0       	ldi	r23, 0x00	; 0
    99ae:	82 e0       	ldi	r24, 0x02	; 2
    99b0:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    99b4:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    99b8:	67 e3       	ldi	r22, 0x37	; 55
    99ba:	70 e0       	ldi	r23, 0x00	; 0
    99bc:	82 e0       	ldi	r24, 0x02	; 2
    99be:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    99c2:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    99c6:	ac e0       	ldi	r26, 0x0C	; 12
    99c8:	b5 e2       	ldi	r27, 0x25	; 37
    99ca:	8b e0       	ldi	r24, 0x0B	; 11
    99cc:	ed 01       	movw	r28, r26
    99ce:	e8 2f       	mov	r30, r24
    99d0:	19 92       	st	Y+, r1
    99d2:	ea 95       	dec	r30
    99d4:	e9 f7       	brne	.-6      	; 0x99d0 <dac_init+0x74>
    99d6:	e1 e0       	ldi	r30, 0x01	; 1
    99d8:	f5 e2       	ldi	r31, 0x25	; 37
    99da:	ef 01       	movw	r28, r30
    99dc:	19 92       	st	Y+, r1
    99de:	8a 95       	dec	r24
    99e0:	e9 f7       	brne	.-6      	; 0x99dc <dac_init+0x80>
    99e2:	80 e2       	ldi	r24, 0x20	; 32
    99e4:	90 e0       	ldi	r25, 0x00	; 0
    99e6:	14 96       	adiw	r26, 0x04	; 4
    99e8:	8d 93       	st	X+, r24
    99ea:	9c 93       	st	X, r25
    99ec:	15 97       	sbiw	r26, 0x05	; 5
    99ee:	84 83       	std	Z+4, r24	; 0x04
    99f0:	95 83       	std	Z+5, r25	; 0x05
    99f2:	85 eb       	ldi	r24, 0xB5	; 181
    99f4:	94 e2       	ldi	r25, 0x24	; 36
    99f6:	17 96       	adiw	r26, 0x07	; 7
    99f8:	8d 93       	st	X+, r24
    99fa:	9c 93       	st	X, r25
    99fc:	18 97       	sbiw	r26, 0x08	; 8
    99fe:	29 ed       	ldi	r18, 0xD9	; 217
    9a00:	12 96       	adiw	r26, 0x02	; 2
    9a02:	2c 93       	st	X, r18
    9a04:	12 97       	sbiw	r26, 0x02	; 2
    9a06:	88 e3       	ldi	r24, 0x38	; 56
    9a08:	93 e0       	ldi	r25, 0x03	; 3
    9a0a:	19 96       	adiw	r26, 0x09	; 9
    9a0c:	8d 93       	st	X+, r24
    9a0e:	9c 93       	st	X, r25
    9a10:	1a 97       	sbiw	r26, 0x0a	; 10
    9a12:	45 ed       	ldi	r20, 0xD5	; 213
    9a14:	54 e2       	ldi	r21, 0x24	; 36
    9a16:	47 83       	std	Z+7, r20	; 0x07
    9a18:	50 87       	std	Z+8, r21	; 0x08
    9a1a:	22 83       	std	Z+2, r18	; 0x02
    9a1c:	81 87       	std	Z+9, r24	; 0x09
    9a1e:	92 87       	std	Z+10, r25	; 0x0a
    9a20:	95 e2       	ldi	r25, 0x25	; 37
    9a22:	13 96       	adiw	r26, 0x03	; 3
    9a24:	9c 93       	st	X, r25
    9a26:	13 97       	sbiw	r26, 0x03	; 3
    9a28:	86 e0       	ldi	r24, 0x06	; 6
    9a2a:	8c 93       	st	X, r24
    9a2c:	93 83       	std	Z+3, r25	; 0x03
    9a2e:	80 83       	st	Z, r24
    9a30:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    9a34:	31 de       	rcall	.-926    	; 0x9698 <task_dac>
    9a36:	df 91       	pop	r29
    9a38:	cf 91       	pop	r28
    9a3a:	08 95       	ret

00009a3c <calc_next_frame>:
    9a3c:	8f 92       	push	r8
    9a3e:	9f 92       	push	r9
    9a40:	af 92       	push	r10
    9a42:	bf 92       	push	r11
    9a44:	cf 92       	push	r12
    9a46:	df 92       	push	r13
    9a48:	ef 92       	push	r14
    9a4a:	ff 92       	push	r15
    9a4c:	0f 93       	push	r16
    9a4e:	1f 93       	push	r17
    9a50:	cf 93       	push	r28
    9a52:	df 93       	push	r29
    9a54:	6b 01       	movw	r12, r22
    9a56:	5a 01       	movw	r10, r20
    9a58:	79 01       	movw	r14, r18
    9a5a:	48 01       	movw	r8, r16
    9a5c:	ec 01       	movw	r28, r24
    9a5e:	8c 01       	movw	r16, r24
    9a60:	00 5e       	subi	r16, 0xE0	; 224
    9a62:	1f 4f       	sbci	r17, 0xFF	; 255
    9a64:	f6 01       	movw	r30, r12
    9a66:	82 81       	ldd	r24, Z+2	; 0x02
    9a68:	93 81       	ldd	r25, Z+3	; 0x03
    9a6a:	0e 94 97 1a 	call	0x352e	; 0x352e <get_interpolated_sine>
    9a6e:	88 83       	st	Y, r24
    9a70:	99 83       	std	Y+1, r25	; 0x01
    9a72:	f7 01       	movw	r30, r14
    9a74:	82 81       	ldd	r24, Z+2	; 0x02
    9a76:	93 81       	ldd	r25, Z+3	; 0x03
    9a78:	0e 94 97 1a 	call	0x352e	; 0x352e <get_interpolated_sine>
    9a7c:	8a 83       	std	Y+2, r24	; 0x02
    9a7e:	9b 83       	std	Y+3, r25	; 0x03
    9a80:	f6 01       	movw	r30, r12
    9a82:	40 81       	ld	r20, Z
    9a84:	51 81       	ldd	r21, Z+1	; 0x01
    9a86:	62 81       	ldd	r22, Z+2	; 0x02
    9a88:	73 81       	ldd	r23, Z+3	; 0x03
    9a8a:	f5 01       	movw	r30, r10
    9a8c:	80 81       	ld	r24, Z
    9a8e:	91 81       	ldd	r25, Z+1	; 0x01
    9a90:	a2 81       	ldd	r26, Z+2	; 0x02
    9a92:	b3 81       	ldd	r27, Z+3	; 0x03
    9a94:	84 0f       	add	r24, r20
    9a96:	95 1f       	adc	r25, r21
    9a98:	a6 1f       	adc	r26, r22
    9a9a:	b7 1f       	adc	r27, r23
    9a9c:	f6 01       	movw	r30, r12
    9a9e:	80 83       	st	Z, r24
    9aa0:	91 83       	std	Z+1, r25	; 0x01
    9aa2:	a2 83       	std	Z+2, r26	; 0x02
    9aa4:	b3 83       	std	Z+3, r27	; 0x03
    9aa6:	f7 01       	movw	r30, r14
    9aa8:	40 81       	ld	r20, Z
    9aaa:	51 81       	ldd	r21, Z+1	; 0x01
    9aac:	62 81       	ldd	r22, Z+2	; 0x02
    9aae:	73 81       	ldd	r23, Z+3	; 0x03
    9ab0:	f4 01       	movw	r30, r8
    9ab2:	80 81       	ld	r24, Z
    9ab4:	91 81       	ldd	r25, Z+1	; 0x01
    9ab6:	a2 81       	ldd	r26, Z+2	; 0x02
    9ab8:	b3 81       	ldd	r27, Z+3	; 0x03
    9aba:	84 0f       	add	r24, r20
    9abc:	95 1f       	adc	r25, r21
    9abe:	a6 1f       	adc	r26, r22
    9ac0:	b7 1f       	adc	r27, r23
    9ac2:	f7 01       	movw	r30, r14
    9ac4:	80 83       	st	Z, r24
    9ac6:	91 83       	std	Z+1, r25	; 0x01
    9ac8:	a2 83       	std	Z+2, r26	; 0x02
    9aca:	b3 83       	std	Z+3, r27	; 0x03
    9acc:	24 96       	adiw	r28, 0x04	; 4
    9ace:	c0 17       	cp	r28, r16
    9ad0:	d1 07       	cpc	r29, r17
    9ad2:	41 f6       	brne	.-112    	; 0x9a64 <calc_next_frame+0x28>
    9ad4:	df 91       	pop	r29
    9ad6:	cf 91       	pop	r28
    9ad8:	1f 91       	pop	r17
    9ada:	0f 91       	pop	r16
    9adc:	ff 90       	pop	r15
    9ade:	ef 90       	pop	r14
    9ae0:	df 90       	pop	r13
    9ae2:	cf 90       	pop	r12
    9ae4:	bf 90       	pop	r11
    9ae6:	af 90       	pop	r10
    9ae8:	9f 90       	pop	r9
    9aea:	8f 90       	pop	r8
    9aec:	08 95       	ret

00009aee <dac_start>:
    9aee:	ff 92       	push	r15
    9af0:	0f 93       	push	r16
    9af2:	1f 93       	push	r17
    9af4:	cf 93       	push	r28
    9af6:	df 93       	push	r29
    9af8:	00 d0       	rcall	.+0      	; 0x9afa <dac_start+0xc>
    9afa:	1f 92       	push	r1
    9afc:	cd b7       	in	r28, 0x3d	; 61
    9afe:	de b7       	in	r29, 0x3e	; 62
    9b00:	80 e2       	ldi	r24, 0x20	; 32
    9b02:	93 e0       	ldi	r25, 0x03	; 3
    9b04:	0e 94 e0 36 	call	0x6dc0	; 0x6dc0 <dac_enable>
    9b08:	0e 94 d3 18 	call	0x31a6	; 0x31a6 <dma_enable>
    9b0c:	69 e0       	ldi	r22, 0x09	; 9
    9b0e:	7e e4       	ldi	r23, 0x4E	; 78
    9b10:	80 e0       	ldi	r24, 0x00	; 0
    9b12:	0e 94 13 19 	call	0x3226	; 0x3226 <dma_set_callback>
    9b16:	ec e0       	ldi	r30, 0x0C	; 12
    9b18:	f5 e2       	ldi	r31, 0x25	; 37
    9b1a:	81 81       	ldd	r24, Z+1	; 0x01
    9b1c:	80 7f       	andi	r24, 0xF0	; 240
    9b1e:	8a 60       	ori	r24, 0x0A	; 10
    9b20:	81 83       	std	Z+1, r24	; 0x01
    9b22:	66 ee       	ldi	r22, 0xE6	; 230
    9b24:	7d e4       	ldi	r23, 0x4D	; 77
    9b26:	81 e0       	ldi	r24, 0x01	; 1
    9b28:	0e 94 13 19 	call	0x3226	; 0x3226 <dma_set_callback>
    9b2c:	e1 e0       	ldi	r30, 0x01	; 1
    9b2e:	f5 e2       	ldi	r31, 0x25	; 37
    9b30:	81 81       	ldd	r24, Z+1	; 0x01
    9b32:	80 7f       	andi	r24, 0xF0	; 240
    9b34:	8a 60       	ori	r24, 0x0A	; 10
    9b36:	81 83       	std	Z+1, r24	; 0x01
    9b38:	8f b7       	in	r24, 0x3f	; 63
    9b3a:	8a 83       	std	Y+2, r24	; 0x02
    9b3c:	f8 94       	cli
    9b3e:	9a 81       	ldd	r25, Y+2	; 0x02
    9b40:	e0 e0       	ldi	r30, 0x00	; 0
    9b42:	f1 e0       	ldi	r31, 0x01	; 1
    9b44:	80 81       	ld	r24, Z
    9b46:	8c 7f       	andi	r24, 0xFC	; 252
    9b48:	82 60       	ori	r24, 0x02	; 2
    9b4a:	80 83       	st	Z, r24
    9b4c:	9f bf       	out	0x3f, r25	; 63
    9b4e:	8f b7       	in	r24, 0x3f	; 63
    9b50:	89 83       	std	Y+1, r24	; 0x01
    9b52:	f8 94       	cli
    9b54:	99 81       	ldd	r25, Y+1	; 0x01
    9b56:	80 81       	ld	r24, Z
    9b58:	83 7f       	andi	r24, 0xF3	; 243
    9b5a:	84 60       	ori	r24, 0x04	; 4
    9b5c:	80 83       	st	Z, r24
    9b5e:	9f bf       	out	0x3f, r25	; 63
    9b60:	6c e0       	ldi	r22, 0x0C	; 12
    9b62:	75 e2       	ldi	r23, 0x25	; 37
    9b64:	80 e0       	ldi	r24, 0x00	; 0
    9b66:	0e 94 bc 19 	call	0x3378	; 0x3378 <dma_channel_write_config>
    9b6a:	61 e0       	ldi	r22, 0x01	; 1
    9b6c:	75 e2       	ldi	r23, 0x25	; 37
    9b6e:	81 e0       	ldi	r24, 0x01	; 1
    9b70:	0e 94 bc 19 	call	0x3378	; 0x3378 <dma_channel_write_config>
    9b74:	8f b7       	in	r24, 0x3f	; 63
    9b76:	8b 83       	std	Y+3, r24	; 0x03
    9b78:	f8 94       	cli
    9b7a:	fb 80       	ldd	r15, Y+3	; 0x03
    9b7c:	05 ef       	ldi	r16, 0xF5	; 245
    9b7e:	14 e2       	ldi	r17, 0x24	; 36
    9b80:	28 e0       	ldi	r18, 0x08	; 8
    9b82:	30 e2       	ldi	r19, 0x20	; 32
    9b84:	4d ef       	ldi	r20, 0xFD	; 253
    9b86:	54 e2       	ldi	r21, 0x24	; 36
    9b88:	69 ef       	ldi	r22, 0xF9	; 249
    9b8a:	74 e2       	ldi	r23, 0x24	; 36
    9b8c:	85 eb       	ldi	r24, 0xB5	; 181
    9b8e:	94 e2       	ldi	r25, 0x24	; 36
    9b90:	55 df       	rcall	.-342    	; 0x9a3c <calc_next_frame>
    9b92:	28 e0       	ldi	r18, 0x08	; 8
    9b94:	30 e2       	ldi	r19, 0x20	; 32
    9b96:	4d ef       	ldi	r20, 0xFD	; 253
    9b98:	54 e2       	ldi	r21, 0x24	; 36
    9b9a:	69 ef       	ldi	r22, 0xF9	; 249
    9b9c:	74 e2       	ldi	r23, 0x24	; 36
    9b9e:	85 ed       	ldi	r24, 0xD5	; 213
    9ba0:	94 e2       	ldi	r25, 0x24	; 36
    9ba2:	4c df       	rcall	.-360    	; 0x9a3c <calc_next_frame>
    9ba4:	8f b7       	in	r24, 0x3f	; 63
    9ba6:	8c 83       	std	Y+4, r24	; 0x04
    9ba8:	f8 94       	cli
    9baa:	9c 81       	ldd	r25, Y+4	; 0x04
    9bac:	e0 e1       	ldi	r30, 0x10	; 16
    9bae:	f1 e0       	ldi	r31, 0x01	; 1
    9bb0:	80 81       	ld	r24, Z
    9bb2:	80 68       	ori	r24, 0x80	; 128
    9bb4:	80 83       	st	Z, r24
    9bb6:	9f bf       	out	0x3f, r25	; 63
    9bb8:	ff be       	out	0x3f, r15	; 63
    9bba:	24 96       	adiw	r28, 0x04	; 4
    9bbc:	cd bf       	out	0x3d, r28	; 61
    9bbe:	de bf       	out	0x3e, r29	; 62
    9bc0:	df 91       	pop	r29
    9bc2:	cf 91       	pop	r28
    9bc4:	1f 91       	pop	r17
    9bc6:	0f 91       	pop	r16
    9bc8:	ff 90       	pop	r15
    9bca:	08 95       	ret

00009bcc <isr_dma_dac_ch0_B>:
    9bcc:	0f 93       	push	r16
    9bce:	1f 93       	push	r17
    9bd0:	cf 93       	push	r28
    9bd2:	df 93       	push	r29
    9bd4:	1f 92       	push	r1
    9bd6:	cd b7       	in	r28, 0x3d	; 61
    9bd8:	de b7       	in	r29, 0x3e	; 62
    9bda:	8f b7       	in	r24, 0x3f	; 63
    9bdc:	89 83       	std	Y+1, r24	; 0x01
    9bde:	f8 94       	cli
    9be0:	99 81       	ldd	r25, Y+1	; 0x01
    9be2:	e0 e1       	ldi	r30, 0x10	; 16
    9be4:	f1 e0       	ldi	r31, 0x01	; 1
    9be6:	80 81       	ld	r24, Z
    9be8:	80 68       	ori	r24, 0x80	; 128
    9bea:	80 83       	st	Z, r24
    9bec:	9f bf       	out	0x3f, r25	; 63
    9bee:	78 94       	sei
    9bf0:	05 ef       	ldi	r16, 0xF5	; 245
    9bf2:	14 e2       	ldi	r17, 0x24	; 36
    9bf4:	28 e0       	ldi	r18, 0x08	; 8
    9bf6:	30 e2       	ldi	r19, 0x20	; 32
    9bf8:	4d ef       	ldi	r20, 0xFD	; 253
    9bfa:	54 e2       	ldi	r21, 0x24	; 36
    9bfc:	69 ef       	ldi	r22, 0xF9	; 249
    9bfe:	74 e2       	ldi	r23, 0x24	; 36
    9c00:	85 ed       	ldi	r24, 0xD5	; 213
    9c02:	94 e2       	ldi	r25, 0x24	; 36
    9c04:	1b df       	rcall	.-458    	; 0x9a3c <calc_next_frame>
    9c06:	0f 90       	pop	r0
    9c08:	df 91       	pop	r29
    9c0a:	cf 91       	pop	r28
    9c0c:	1f 91       	pop	r17
    9c0e:	0f 91       	pop	r16
    9c10:	08 95       	ret

00009c12 <isr_dma_dac_ch0_A>:
    9c12:	0f 93       	push	r16
    9c14:	1f 93       	push	r17
    9c16:	cf 93       	push	r28
    9c18:	df 93       	push	r29
    9c1a:	1f 92       	push	r1
    9c1c:	cd b7       	in	r28, 0x3d	; 61
    9c1e:	de b7       	in	r29, 0x3e	; 62
    9c20:	8f b7       	in	r24, 0x3f	; 63
    9c22:	89 83       	std	Y+1, r24	; 0x01
    9c24:	f8 94       	cli
    9c26:	99 81       	ldd	r25, Y+1	; 0x01
    9c28:	e0 e2       	ldi	r30, 0x20	; 32
    9c2a:	f1 e0       	ldi	r31, 0x01	; 1
    9c2c:	80 81       	ld	r24, Z
    9c2e:	80 68       	ori	r24, 0x80	; 128
    9c30:	80 83       	st	Z, r24
    9c32:	9f bf       	out	0x3f, r25	; 63
    9c34:	78 94       	sei
    9c36:	05 ef       	ldi	r16, 0xF5	; 245
    9c38:	14 e2       	ldi	r17, 0x24	; 36
    9c3a:	28 e0       	ldi	r18, 0x08	; 8
    9c3c:	30 e2       	ldi	r19, 0x20	; 32
    9c3e:	4d ef       	ldi	r20, 0xFD	; 253
    9c40:	54 e2       	ldi	r21, 0x24	; 36
    9c42:	69 ef       	ldi	r22, 0xF9	; 249
    9c44:	74 e2       	ldi	r23, 0x24	; 36
    9c46:	85 eb       	ldi	r24, 0xB5	; 181
    9c48:	94 e2       	ldi	r25, 0x24	; 36
    9c4a:	f8 de       	rcall	.-528    	; 0x9a3c <calc_next_frame>
    9c4c:	0f 90       	pop	r0
    9c4e:	df 91       	pop	r29
    9c50:	cf 91       	pop	r28
    9c52:	1f 91       	pop	r17
    9c54:	0f 91       	pop	r16
    9c56:	08 95       	ret

00009c58 <isr_tcc0_ovfl>:
    9c58:	cf 92       	push	r12
    9c5a:	df 92       	push	r13
    9c5c:	ef 92       	push	r14
    9c5e:	ff 92       	push	r15
    9c60:	0f 93       	push	r16
    9c62:	1f 93       	push	r17
    9c64:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    9c68:	21 e0       	ldi	r18, 0x01	; 1
    9c6a:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    9c6e:	20 91 50 26 	lds	r18, 0x2650	; 0x802650 <g_workmode>
    9c72:	22 30       	cpi	r18, 0x02	; 2
    9c74:	09 f0       	breq	.+2      	; 0x9c78 <isr_tcc0_ovfl+0x20>
    9c76:	4a c0       	rjmp	.+148    	; 0x9d0c <isr_tcc0_ovfl+0xb4>
    9c78:	00 91 a9 24 	lds	r16, 0x24A9	; 0x8024a9 <last_10ms.7500>
    9c7c:	10 91 aa 24 	lds	r17, 0x24AA	; 0x8024aa <last_10ms.7500+0x1>
    9c80:	20 91 ab 24 	lds	r18, 0x24AB	; 0x8024ab <last_10ms.7500+0x2>
    9c84:	30 91 ac 24 	lds	r19, 0x24AC	; 0x8024ac <last_10ms.7500+0x3>
    9c88:	6b 01       	movw	r12, r22
    9c8a:	7c 01       	movw	r14, r24
    9c8c:	c0 1a       	sub	r12, r16
    9c8e:	d1 0a       	sbc	r13, r17
    9c90:	e2 0a       	sbc	r14, r18
    9c92:	f3 0a       	sbc	r15, r19
    9c94:	4a e0       	ldi	r20, 0x0A	; 10
    9c96:	c4 16       	cp	r12, r20
    9c98:	d1 04       	cpc	r13, r1
    9c9a:	e1 04       	cpc	r14, r1
    9c9c:	f1 04       	cpc	r15, r1
    9c9e:	28 f4       	brcc	.+10     	; 0x9caa <isr_tcc0_ovfl+0x52>
    9ca0:	60 17       	cp	r22, r16
    9ca2:	71 07       	cpc	r23, r17
    9ca4:	82 07       	cpc	r24, r18
    9ca6:	93 07       	cpc	r25, r19
    9ca8:	58 f4       	brcc	.+22     	; 0x9cc0 <isr_tcc0_ovfl+0x68>
    9caa:	60 93 a9 24 	sts	0x24A9, r22	; 0x8024a9 <last_10ms.7500>
    9cae:	70 93 aa 24 	sts	0x24AA, r23	; 0x8024aa <last_10ms.7500+0x1>
    9cb2:	80 93 ab 24 	sts	0x24AB, r24	; 0x8024ab <last_10ms.7500+0x2>
    9cb6:	90 93 ac 24 	sts	0x24AC, r25	; 0x8024ac <last_10ms.7500+0x3>
    9cba:	0e 94 c8 25 	call	0x4b90	; 0x4b90 <isr_10ms_twi1_onboard>
    9cbe:	26 c0       	rjmp	.+76     	; 0x9d0c <isr_tcc0_ovfl+0xb4>
    9cc0:	00 91 a5 24 	lds	r16, 0x24A5	; 0x8024a5 <last_500ms.7501>
    9cc4:	10 91 a6 24 	lds	r17, 0x24A6	; 0x8024a6 <last_500ms.7501+0x1>
    9cc8:	20 91 a7 24 	lds	r18, 0x24A7	; 0x8024a7 <last_500ms.7501+0x2>
    9ccc:	30 91 a8 24 	lds	r19, 0x24A8	; 0x8024a8 <last_500ms.7501+0x3>
    9cd0:	6b 01       	movw	r12, r22
    9cd2:	7c 01       	movw	r14, r24
    9cd4:	c0 1a       	sub	r12, r16
    9cd6:	d1 0a       	sbc	r13, r17
    9cd8:	e2 0a       	sbc	r14, r18
    9cda:	f3 0a       	sbc	r15, r19
    9cdc:	c1 14       	cp	r12, r1
    9cde:	42 e0       	ldi	r20, 0x02	; 2
    9ce0:	d4 06       	cpc	r13, r20
    9ce2:	e1 04       	cpc	r14, r1
    9ce4:	f1 04       	cpc	r15, r1
    9ce6:	28 f4       	brcc	.+10     	; 0x9cf2 <isr_tcc0_ovfl+0x9a>
    9ce8:	60 17       	cp	r22, r16
    9cea:	71 07       	cpc	r23, r17
    9cec:	82 07       	cpc	r24, r18
    9cee:	93 07       	cpc	r25, r19
    9cf0:	58 f4       	brcc	.+22     	; 0x9d08 <isr_tcc0_ovfl+0xb0>
    9cf2:	60 93 a5 24 	sts	0x24A5, r22	; 0x8024a5 <last_500ms.7501>
    9cf6:	70 93 a6 24 	sts	0x24A6, r23	; 0x8024a6 <last_500ms.7501+0x1>
    9cfa:	80 93 a7 24 	sts	0x24A7, r24	; 0x8024a7 <last_500ms.7501+0x2>
    9cfe:	90 93 a8 24 	sts	0x24A8, r25	; 0x8024a8 <last_500ms.7501+0x3>
    9d02:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <isr_500ms_twi1_onboard>
    9d06:	02 c0       	rjmp	.+4      	; 0x9d0c <isr_tcc0_ovfl+0xb4>
    9d08:	0e 94 0d 27 	call	0x4e1a	; 0x4e1a <isr_sparetime_twi1_onboard>
    9d0c:	1f 91       	pop	r17
    9d0e:	0f 91       	pop	r16
    9d10:	ff 90       	pop	r15
    9d12:	ef 90       	pop	r14
    9d14:	df 90       	pop	r13
    9d16:	cf 90       	pop	r12
    9d18:	08 95       	ret

00009d1a <adc_init>:
    9d1a:	8f 92       	push	r8
    9d1c:	9f 92       	push	r9
    9d1e:	af 92       	push	r10
    9d20:	bf 92       	push	r11
    9d22:	cf 92       	push	r12
    9d24:	df 92       	push	r13
    9d26:	ef 92       	push	r14
    9d28:	ff 92       	push	r15
    9d2a:	0f 93       	push	r16
    9d2c:	1f 93       	push	r17
    9d2e:	cf 93       	push	r28
    9d30:	df 93       	push	r29
    9d32:	e0 e1       	ldi	r30, 0x10	; 16
    9d34:	f6 e0       	ldi	r31, 0x06	; 6
    9d36:	80 81       	ld	r24, Z
    9d38:	87 60       	ori	r24, 0x07	; 7
    9d3a:	80 83       	st	Z, r24
    9d3c:	e1 e1       	ldi	r30, 0x11	; 17
    9d3e:	f6 e0       	ldi	r31, 0x06	; 6
    9d40:	80 81       	ld	r24, Z
    9d42:	87 60       	ori	r24, 0x07	; 7
    9d44:	80 83       	st	Z, r24
    9d46:	e2 e1       	ldi	r30, 0x12	; 18
    9d48:	f6 e0       	ldi	r31, 0x06	; 6
    9d4a:	80 81       	ld	r24, Z
    9d4c:	87 60       	ori	r24, 0x07	; 7
    9d4e:	80 83       	st	Z, r24
    9d50:	e3 e1       	ldi	r30, 0x13	; 19
    9d52:	f6 e0       	ldi	r31, 0x06	; 6
    9d54:	80 81       	ld	r24, Z
    9d56:	87 60       	ori	r24, 0x07	; 7
    9d58:	80 83       	st	Z, r24
    9d5a:	e4 e1       	ldi	r30, 0x14	; 20
    9d5c:	f6 e0       	ldi	r31, 0x06	; 6
    9d5e:	80 81       	ld	r24, Z
    9d60:	87 60       	ori	r24, 0x07	; 7
    9d62:	80 83       	st	Z, r24
    9d64:	e5 e1       	ldi	r30, 0x15	; 21
    9d66:	f6 e0       	ldi	r31, 0x06	; 6
    9d68:	80 81       	ld	r24, Z
    9d6a:	87 60       	ori	r24, 0x07	; 7
    9d6c:	80 83       	st	Z, r24
    9d6e:	e2 e3       	ldi	r30, 0x32	; 50
    9d70:	f6 e0       	ldi	r31, 0x06	; 6
    9d72:	80 81       	ld	r24, Z
    9d74:	87 60       	ori	r24, 0x07	; 7
    9d76:	80 83       	st	Z, r24
    9d78:	e3 e3       	ldi	r30, 0x33	; 51
    9d7a:	f6 e0       	ldi	r31, 0x06	; 6
    9d7c:	80 81       	ld	r24, Z
    9d7e:	87 60       	ori	r24, 0x07	; 7
    9d80:	80 83       	st	Z, r24
    9d82:	6a ed       	ldi	r22, 0xDA	; 218
    9d84:	75 e2       	ldi	r23, 0x25	; 37
    9d86:	80 e0       	ldi	r24, 0x00	; 0
    9d88:	92 e0       	ldi	r25, 0x02	; 2
    9d8a:	0e 94 f2 35 	call	0x6be4	; 0x6be4 <adc_read_configuration>
    9d8e:	46 ed       	ldi	r20, 0xD6	; 214
    9d90:	55 e2       	ldi	r21, 0x25	; 37
    9d92:	61 e0       	ldi	r22, 0x01	; 1
    9d94:	80 e0       	ldi	r24, 0x00	; 0
    9d96:	92 e0       	ldi	r25, 0x02	; 2
    9d98:	0e 94 76 36 	call	0x6cec	; 0x6cec <adcch_read_configuration>
    9d9c:	42 ed       	ldi	r20, 0xD2	; 210
    9d9e:	55 e2       	ldi	r21, 0x25	; 37
    9da0:	62 e0       	ldi	r22, 0x02	; 2
    9da2:	80 e0       	ldi	r24, 0x00	; 0
    9da4:	92 e0       	ldi	r25, 0x02	; 2
    9da6:	0e 94 76 36 	call	0x6cec	; 0x6cec <adcch_read_configuration>
    9daa:	4e ec       	ldi	r20, 0xCE	; 206
    9dac:	55 e2       	ldi	r21, 0x25	; 37
    9dae:	64 e0       	ldi	r22, 0x04	; 4
    9db0:	80 e0       	ldi	r24, 0x00	; 0
    9db2:	92 e0       	ldi	r25, 0x02	; 2
    9db4:	0e 94 76 36 	call	0x6cec	; 0x6cec <adcch_read_configuration>
    9db8:	4a ec       	ldi	r20, 0xCA	; 202
    9dba:	55 e2       	ldi	r21, 0x25	; 37
    9dbc:	68 e0       	ldi	r22, 0x08	; 8
    9dbe:	80 e0       	ldi	r24, 0x00	; 0
    9dc0:	92 e0       	ldi	r25, 0x02	; 2
    9dc2:	0e 94 76 36 	call	0x6cec	; 0x6cec <adcch_read_configuration>
    9dc6:	63 ec       	ldi	r22, 0xC3	; 195
    9dc8:	75 e2       	ldi	r23, 0x25	; 37
    9dca:	80 e4       	ldi	r24, 0x40	; 64
    9dcc:	92 e0       	ldi	r25, 0x02	; 2
    9dce:	0e 94 f2 35 	call	0x6be4	; 0x6be4 <adc_read_configuration>
    9dd2:	4f eb       	ldi	r20, 0xBF	; 191
    9dd4:	55 e2       	ldi	r21, 0x25	; 37
    9dd6:	61 e0       	ldi	r22, 0x01	; 1
    9dd8:	80 e4       	ldi	r24, 0x40	; 64
    9dda:	92 e0       	ldi	r25, 0x02	; 2
    9ddc:	0e 94 76 36 	call	0x6cec	; 0x6cec <adcch_read_configuration>
    9de0:	aa ed       	ldi	r26, 0xDA	; 218
    9de2:	b5 e2       	ldi	r27, 0x25	; 37
    9de4:	83 e0       	ldi	r24, 0x03	; 3
    9de6:	14 96       	adiw	r26, 0x04	; 4
    9de8:	8c 93       	st	X, r24
    9dea:	14 97       	sbiw	r26, 0x04	; 4
    9dec:	e3 ec       	ldi	r30, 0xC3	; 195
    9dee:	f5 e2       	ldi	r31, 0x25	; 37
    9df0:	87 e0       	ldi	r24, 0x07	; 7
    9df2:	84 83       	std	Z+4, r24	; 0x04
    9df4:	12 96       	adiw	r26, 0x02	; 2
    9df6:	3c 91       	ld	r19, X
    9df8:	12 97       	sbiw	r26, 0x02	; 2
    9dfa:	22 81       	ldd	r18, Z+2	; 0x02
    9dfc:	11 96       	adiw	r26, 0x01	; 1
    9dfe:	9c 91       	ld	r25, X
    9e00:	11 97       	sbiw	r26, 0x01	; 1
    9e02:	81 81       	ldd	r24, Z+1	; 0x01
    9e04:	0f 2e       	mov	r0, r31
    9e06:	f6 ed       	ldi	r31, 0xD6	; 214
    9e08:	8f 2e       	mov	r8, r31
    9e0a:	f5 e2       	ldi	r31, 0x25	; 37
    9e0c:	9f 2e       	mov	r9, r31
    9e0e:	f0 2d       	mov	r31, r0
    9e10:	41 e0       	ldi	r20, 0x01	; 1
    9e12:	e4 01       	movw	r28, r8
    9e14:	48 83       	st	Y, r20
    9e16:	58 e0       	ldi	r21, 0x08	; 8
    9e18:	59 83       	std	Y+1, r21	; 0x01
    9e1a:	0f 2e       	mov	r0, r31
    9e1c:	f2 ed       	ldi	r31, 0xD2	; 210
    9e1e:	af 2e       	mov	r10, r31
    9e20:	f5 e2       	ldi	r31, 0x25	; 37
    9e22:	bf 2e       	mov	r11, r31
    9e24:	f0 2d       	mov	r31, r0
    9e26:	e5 01       	movw	r28, r10
    9e28:	48 83       	st	Y, r20
    9e2a:	60 e2       	ldi	r22, 0x20	; 32
    9e2c:	69 83       	std	Y+1, r22	; 0x01
    9e2e:	0f 2e       	mov	r0, r31
    9e30:	fe ec       	ldi	r31, 0xCE	; 206
    9e32:	cf 2e       	mov	r12, r31
    9e34:	f5 e2       	ldi	r31, 0x25	; 37
    9e36:	df 2e       	mov	r13, r31
    9e38:	f0 2d       	mov	r31, r0
    9e3a:	e6 01       	movw	r28, r12
    9e3c:	48 83       	st	Y, r20
    9e3e:	68 e2       	ldi	r22, 0x28	; 40
    9e40:	69 83       	std	Y+1, r22	; 0x01
    9e42:	0f 2e       	mov	r0, r31
    9e44:	fa ec       	ldi	r31, 0xCA	; 202
    9e46:	ef 2e       	mov	r14, r31
    9e48:	f5 e2       	ldi	r31, 0x25	; 37
    9e4a:	ff 2e       	mov	r15, r31
    9e4c:	f0 2d       	mov	r31, r0
    9e4e:	e7 01       	movw	r28, r14
    9e50:	18 82       	st	Y, r1
    9e52:	59 83       	std	Y+1, r21	; 0x01
    9e54:	0f eb       	ldi	r16, 0xBF	; 191
    9e56:	15 e2       	ldi	r17, 0x25	; 37
    9e58:	e8 01       	movw	r28, r16
    9e5a:	18 82       	st	Y, r1
    9e5c:	19 82       	std	Y+1, r1	; 0x01
    9e5e:	3e 78       	andi	r19, 0x8E	; 142
    9e60:	32 62       	ori	r19, 0x22	; 34
    9e62:	12 96       	adiw	r26, 0x02	; 2
    9e64:	3c 93       	st	X, r19
    9e66:	12 97       	sbiw	r26, 0x02	; 2
    9e68:	2f 78       	andi	r18, 0x8F	; 143
    9e6a:	23 60       	ori	r18, 0x03	; 3
    9e6c:	22 83       	std	Z+2, r18	; 0x02
    9e6e:	22 e0       	ldi	r18, 0x02	; 2
    9e70:	e4 01       	movw	r28, r8
    9e72:	2b 83       	std	Y+3, r18	; 0x03
    9e74:	91 70       	andi	r25, 0x01	; 1
    9e76:	90 64       	ori	r25, 0x40	; 64
    9e78:	11 96       	adiw	r26, 0x01	; 1
    9e7a:	9c 93       	st	X, r25
    9e7c:	11 97       	sbiw	r26, 0x01	; 1
    9e7e:	9c e0       	ldi	r25, 0x0C	; 12
    9e80:	13 96       	adiw	r26, 0x03	; 3
    9e82:	9c 93       	st	X, r25
    9e84:	81 70       	andi	r24, 0x01	; 1
    9e86:	80 66       	ori	r24, 0x60	; 96
    9e88:	81 83       	std	Z+1, r24	; 0x01
    9e8a:	43 83       	std	Z+3, r20	; 0x03
    9e8c:	68 e9       	ldi	r22, 0x98	; 152
    9e8e:	79 e4       	ldi	r23, 0x49	; 73
    9e90:	80 e0       	ldi	r24, 0x00	; 0
    9e92:	92 e0       	ldi	r25, 0x02	; 2
    9e94:	0e 94 46 33 	call	0x668c	; 0x668c <adc_set_callback>
    9e98:	6e e0       	ldi	r22, 0x0E	; 14
    9e9a:	7b e4       	ldi	r23, 0x4B	; 75
    9e9c:	80 e4       	ldi	r24, 0x40	; 64
    9e9e:	92 e0       	ldi	r25, 0x02	; 2
    9ea0:	0e 94 46 33 	call	0x668c	; 0x668c <adc_set_callback>
    9ea4:	f5 01       	movw	r30, r10
    9ea6:	32 81       	ldd	r19, Z+2	; 0x02
    9ea8:	e6 01       	movw	r28, r12
    9eaa:	2a 81       	ldd	r18, Y+2	; 0x02
    9eac:	f7 01       	movw	r30, r14
    9eae:	92 81       	ldd	r25, Z+2	; 0x02
    9eb0:	e8 01       	movw	r28, r16
    9eb2:	8a 81       	ldd	r24, Y+2	; 0x02
    9eb4:	f4 01       	movw	r30, r8
    9eb6:	42 81       	ldd	r20, Z+2	; 0x02
    9eb8:	40 7f       	andi	r20, 0xF0	; 240
    9eba:	41 60       	ori	r20, 0x01	; 1
    9ebc:	42 83       	std	Z+2, r20	; 0x02
    9ebe:	30 7f       	andi	r19, 0xF0	; 240
    9ec0:	31 60       	ori	r19, 0x01	; 1
    9ec2:	e5 01       	movw	r28, r10
    9ec4:	3a 83       	std	Y+2, r19	; 0x02
    9ec6:	20 7f       	andi	r18, 0xF0	; 240
    9ec8:	21 60       	ori	r18, 0x01	; 1
    9eca:	f6 01       	movw	r30, r12
    9ecc:	22 83       	std	Z+2, r18	; 0x02
    9ece:	90 7f       	andi	r25, 0xF0	; 240
    9ed0:	91 60       	ori	r25, 0x01	; 1
    9ed2:	e7 01       	movw	r28, r14
    9ed4:	9a 83       	std	Y+2, r25	; 0x02
    9ed6:	80 7f       	andi	r24, 0xF0	; 240
    9ed8:	81 60       	ori	r24, 0x01	; 1
    9eda:	f8 01       	movw	r30, r16
    9edc:	82 83       	std	Z+2, r24	; 0x02
    9ede:	6a ed       	ldi	r22, 0xDA	; 218
    9ee0:	75 e2       	ldi	r23, 0x25	; 37
    9ee2:	80 e0       	ldi	r24, 0x00	; 0
    9ee4:	92 e0       	ldi	r25, 0x02	; 2
    9ee6:	0e 94 88 35 	call	0x6b10	; 0x6b10 <adc_write_configuration>
    9eea:	a4 01       	movw	r20, r8
    9eec:	61 e0       	ldi	r22, 0x01	; 1
    9eee:	80 e0       	ldi	r24, 0x00	; 0
    9ef0:	92 e0       	ldi	r25, 0x02	; 2
    9ef2:	0e 94 2b 36 	call	0x6c56	; 0x6c56 <adcch_write_configuration>
    9ef6:	a5 01       	movw	r20, r10
    9ef8:	62 e0       	ldi	r22, 0x02	; 2
    9efa:	80 e0       	ldi	r24, 0x00	; 0
    9efc:	92 e0       	ldi	r25, 0x02	; 2
    9efe:	0e 94 2b 36 	call	0x6c56	; 0x6c56 <adcch_write_configuration>
    9f02:	a6 01       	movw	r20, r12
    9f04:	64 e0       	ldi	r22, 0x04	; 4
    9f06:	80 e0       	ldi	r24, 0x00	; 0
    9f08:	92 e0       	ldi	r25, 0x02	; 2
    9f0a:	0e 94 2b 36 	call	0x6c56	; 0x6c56 <adcch_write_configuration>
    9f0e:	a7 01       	movw	r20, r14
    9f10:	68 e0       	ldi	r22, 0x08	; 8
    9f12:	80 e0       	ldi	r24, 0x00	; 0
    9f14:	92 e0       	ldi	r25, 0x02	; 2
    9f16:	0e 94 2b 36 	call	0x6c56	; 0x6c56 <adcch_write_configuration>
    9f1a:	63 ec       	ldi	r22, 0xC3	; 195
    9f1c:	75 e2       	ldi	r23, 0x25	; 37
    9f1e:	80 e4       	ldi	r24, 0x40	; 64
    9f20:	92 e0       	ldi	r25, 0x02	; 2
    9f22:	0e 94 88 35 	call	0x6b10	; 0x6b10 <adc_write_configuration>
    9f26:	a8 01       	movw	r20, r16
    9f28:	61 e0       	ldi	r22, 0x01	; 1
    9f2a:	80 e4       	ldi	r24, 0x40	; 64
    9f2c:	92 e0       	ldi	r25, 0x02	; 2
    9f2e:	0e 94 2b 36 	call	0x6c56	; 0x6c56 <adcch_write_configuration>
    9f32:	61 e2       	ldi	r22, 0x21	; 33
    9f34:	70 e0       	ldi	r23, 0x00	; 0
    9f36:	82 e0       	ldi	r24, 0x02	; 2
    9f38:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    9f3c:	c8 2f       	mov	r28, r24
    9f3e:	d0 e0       	ldi	r29, 0x00	; 0
    9f40:	dc 2f       	mov	r29, r28
    9f42:	cc 27       	eor	r28, r28
    9f44:	60 e2       	ldi	r22, 0x20	; 32
    9f46:	70 e0       	ldi	r23, 0x00	; 0
    9f48:	82 e0       	ldi	r24, 0x02	; 2
    9f4a:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    9f4e:	c8 2b       	or	r28, r24
    9f50:	c0 93 0c 02 	sts	0x020C, r28	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    9f54:	d0 93 0d 02 	sts	0x020D, r29	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    9f58:	65 e2       	ldi	r22, 0x25	; 37
    9f5a:	70 e0       	ldi	r23, 0x00	; 0
    9f5c:	82 e0       	ldi	r24, 0x02	; 2
    9f5e:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    9f62:	c8 2f       	mov	r28, r24
    9f64:	d0 e0       	ldi	r29, 0x00	; 0
    9f66:	dc 2f       	mov	r29, r28
    9f68:	cc 27       	eor	r28, r28
    9f6a:	64 e2       	ldi	r22, 0x24	; 36
    9f6c:	70 e0       	ldi	r23, 0x00	; 0
    9f6e:	82 e0       	ldi	r24, 0x02	; 2
    9f70:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
    9f74:	c8 2b       	or	r28, r24
    9f76:	c0 93 4c 02 	sts	0x024C, r28	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    9f7a:	d0 93 4d 02 	sts	0x024D, r29	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    9f7e:	df 91       	pop	r29
    9f80:	cf 91       	pop	r28
    9f82:	1f 91       	pop	r17
    9f84:	0f 91       	pop	r16
    9f86:	ff 90       	pop	r15
    9f88:	ef 90       	pop	r14
    9f8a:	df 90       	pop	r13
    9f8c:	cf 90       	pop	r12
    9f8e:	bf 90       	pop	r11
    9f90:	af 90       	pop	r10
    9f92:	9f 90       	pop	r9
    9f94:	8f 90       	pop	r8
    9f96:	08 95       	ret

00009f98 <adc_app_enable>:
    9f98:	1f 93       	push	r17
    9f9a:	cf 93       	push	r28
    9f9c:	df 93       	push	r29
    9f9e:	1f 92       	push	r1
    9fa0:	1f 92       	push	r1
    9fa2:	cd b7       	in	r28, 0x3d	; 61
    9fa4:	de b7       	in	r29, 0x3e	; 62
    9fa6:	9f b7       	in	r25, 0x3f	; 63
    9fa8:	9a 83       	std	Y+2, r25	; 0x02
    9faa:	f8 94       	cli
    9fac:	2a 81       	ldd	r18, Y+2	; 0x02
    9fae:	90 91 5c 20 	lds	r25, 0x205C	; 0x80205c <g_adc_enabled>
    9fb2:	2f bf       	out	0x3f, r18	; 63
    9fb4:	98 17       	cp	r25, r24
    9fb6:	09 f1       	breq	.+66     	; 0x9ffa <adc_app_enable+0x62>
    9fb8:	18 2f       	mov	r17, r24
    9fba:	88 23       	and	r24, r24
    9fbc:	61 f0       	breq	.+24     	; 0x9fd6 <adc_app_enable+0x3e>
    9fbe:	6e dc       	rcall	.-1828   	; 0x989c <tc_init>
    9fc0:	ac de       	rcall	.-680    	; 0x9d1a <adc_init>
    9fc2:	af dc       	rcall	.-1698   	; 0x9922 <tc_start>
    9fc4:	80 e0       	ldi	r24, 0x00	; 0
    9fc6:	92 e0       	ldi	r25, 0x02	; 2
    9fc8:	0e 94 a6 33 	call	0x674c	; 0x674c <adc_enable>
    9fcc:	80 e4       	ldi	r24, 0x40	; 64
    9fce:	92 e0       	ldi	r25, 0x02	; 2
    9fd0:	0e 94 a6 33 	call	0x674c	; 0x674c <adc_enable>
    9fd4:	08 c0       	rjmp	.+16     	; 0x9fe6 <adc_app_enable+0x4e>
    9fd6:	80 e0       	ldi	r24, 0x00	; 0
    9fd8:	92 e0       	ldi	r25, 0x02	; 2
    9fda:	0e 94 d2 33 	call	0x67a4	; 0x67a4 <adc_disable>
    9fde:	80 e4       	ldi	r24, 0x40	; 64
    9fe0:	92 e0       	ldi	r25, 0x02	; 2
    9fe2:	0e 94 d2 33 	call	0x67a4	; 0x67a4 <adc_disable>
    9fe6:	8f b7       	in	r24, 0x3f	; 63
    9fe8:	89 83       	std	Y+1, r24	; 0x01
    9fea:	f8 94       	cli
    9fec:	89 81       	ldd	r24, Y+1	; 0x01
    9fee:	10 93 5c 20 	sts	0x205C, r17	; 0x80205c <g_adc_enabled>
    9ff2:	91 e0       	ldi	r25, 0x01	; 1
    9ff4:	90 93 e1 25 	sts	0x25E1, r25	; 0x8025e1 <g_twi2_lcd_repaint>
    9ff8:	8f bf       	out	0x3f, r24	; 63
    9ffa:	0f 90       	pop	r0
    9ffc:	0f 90       	pop	r0
    9ffe:	df 91       	pop	r29
    a000:	cf 91       	pop	r28
    a002:	1f 91       	pop	r17
    a004:	08 95       	ret

0000a006 <dac_app_enable>:
    a006:	1f 93       	push	r17
    a008:	cf 93       	push	r28
    a00a:	df 93       	push	r29
    a00c:	00 d0       	rcall	.+0      	; 0xa00e <dac_app_enable+0x8>
    a00e:	cd b7       	in	r28, 0x3d	; 61
    a010:	de b7       	in	r29, 0x3e	; 62
    a012:	9f b7       	in	r25, 0x3f	; 63
    a014:	9b 83       	std	Y+3, r25	; 0x03
    a016:	f8 94       	cli
    a018:	2b 81       	ldd	r18, Y+3	; 0x03
    a01a:	90 91 56 26 	lds	r25, 0x2656	; 0x802656 <g_dac_enabled>
    a01e:	2f bf       	out	0x3f, r18	; 63
    a020:	98 17       	cp	r25, r24
    a022:	09 f4       	brne	.+2      	; 0xa026 <dac_app_enable+0x20>
    a024:	45 c0       	rjmp	.+138    	; 0xa0b0 <dac_app_enable+0xaa>
    a026:	18 2f       	mov	r17, r24
    a028:	88 23       	and	r24, r24
    a02a:	a9 f1       	breq	.+106    	; 0xa096 <dac_app_enable+0x90>
    a02c:	8f b7       	in	r24, 0x3f	; 63
    a02e:	8a 83       	std	Y+2, r24	; 0x02
    a030:	f8 94       	cli
    a032:	8a 81       	ldd	r24, Y+2	; 0x02
    a034:	40 e8       	ldi	r20, 0x80	; 128
    a036:	54 e8       	ldi	r21, 0x84	; 132
    a038:	6e e1       	ldi	r22, 0x1E	; 30
    a03a:	70 e0       	ldi	r23, 0x00	; 0
    a03c:	40 93 10 20 	sts	0x2010, r20	; 0x802010 <dds0_freq_mHz>
    a040:	50 93 11 20 	sts	0x2011, r21	; 0x802011 <dds0_freq_mHz+0x1>
    a044:	60 93 12 20 	sts	0x2012, r22	; 0x802012 <dds0_freq_mHz+0x2>
    a048:	70 93 13 20 	sts	0x2013, r23	; 0x802013 <dds0_freq_mHz+0x3>
    a04c:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <dds0_reg>
    a050:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <dds0_reg+0x1>
    a054:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <dds0_reg+0x2>
    a058:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <dds0_reg+0x3>
    a05c:	4a e0       	ldi	r20, 0x0A	; 10
    a05e:	59 e0       	ldi	r21, 0x09	; 9
    a060:	6d e3       	ldi	r22, 0x3D	; 61
    a062:	70 e0       	ldi	r23, 0x00	; 0
    a064:	40 93 0c 20 	sts	0x200C, r20	; 0x80200c <dds1_freq_mHz>
    a068:	50 93 0d 20 	sts	0x200D, r21	; 0x80200d <dds1_freq_mHz+0x1>
    a06c:	60 93 0e 20 	sts	0x200E, r22	; 0x80200e <dds1_freq_mHz+0x2>
    a070:	70 93 0f 20 	sts	0x200F, r23	; 0x80200f <dds1_freq_mHz+0x3>
    a074:	40 e0       	ldi	r20, 0x00	; 0
    a076:	50 e0       	ldi	r21, 0x00	; 0
    a078:	60 e0       	ldi	r22, 0x00	; 0
    a07a:	70 e4       	ldi	r23, 0x40	; 64
    a07c:	40 93 08 20 	sts	0x2008, r20	; 0x802008 <dds1_reg>
    a080:	50 93 09 20 	sts	0x2009, r21	; 0x802009 <dds1_reg+0x1>
    a084:	60 93 0a 20 	sts	0x200A, r22	; 0x80200a <dds1_reg+0x2>
    a088:	70 93 0b 20 	sts	0x200B, r23	; 0x80200b <dds1_reg+0x3>
    a08c:	8f bf       	out	0x3f, r24	; 63
    a08e:	66 dc       	rcall	.-1844   	; 0x995c <dac_init>
    a090:	48 dc       	rcall	.-1904   	; 0x9922 <tc_start>
    a092:	2d dd       	rcall	.-1446   	; 0x9aee <dac_start>
    a094:	06 c0       	rjmp	.+12     	; 0xa0a2 <dac_app_enable+0x9c>
    a096:	0e 94 f5 18 	call	0x31ea	; 0x31ea <dma_disable>
    a09a:	80 e2       	ldi	r24, 0x20	; 32
    a09c:	93 e0       	ldi	r25, 0x03	; 3
    a09e:	0e 94 0c 37 	call	0x6e18	; 0x6e18 <dac_disable>
    a0a2:	8f b7       	in	r24, 0x3f	; 63
    a0a4:	89 83       	std	Y+1, r24	; 0x01
    a0a6:	f8 94       	cli
    a0a8:	89 81       	ldd	r24, Y+1	; 0x01
    a0aa:	10 93 56 26 	sts	0x2656, r17	; 0x802656 <g_dac_enabled>
    a0ae:	8f bf       	out	0x3f, r24	; 63
    a0b0:	23 96       	adiw	r28, 0x03	; 3
    a0b2:	cd bf       	out	0x3d, r28	; 61
    a0b4:	de bf       	out	0x3e, r29	; 62
    a0b6:	df 91       	pop	r29
    a0b8:	cf 91       	pop	r28
    a0ba:	1f 91       	pop	r17
    a0bc:	08 95       	ret

0000a0be <dds_update>:
    a0be:	ef 92       	push	r14
    a0c0:	ff 92       	push	r15
    a0c2:	0f 93       	push	r16
    a0c4:	1f 93       	push	r17
    a0c6:	cf 93       	push	r28
    a0c8:	df 93       	push	r29
    a0ca:	1f 92       	push	r1
    a0cc:	cd b7       	in	r28, 0x3d	; 61
    a0ce:	de b7       	in	r29, 0x3e	; 62
    a0d0:	ef b7       	in	r30, 0x3f	; 63
    a0d2:	e9 83       	std	Y+1, r30	; 0x01
    a0d4:	f8 94       	cli
    a0d6:	e9 81       	ldd	r30, Y+1	; 0x01
    a0d8:	61 15       	cp	r22, r1
    a0da:	71 05       	cpc	r23, r1
    a0dc:	81 05       	cpc	r24, r1
    a0de:	91 05       	cpc	r25, r1
    a0e0:	71 f0       	breq	.+28     	; 0xa0fe <dds_update+0x40>
    a0e2:	60 93 10 20 	sts	0x2010, r22	; 0x802010 <dds0_freq_mHz>
    a0e6:	70 93 11 20 	sts	0x2011, r23	; 0x802011 <dds0_freq_mHz+0x1>
    a0ea:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <dds0_freq_mHz+0x2>
    a0ee:	90 93 13 20 	sts	0x2013, r25	; 0x802013 <dds0_freq_mHz+0x3>
    a0f2:	21 15       	cp	r18, r1
    a0f4:	31 05       	cpc	r19, r1
    a0f6:	41 05       	cpc	r20, r1
    a0f8:	51 05       	cpc	r21, r1
    a0fa:	79 f5       	brne	.+94     	; 0xa15a <dds_update+0x9c>
    a0fc:	29 c0       	rjmp	.+82     	; 0xa150 <dds_update+0x92>
    a0fe:	21 15       	cp	r18, r1
    a100:	31 05       	cpc	r19, r1
    a102:	41 05       	cpc	r20, r1
    a104:	51 05       	cpc	r21, r1
    a106:	21 f1       	breq	.+72     	; 0xa150 <dds_update+0x92>
    a108:	20 93 0c 20 	sts	0x200C, r18	; 0x80200c <dds1_freq_mHz>
    a10c:	30 93 0d 20 	sts	0x200D, r19	; 0x80200d <dds1_freq_mHz+0x1>
    a110:	40 93 0e 20 	sts	0x200E, r20	; 0x80200e <dds1_freq_mHz+0x2>
    a114:	50 93 0f 20 	sts	0x200F, r21	; 0x80200f <dds1_freq_mHz+0x3>
    a118:	67 2b       	or	r22, r23
    a11a:	68 2b       	or	r22, r24
    a11c:	69 2b       	or	r22, r25
    a11e:	c1 f0       	breq	.+48     	; 0xa150 <dds_update+0x92>
    a120:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <dds0_reg>
    a124:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <dds0_reg+0x1>
    a128:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <dds0_reg+0x2>
    a12c:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <dds0_reg+0x3>
    a130:	a8 01       	movw	r20, r16
    a132:	97 01       	movw	r18, r14
    a134:	60 e6       	ldi	r22, 0x60	; 96
    a136:	7b e0       	ldi	r23, 0x0B	; 11
    a138:	86 eb       	ldi	r24, 0xB6	; 182
    a13a:	90 e0       	ldi	r25, 0x00	; 0
    a13c:	0e 94 c1 61 	call	0xc382	; 0xc382 <__mulsi3>
    a140:	60 93 08 20 	sts	0x2008, r22	; 0x802008 <dds1_reg>
    a144:	70 93 09 20 	sts	0x2009, r23	; 0x802009 <dds1_reg+0x1>
    a148:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <dds1_reg+0x2>
    a14c:	90 93 0b 20 	sts	0x200B, r25	; 0x80200b <dds1_reg+0x3>
    a150:	ef bf       	out	0x3f, r30	; 63
    a152:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    a156:	a0 da       	rcall	.-2752   	; 0x9698 <task_dac>
    a158:	09 c0       	rjmp	.+18     	; 0xa16c <dds_update+0xae>
    a15a:	20 93 0c 20 	sts	0x200C, r18	; 0x80200c <dds1_freq_mHz>
    a15e:	30 93 0d 20 	sts	0x200D, r19	; 0x80200d <dds1_freq_mHz+0x1>
    a162:	40 93 0e 20 	sts	0x200E, r20	; 0x80200e <dds1_freq_mHz+0x2>
    a166:	50 93 0f 20 	sts	0x200F, r21	; 0x80200f <dds1_freq_mHz+0x3>
    a16a:	da cf       	rjmp	.-76     	; 0xa120 <dds_update+0x62>
    a16c:	0f 90       	pop	r0
    a16e:	df 91       	pop	r29
    a170:	cf 91       	pop	r28
    a172:	1f 91       	pop	r17
    a174:	0f 91       	pop	r16
    a176:	ff 90       	pop	r15
    a178:	ef 90       	pop	r14
    a17a:	08 95       	ret

0000a17c <printStatusLines_enable>:
    a17c:	cf 93       	push	r28
    a17e:	df 93       	push	r29
    a180:	1f 92       	push	r1
    a182:	cd b7       	in	r28, 0x3d	; 61
    a184:	de b7       	in	r29, 0x3e	; 62
    a186:	9f b7       	in	r25, 0x3f	; 63
    a188:	99 83       	std	Y+1, r25	; 0x01
    a18a:	f8 94       	cli
    a18c:	99 81       	ldd	r25, Y+1	; 0x01
    a18e:	80 93 54 26 	sts	0x2654, r24	; 0x802654 <g_usb_cdc_printStatusLines>
    a192:	9f bf       	out	0x3f, r25	; 63
    a194:	0f 90       	pop	r0
    a196:	df 91       	pop	r29
    a198:	cf 91       	pop	r28
    a19a:	08 95       	ret

0000a19c <usb_callback_suspend_action>:
    a19c:	cf 93       	push	r28
    a19e:	df 93       	push	r29
    a1a0:	1f 92       	push	r1
    a1a2:	cd b7       	in	r28, 0x3d	; 61
    a1a4:	de b7       	in	r29, 0x3e	; 62
    a1a6:	8f b7       	in	r24, 0x3f	; 63
    a1a8:	89 83       	std	Y+1, r24	; 0x01
    a1aa:	f8 94       	cli
    a1ac:	89 81       	ldd	r24, Y+1	; 0x01
    a1ae:	93 e0       	ldi	r25, 0x03	; 3
    a1b0:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a1b4:	8f bf       	out	0x3f, r24	; 63
    a1b6:	0f 90       	pop	r0
    a1b8:	df 91       	pop	r29
    a1ba:	cf 91       	pop	r28
    a1bc:	08 95       	ret

0000a1be <usb_callback_resume_action>:
    a1be:	cf 93       	push	r28
    a1c0:	df 93       	push	r29
    a1c2:	1f 92       	push	r1
    a1c4:	cd b7       	in	r28, 0x3d	; 61
    a1c6:	de b7       	in	r29, 0x3e	; 62
    a1c8:	8f b7       	in	r24, 0x3f	; 63
    a1ca:	89 83       	std	Y+1, r24	; 0x01
    a1cc:	f8 94       	cli
    a1ce:	89 81       	ldd	r24, Y+1	; 0x01
    a1d0:	92 e0       	ldi	r25, 0x02	; 2
    a1d2:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a1d6:	8f bf       	out	0x3f, r24	; 63
    a1d8:	0f 90       	pop	r0
    a1da:	df 91       	pop	r29
    a1dc:	cf 91       	pop	r28
    a1de:	08 95       	ret

0000a1e0 <usb_callback_remotewakeup_enable>:
    a1e0:	08 95       	ret

0000a1e2 <usb_callback_remotewakeup_disable>:
    a1e2:	08 95       	ret

0000a1e4 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */

	g_usb_cdc_transfers_autorized = true;
    a1e4:	81 e0       	ldi	r24, 0x01	; 1
    a1e6:	80 93 52 26 	sts	0x2652, r24	; 0x802652 <g_usb_cdc_transfers_autorized>
	return true;
}
    a1ea:	08 95       	ret

0000a1ec <usb_callback_cdc_disable>:
	bool l_adc_enabled = g_adc_enabled;
	cpu_irq_restore(flags);

	if (l_adc_enabled != enable) {
		if (enable) {
			tc_init();
    a1ec:	10 92 52 26 	sts	0x2652, r1	; 0x802652 <g_usb_cdc_transfers_autorized>
    a1f0:	08 95       	ret

0000a1f2 <usb_callback_config>:
    a1f2:	08 95       	ret

0000a1f4 <usb_callback_cdc_set_dtr>:
    a1f4:	08 95       	ret

0000a1f6 <usb_callback_cdc_set_rts>:
    a1f6:	08 95       	ret

0000a1f8 <usb_callback_rx_notify>:
    a1f8:	81 e0       	ldi	r24, 0x01	; 1
    a1fa:	80 93 53 26 	sts	0x2653, r24	; 0x802653 <g_usb_cdc_rx_received>
    a1fe:	08 95       	ret

0000a200 <usb_callback_tx_empty_notify>:
    a200:	10 92 51 26 	sts	0x2651, r1	; 0x802651 <g_usb_cdc_access_blocked>
    a204:	08 95       	ret

0000a206 <main>:
    a206:	2f 92       	push	r2
    a208:	3f 92       	push	r3
    a20a:	4f 92       	push	r4
    a20c:	5f 92       	push	r5
    a20e:	6f 92       	push	r6
    a210:	7f 92       	push	r7
    a212:	8f 92       	push	r8
    a214:	9f 92       	push	r9
    a216:	af 92       	push	r10
    a218:	bf 92       	push	r11
    a21a:	cf 92       	push	r12
    a21c:	df 92       	push	r13
    a21e:	ef 92       	push	r14
    a220:	ff 92       	push	r15
    a222:	0f 93       	push	r16
    a224:	1f 93       	push	r17
    a226:	cf 93       	push	r28
    a228:	df 93       	push	r29
    a22a:	cd b7       	in	r28, 0x3d	; 61
    a22c:	de b7       	in	r29, 0x3e	; 62
    a22e:	c2 55       	subi	r28, 0x52	; 82
    a230:	d1 09       	sbc	r29, r1
    a232:	cd bf       	out	0x3d, r28	; 61
    a234:	de bf       	out	0x3e, r29	; 62
    a236:	ed b6       	in	r14, 0x3d	; 61
    a238:	fe b6       	in	r15, 0x3e	; 62
    a23a:	eb aa       	std	Y+51, r14	; 0x33
    a23c:	fc aa       	std	Y+52, r15	; 0x34
    a23e:	11 e0       	ldi	r17, 0x01	; 1
    a240:	10 93 50 26 	sts	0x2650, r17	; 0x802650 <g_workmode>
    a244:	e0 ea       	ldi	r30, 0xA0	; 160
    a246:	f0 e0       	ldi	r31, 0x00	; 0
    a248:	87 e0       	ldi	r24, 0x07	; 7
    a24a:	82 83       	std	Z+2, r24	; 0x02
    a24c:	82 83       	std	Z+2, r24	; 0x02
    a24e:	82 81       	ldd	r24, Z+2	; 0x02
    a250:	8f 77       	andi	r24, 0x7F	; 127
    a252:	82 83       	std	Z+2, r24	; 0x02
    a254:	11 82       	std	Z+1, r1	; 0x01
    a256:	8b d7       	rcall	.+3862   	; 0xb16e <sysclk_init>
    a258:	ed ea       	ldi	r30, 0xAD	; 173
    a25a:	f7 e2       	ldi	r31, 0x27	; 39
    a25c:	10 82       	st	Z, r1
    a25e:	11 82       	std	Z+1, r1	; 0x01
    a260:	12 82       	std	Z+2, r1	; 0x02
    a262:	13 82       	std	Z+3, r1	; 0x03
    a264:	14 82       	std	Z+4, r1	; 0x04
    a266:	15 83       	std	Z+5, r17	; 0x05
    a268:	0e 94 20 1a 	call	0x3440	; 0x3440 <rtc_init>
    a26c:	8f e8       	ldi	r24, 0x8F	; 143
    a26e:	99 e4       	ldi	r25, 0x49	; 73
    a270:	0e 94 1b 1a 	call	0x3436	; 0x3436 <rtc_set_callback>
    a274:	62 e0       	ldi	r22, 0x02	; 2
    a276:	80 e0       	ldi	r24, 0x00	; 0
    a278:	fb d7       	rcall	.+4086   	; 0xb270 <sysclk_enable_module>
    a27a:	e0 e8       	ldi	r30, 0x80	; 128
    a27c:	f1 e0       	ldi	r31, 0x01	; 1
    a27e:	86 ec       	ldi	r24, 0xC6	; 198
    a280:	80 83       	st	Z, r24
    a282:	10 86       	std	Z+8, r1	; 0x08
    a284:	81 83       	std	Z+1, r24	; 0x01
    a286:	11 86       	std	Z+9, r1	; 0x09
    a288:	82 83       	std	Z+2, r24	; 0x02
    a28a:	12 86       	std	Z+10, r1	; 0x0a
    a28c:	83 83       	std	Z+3, r24	; 0x03
    a28e:	13 86       	std	Z+11, r1	; 0x0b
    a290:	88 ee       	ldi	r24, 0xE8	; 232
    a292:	84 83       	std	Z+4, r24	; 0x04
    a294:	14 86       	std	Z+12, r1	; 0x0c
    a296:	02 db       	rcall	.-2556   	; 0x989c <tc_init>
    a298:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    a29c:	81 11       	cpse	r24, r1
    a29e:	3d dd       	rcall	.-1414   	; 0x9d1a <adc_init>
    a2a0:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_dac_enabled>
    a2a4:	81 11       	cpse	r24, r1
    a2a6:	5a db       	rcall	.-2380   	; 0x995c <dac_init>
    a2a8:	0e 94 14 20 	call	0x4028	; 0x4028 <twi_init>
    a2ac:	0e 94 45 33 	call	0x668a	; 0x668a <board_init>
    a2b0:	80 e0       	ldi	r24, 0x00	; 0
    a2b2:	0e 94 6d 18 	call	0x30da	; 0x30da <nvm_init>
    a2b6:	78 94       	sei
    a2b8:	34 db       	rcall	.-2456   	; 0x9922 <tc_start>
    a2ba:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_dac_enabled>
    a2be:	81 11       	cpse	r24, r1
    a2c0:	16 dc       	rcall	.-2004   	; 0x9aee <dac_start>
    a2c2:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    a2c6:	88 23       	and	r24, r24
    a2c8:	41 f0       	breq	.+16     	; 0xa2da <main+0xd4>
    a2ca:	80 e0       	ldi	r24, 0x00	; 0
    a2cc:	92 e0       	ldi	r25, 0x02	; 2
    a2ce:	0e 94 a6 33 	call	0x674c	; 0x674c <adc_enable>
    a2d2:	80 e4       	ldi	r24, 0x40	; 64
    a2d4:	92 e0       	ldi	r25, 0x02	; 2
    a2d6:	0e 94 a6 33 	call	0x674c	; 0x674c <adc_enable>
    a2da:	0e 94 88 61 	call	0xc310	; 0xc310 <stdio_usb_init>
    a2de:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <g_usb_cdc_stdout_enabled>
    a2e2:	81 11       	cpse	r24, r1
    a2e4:	0e 94 84 61 	call	0xc308	; 0xc308 <stdio_usb_enable>
    a2e8:	61 ea       	ldi	r22, 0xA1	; 161
    a2ea:	75 e2       	ldi	r23, 0x25	; 37
    a2ec:	86 e2       	ldi	r24, 0x26	; 38
    a2ee:	90 e0       	ldi	r25, 0x00	; 0
    a2f0:	0b d8       	rcall	.-4074   	; 0x9308 <__portable_avr_delay_cycles>
    a2f2:	8d e8       	ldi	r24, 0x8D	; 141
    a2f4:	90 e3       	ldi	r25, 0x30	; 48
    a2f6:	9f 93       	push	r25
    a2f8:	8f 93       	push	r24
    a2fa:	1f 92       	push	r1
    a2fc:	80 e4       	ldi	r24, 0x40	; 64
    a2fe:	8f 93       	push	r24
    a300:	8b e2       	ldi	r24, 0x2B	; 43
    a302:	95 e2       	ldi	r25, 0x25	; 37
    a304:	9f 93       	push	r25
    a306:	8f 93       	push	r24
    a308:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a30c:	81 34       	cpi	r24, 0x41	; 65
    a30e:	91 05       	cpc	r25, r1
    a310:	10 f0       	brcs	.+4      	; 0xa316 <main+0x110>
    a312:	80 e4       	ldi	r24, 0x40	; 64
    a314:	90 e0       	ldi	r25, 0x00	; 0
    a316:	40 e0       	ldi	r20, 0x00	; 0
    a318:	68 2f       	mov	r22, r24
    a31a:	8b e2       	ldi	r24, 0x2B	; 43
    a31c:	95 e2       	ldi	r25, 0x25	; 37
    a31e:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a322:	1f 92       	push	r1
    a324:	8c e0       	ldi	r24, 0x0C	; 12
    a326:	8f 93       	push	r24
    a328:	87 e6       	ldi	r24, 0x67	; 103
    a32a:	90 e3       	ldi	r25, 0x30	; 48
    a32c:	9f 93       	push	r25
    a32e:	8f 93       	push	r24
    a330:	1f 92       	push	r1
    a332:	80 e4       	ldi	r24, 0x40	; 64
    a334:	8f 93       	push	r24
    a336:	8b e2       	ldi	r24, 0x2B	; 43
    a338:	95 e2       	ldi	r25, 0x25	; 37
    a33a:	9f 93       	push	r25
    a33c:	8f 93       	push	r24
    a33e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a342:	81 34       	cpi	r24, 0x41	; 65
    a344:	91 05       	cpc	r25, r1
    a346:	10 f0       	brcs	.+4      	; 0xa34c <main+0x146>
    a348:	80 e4       	ldi	r24, 0x40	; 64
    a34a:	90 e0       	ldi	r25, 0x00	; 0
    a34c:	40 e0       	ldi	r20, 0x00	; 0
    a34e:	68 2f       	mov	r22, r24
    a350:	8b e2       	ldi	r24, 0x2B	; 43
    a352:	95 e2       	ldi	r25, 0x25	; 37
    a354:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a358:	85 e4       	ldi	r24, 0x45	; 69
    a35a:	90 e3       	ldi	r25, 0x30	; 48
    a35c:	9f 93       	push	r25
    a35e:	8f 93       	push	r24
    a360:	1f 92       	push	r1
    a362:	80 e4       	ldi	r24, 0x40	; 64
    a364:	8f 93       	push	r24
    a366:	8b e2       	ldi	r24, 0x2B	; 43
    a368:	95 e2       	ldi	r25, 0x25	; 37
    a36a:	9f 93       	push	r25
    a36c:	8f 93       	push	r24
    a36e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a372:	81 34       	cpi	r24, 0x41	; 65
    a374:	91 05       	cpc	r25, r1
    a376:	10 f0       	brcs	.+4      	; 0xa37c <main+0x176>
    a378:	80 e4       	ldi	r24, 0x40	; 64
    a37a:	90 e0       	ldi	r25, 0x00	; 0
    a37c:	40 e0       	ldi	r20, 0x00	; 0
    a37e:	68 2f       	mov	r22, r24
    a380:	8b e2       	ldi	r24, 0x2B	; 43
    a382:	95 e2       	ldi	r25, 0x25	; 37
    a384:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a388:	81 e2       	ldi	r24, 0x21	; 33
    a38a:	90 e3       	ldi	r25, 0x30	; 48
    a38c:	9f 93       	push	r25
    a38e:	8f 93       	push	r24
    a390:	1f 92       	push	r1
    a392:	80 e4       	ldi	r24, 0x40	; 64
    a394:	8f 93       	push	r24
    a396:	8b e2       	ldi	r24, 0x2B	; 43
    a398:	95 e2       	ldi	r25, 0x25	; 37
    a39a:	9f 93       	push	r25
    a39c:	8f 93       	push	r24
    a39e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a3a2:	81 34       	cpi	r24, 0x41	; 65
    a3a4:	91 05       	cpc	r25, r1
    a3a6:	10 f0       	brcs	.+4      	; 0xa3ac <main+0x1a6>
    a3a8:	80 e4       	ldi	r24, 0x40	; 64
    a3aa:	90 e0       	ldi	r25, 0x00	; 0
    a3ac:	40 e0       	ldi	r20, 0x00	; 0
    a3ae:	68 2f       	mov	r22, r24
    a3b0:	8b e2       	ldi	r24, 0x2B	; 43
    a3b2:	95 e2       	ldi	r25, 0x25	; 37
    a3b4:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a3b8:	0e 94 1e 20 	call	0x403c	; 0x403c <twi_start>
    a3bc:	0e 94 04 1b 	call	0x3608	; 0x3608 <printHelp>
    a3c0:	8f b7       	in	r24, 0x3f	; 63
    a3c2:	88 87       	std	Y+8, r24	; 0x08
    a3c4:	f8 94       	cli
    a3c6:	88 85       	ldd	r24, Y+8	; 0x08
    a3c8:	92 e0       	ldi	r25, 0x02	; 2
    a3ca:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a3ce:	8f bf       	out	0x3f, r24	; 63
    a3d0:	0d b7       	in	r16, 0x3d	; 61
    a3d2:	1e b7       	in	r17, 0x3e	; 62
    a3d4:	06 5e       	subi	r16, 0xE6	; 230
    a3d6:	1f 4f       	sbci	r17, 0xFF	; 255
    a3d8:	0d bf       	out	0x3d, r16	; 61
    a3da:	1e bf       	out	0x3e, r17	; 62
    a3dc:	0f 2e       	mov	r0, r31
    a3de:	fb e2       	ldi	r31, 0x2B	; 43
    a3e0:	2f 2e       	mov	r2, r31
    a3e2:	f5 e2       	ldi	r31, 0x25	; 37
    a3e4:	3f 2e       	mov	r3, r31
    a3e6:	f0 2d       	mov	r31, r0
    a3e8:	8f b7       	in	r24, 0x3f	; 63
    a3ea:	8e 83       	std	Y+6, r24	; 0x06
    a3ec:	f8 94       	cli
    a3ee:	9e 81       	ldd	r25, Y+6	; 0x06
    a3f0:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    a3f4:	9f bf       	out	0x3f, r25	; 63
    a3f6:	82 30       	cpi	r24, 0x02	; 2
    a3f8:	09 f0       	breq	.+2      	; 0xa3fc <main+0x1f6>
    a3fa:	4d c6       	rjmp	.+3226   	; 0xb096 <main+0xe90>
    a3fc:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    a400:	2b 01       	movw	r4, r22
    a402:	3c 01       	movw	r6, r24
    a404:	49 d9       	rcall	.-3438   	; 0x9698 <task_dac>
    a406:	80 91 a1 24 	lds	r24, 0x24A1	; 0x8024a1 <adc_last.7632>
    a40a:	90 91 a2 24 	lds	r25, 0x24A2	; 0x8024a2 <adc_last.7632+0x1>
    a40e:	a0 91 a3 24 	lds	r26, 0x24A3	; 0x8024a3 <adc_last.7632+0x2>
    a412:	b0 91 a4 24 	lds	r27, 0x24A4	; 0x8024a4 <adc_last.7632+0x3>
    a416:	b3 01       	movw	r22, r6
    a418:	a2 01       	movw	r20, r4
    a41a:	48 1b       	sub	r20, r24
    a41c:	59 0b       	sbc	r21, r25
    a41e:	6a 0b       	sbc	r22, r26
    a420:	7b 0b       	sbc	r23, r27
    a422:	41 15       	cp	r20, r1
    a424:	52 40       	sbci	r21, 0x02	; 2
    a426:	61 05       	cpc	r22, r1
    a428:	71 05       	cpc	r23, r1
    a42a:	30 f4       	brcc	.+12     	; 0xa438 <main+0x232>
    a42c:	48 16       	cp	r4, r24
    a42e:	59 06       	cpc	r5, r25
    a430:	6a 06       	cpc	r6, r26
    a432:	7b 06       	cpc	r7, r27
    a434:	08 f0       	brcs	.+2      	; 0xa438 <main+0x232>
    a436:	10 c1       	rjmp	.+544    	; 0xa658 <main+0x452>
    a438:	40 92 a1 24 	sts	0x24A1, r4	; 0x8024a1 <adc_last.7632>
    a43c:	50 92 a2 24 	sts	0x24A2, r5	; 0x8024a2 <adc_last.7632+0x1>
    a440:	60 92 a3 24 	sts	0x24A3, r6	; 0x8024a3 <adc_last.7632+0x2>
    a444:	70 92 a4 24 	sts	0x24A4, r7	; 0x8024a4 <adc_last.7632+0x3>
    a448:	8f b7       	in	r24, 0x3f	; 63
    a44a:	8a 83       	std	Y+2, r24	; 0x02
    a44c:	f8 94       	cli
    a44e:	6a 81       	ldd	r22, Y+2	; 0x02
    a450:	20 91 bb 25 	lds	r18, 0x25BB	; 0x8025bb <g_adc_vctcxo_cur>
    a454:	30 91 bc 25 	lds	r19, 0x25BC	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    a458:	40 91 bd 25 	lds	r20, 0x25BD	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    a45c:	50 91 be 25 	lds	r21, 0x25BE	; 0x8025be <g_adc_vctcxo_cur+0x3>
    a460:	e0 90 b1 25 	lds	r14, 0x25B1	; 0x8025b1 <g_adc_5v0_cur>
    a464:	f0 90 b2 25 	lds	r15, 0x25B2	; 0x8025b2 <g_adc_5v0_cur+0x1>
    a468:	00 91 b3 25 	lds	r16, 0x25B3	; 0x8025b3 <g_adc_5v0_cur+0x2>
    a46c:	10 91 b4 25 	lds	r17, 0x25B4	; 0x8025b4 <g_adc_5v0_cur+0x3>
    a470:	e9 86       	std	Y+9, r14	; 0x09
    a472:	fa 86       	std	Y+10, r15	; 0x0a
    a474:	0b 87       	std	Y+11, r16	; 0x0b
    a476:	1c 87       	std	Y+12, r17	; 0x0c
    a478:	80 90 a7 25 	lds	r8, 0x25A7	; 0x8025a7 <g_adc_vbat_cur>
    a47c:	90 90 a8 25 	lds	r9, 0x25A8	; 0x8025a8 <g_adc_vbat_cur+0x1>
    a480:	a0 90 a9 25 	lds	r10, 0x25A9	; 0x8025a9 <g_adc_vbat_cur+0x2>
    a484:	b0 90 aa 25 	lds	r11, 0x25AA	; 0x8025aa <g_adc_vbat_cur+0x3>
    a488:	c0 90 9d 25 	lds	r12, 0x259D	; 0x80259d <g_adc_io_adc4_cur>
    a48c:	d0 90 9e 25 	lds	r13, 0x259E	; 0x80259e <g_adc_io_adc4_cur+0x1>
    a490:	e0 90 9f 25 	lds	r14, 0x259F	; 0x80259f <g_adc_io_adc4_cur+0x2>
    a494:	f0 90 a0 25 	lds	r15, 0x25A0	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    a498:	80 91 93 25 	lds	r24, 0x2593	; 0x802593 <g_adc_io_adc5_cur>
    a49c:	90 91 94 25 	lds	r25, 0x2594	; 0x802594 <g_adc_io_adc5_cur+0x1>
    a4a0:	a0 91 95 25 	lds	r26, 0x2595	; 0x802595 <g_adc_io_adc5_cur+0x2>
    a4a4:	b0 91 96 25 	lds	r27, 0x2596	; 0x802596 <g_adc_io_adc5_cur+0x3>
    a4a8:	8d 87       	std	Y+13, r24	; 0x0d
    a4aa:	9e 87       	std	Y+14, r25	; 0x0e
    a4ac:	af 87       	std	Y+15, r26	; 0x0f
    a4ae:	b8 8b       	std	Y+16, r27	; 0x10
    a4b0:	80 91 89 25 	lds	r24, 0x2589	; 0x802589 <g_adc_silence_cur>
    a4b4:	90 91 8a 25 	lds	r25, 0x258A	; 0x80258a <g_adc_silence_cur+0x1>
    a4b8:	a0 91 8b 25 	lds	r26, 0x258B	; 0x80258b <g_adc_silence_cur+0x2>
    a4bc:	b0 91 8c 25 	lds	r27, 0x258C	; 0x80258c <g_adc_silence_cur+0x3>
    a4c0:	89 8b       	std	Y+17, r24	; 0x11
    a4c2:	9a 8b       	std	Y+18, r25	; 0x12
    a4c4:	ab 8b       	std	Y+19, r26	; 0x13
    a4c6:	bc 8b       	std	Y+20, r27	; 0x14
    a4c8:	80 91 7f 25 	lds	r24, 0x257F	; 0x80257f <g_adc_temp_cur>
    a4cc:	90 91 80 25 	lds	r25, 0x2580	; 0x802580 <g_adc_temp_cur+0x1>
    a4d0:	a0 91 81 25 	lds	r26, 0x2581	; 0x802581 <g_adc_temp_cur+0x2>
    a4d4:	b0 91 82 25 	lds	r27, 0x2582	; 0x802582 <g_adc_temp_cur+0x3>
    a4d8:	8d 8b       	std	Y+21, r24	; 0x15
    a4da:	9e 8b       	std	Y+22, r25	; 0x16
    a4dc:	af 8b       	std	Y+23, r26	; 0x17
    a4de:	b8 8f       	std	Y+24, r27	; 0x18
    a4e0:	6f bf       	out	0x3f, r22	; 63
    a4e2:	8f b7       	in	r24, 0x3f	; 63
    a4e4:	89 83       	std	Y+1, r24	; 0x01
    a4e6:	f8 94       	cli
    a4e8:	19 81       	ldd	r17, Y+1	; 0x01
    a4ea:	a8 eb       	ldi	r26, 0xB8	; 184
    a4ec:	bb e0       	ldi	r27, 0x0B	; 11
    a4ee:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a4f2:	05 2e       	mov	r0, r21
    a4f4:	54 e1       	ldi	r21, 0x14	; 20
    a4f6:	96 95       	lsr	r25
    a4f8:	87 95       	ror	r24
    a4fa:	77 95       	ror	r23
    a4fc:	67 95       	ror	r22
    a4fe:	5a 95       	dec	r21
    a500:	d1 f7       	brne	.-12     	; 0xa4f6 <main+0x2f0>
    a502:	50 2d       	mov	r21, r0
    a504:	0e 94 cb 64 	call	0xc996	; 0xc996 <__floatunsisf>
    a508:	20 e0       	ldi	r18, 0x00	; 0
    a50a:	30 e0       	ldi	r19, 0x00	; 0
    a50c:	4c e3       	ldi	r20, 0x3C	; 60
    a50e:	52 e4       	ldi	r21, 0x42	; 66
    a510:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__subsf3>
    a514:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    a518:	60 93 77 25 	sts	0x2577, r22	; 0x802577 <g_adc_vctcxo_volt_1000>
    a51c:	70 93 78 25 	sts	0x2578, r23	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a520:	a8 eb       	ldi	r26, 0xB8	; 184
    a522:	bb e0       	ldi	r27, 0x0B	; 11
    a524:	29 85       	ldd	r18, Y+9	; 0x09
    a526:	3a 85       	ldd	r19, Y+10	; 0x0a
    a528:	4b 85       	ldd	r20, Y+11	; 0x0b
    a52a:	5c 85       	ldd	r21, Y+12	; 0x0c
    a52c:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a530:	0e 94 cb 64 	call	0xc996	; 0xc996 <__floatunsisf>
    a534:	29 ed       	ldi	r18, 0xD9	; 217
    a536:	38 ed       	ldi	r19, 0xD8	; 216
    a538:	4a e1       	ldi	r20, 0x1A	; 26
    a53a:	50 e4       	ldi	r21, 0x40	; 64
    a53c:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a540:	20 e0       	ldi	r18, 0x00	; 0
    a542:	30 e0       	ldi	r19, 0x00	; 0
    a544:	40 e8       	ldi	r20, 0x80	; 128
    a546:	55 e3       	ldi	r21, 0x35	; 53
    a548:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a54c:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    a550:	60 93 75 25 	sts	0x2575, r22	; 0x802575 <g_adc_5v0_volt_1000>
    a554:	70 93 76 25 	sts	0x2576, r23	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a558:	a8 eb       	ldi	r26, 0xB8	; 184
    a55a:	bb e0       	ldi	r27, 0x0B	; 11
    a55c:	a5 01       	movw	r20, r10
    a55e:	94 01       	movw	r18, r8
    a560:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a564:	0e 94 cb 64 	call	0xc996	; 0xc996 <__floatunsisf>
    a568:	23 ee       	ldi	r18, 0xE3	; 227
    a56a:	35 e4       	ldi	r19, 0x45	; 69
    a56c:	4b e1       	ldi	r20, 0x1B	; 27
    a56e:	50 e4       	ldi	r21, 0x40	; 64
    a570:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a574:	20 e0       	ldi	r18, 0x00	; 0
    a576:	30 e0       	ldi	r19, 0x00	; 0
    a578:	40 e8       	ldi	r20, 0x80	; 128
    a57a:	55 e3       	ldi	r21, 0x35	; 53
    a57c:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a580:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    a584:	60 93 73 25 	sts	0x2573, r22	; 0x802573 <g_adc_vbat_volt_1000>
    a588:	70 93 74 25 	sts	0x2574, r23	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a58c:	a8 eb       	ldi	r26, 0xB8	; 184
    a58e:	bb e0       	ldi	r27, 0x0B	; 11
    a590:	a7 01       	movw	r20, r14
    a592:	96 01       	movw	r18, r12
    a594:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a598:	dc 01       	movw	r26, r24
    a59a:	cb 01       	movw	r24, r22
    a59c:	07 2e       	mov	r0, r23
    a59e:	74 e1       	ldi	r23, 0x14	; 20
    a5a0:	b6 95       	lsr	r27
    a5a2:	a7 95       	ror	r26
    a5a4:	97 95       	ror	r25
    a5a6:	87 95       	ror	r24
    a5a8:	7a 95       	dec	r23
    a5aa:	d1 f7       	brne	.-12     	; 0xa5a0 <main+0x39a>
    a5ac:	70 2d       	mov	r23, r0
    a5ae:	80 93 71 25 	sts	0x2571, r24	; 0x802571 <g_adc_io_adc4_volt_1000>
    a5b2:	90 93 72 25 	sts	0x2572, r25	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a5b6:	a8 eb       	ldi	r26, 0xB8	; 184
    a5b8:	bb e0       	ldi	r27, 0x0B	; 11
    a5ba:	2d 85       	ldd	r18, Y+13	; 0x0d
    a5bc:	3e 85       	ldd	r19, Y+14	; 0x0e
    a5be:	4f 85       	ldd	r20, Y+15	; 0x0f
    a5c0:	58 89       	ldd	r21, Y+16	; 0x10
    a5c2:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a5c6:	dc 01       	movw	r26, r24
    a5c8:	cb 01       	movw	r24, r22
    a5ca:	07 2e       	mov	r0, r23
    a5cc:	74 e1       	ldi	r23, 0x14	; 20
    a5ce:	b6 95       	lsr	r27
    a5d0:	a7 95       	ror	r26
    a5d2:	97 95       	ror	r25
    a5d4:	87 95       	ror	r24
    a5d6:	7a 95       	dec	r23
    a5d8:	d1 f7       	brne	.-12     	; 0xa5ce <main+0x3c8>
    a5da:	70 2d       	mov	r23, r0
    a5dc:	80 93 6f 25 	sts	0x256F, r24	; 0x80256f <g_adc_io_adc5_volt_1000>
    a5e0:	90 93 70 25 	sts	0x2570, r25	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a5e4:	a8 eb       	ldi	r26, 0xB8	; 184
    a5e6:	bb e0       	ldi	r27, 0x0B	; 11
    a5e8:	29 89       	ldd	r18, Y+17	; 0x11
    a5ea:	3a 89       	ldd	r19, Y+18	; 0x12
    a5ec:	4b 89       	ldd	r20, Y+19	; 0x13
    a5ee:	5c 89       	ldd	r21, Y+20	; 0x14
    a5f0:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a5f4:	dc 01       	movw	r26, r24
    a5f6:	cb 01       	movw	r24, r22
    a5f8:	07 2e       	mov	r0, r23
    a5fa:	74 e1       	ldi	r23, 0x14	; 20
    a5fc:	b6 95       	lsr	r27
    a5fe:	a7 95       	ror	r26
    a600:	97 95       	ror	r25
    a602:	87 95       	ror	r24
    a604:	7a 95       	dec	r23
    a606:	d1 f7       	brne	.-12     	; 0xa5fc <main+0x3f6>
    a608:	70 2d       	mov	r23, r0
    a60a:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_adc_silence_volt_1000>
    a60e:	90 93 6e 25 	sts	0x256E, r25	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a612:	a4 e6       	ldi	r26, 0x64	; 100
    a614:	b0 e0       	ldi	r27, 0x00	; 0
    a616:	2d 89       	ldd	r18, Y+21	; 0x15
    a618:	3e 89       	ldd	r19, Y+22	; 0x16
    a61a:	4f 89       	ldd	r20, Y+23	; 0x17
    a61c:	58 8d       	ldd	r21, Y+24	; 0x18
    a61e:	0e 94 58 62 	call	0xc4b0	; 0xc4b0 <__muluhisi3>
    a622:	0e 94 cb 64 	call	0xc996	; 0xc996 <__floatunsisf>
    a626:	2d ec       	ldi	r18, 0xCD	; 205
    a628:	3c e4       	ldi	r19, 0x4C	; 76
    a62a:	4d e1       	ldi	r20, 0x1D	; 29
    a62c:	54 e4       	ldi	r21, 0x44	; 68
    a62e:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a632:	20 e0       	ldi	r18, 0x00	; 0
    a634:	30 e0       	ldi	r19, 0x00	; 0
    a636:	40 e8       	ldi	r20, 0x80	; 128
    a638:	55 e3       	ldi	r21, 0x35	; 53
    a63a:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__mulsf3>
    a63e:	20 e0       	ldi	r18, 0x00	; 0
    a640:	36 e6       	ldi	r19, 0x66	; 102
    a642:	45 ed       	ldi	r20, 0xD5	; 213
    a644:	56 e4       	ldi	r21, 0x46	; 70
    a646:	0e 94 c6 63 	call	0xc78c	; 0xc78c <__subsf3>
    a64a:	0e 94 9a 64 	call	0xc934	; 0xc934 <__fixsfsi>
    a64e:	60 93 6b 25 	sts	0x256B, r22	; 0x80256b <g_adc_temp_deg_100>
    a652:	70 93 6c 25 	sts	0x256C, r23	; 0x80256c <g_adc_temp_deg_100+0x1>
    a656:	1f bf       	out	0x3f, r17	; 63
    a658:	c3 01       	movw	r24, r6
    a65a:	b2 01       	movw	r22, r4
    a65c:	0e 94 15 27 	call	0x4e2a	; 0x4e2a <task_twi1_onboard>
    a660:	c3 01       	movw	r24, r6
    a662:	b2 01       	movw	r22, r4
    a664:	0e 94 65 2c 	call	0x58ca	; 0x58ca <task_twi2_lcd>
    a668:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <g_usb_cdc_transfers_autorized>
    a66c:	88 23       	and	r24, r24
    a66e:	09 f4       	brne	.+2      	; 0xa672 <main+0x46c>
    a670:	12 c5       	rjmp	.+2596   	; 0xb096 <main+0xe90>
    a672:	8f b7       	in	r24, 0x3f	; 63
    a674:	8d 83       	std	Y+5, r24	; 0x05
    a676:	f8 94       	cli
    a678:	9d 81       	ldd	r25, Y+5	; 0x05
    a67a:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <g_usb_cdc_rx_received>
    a67e:	b0 90 54 26 	lds	r11, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a682:	9f bf       	out	0x3f, r25	; 63
    a684:	88 23       	and	r24, r24
    a686:	51 f1       	breq	.+84     	; 0xa6dc <main+0x4d6>
    a688:	0e 94 47 5b 	call	0xb68e	; 0xb68e <udi_cdc_get_nb_received_data>
    a68c:	8c 01       	movw	r16, r24
    a68e:	00 97       	sbiw	r24, 0x00	; 0
    a690:	f1 f0       	breq	.+60     	; 0xa6ce <main+0x4c8>
    a692:	cd b6       	in	r12, 0x3d	; 61
    a694:	de b6       	in	r13, 0x3e	; 62
    a696:	ad b7       	in	r26, 0x3d	; 61
    a698:	be b7       	in	r27, 0x3e	; 62
    a69a:	a8 1b       	sub	r26, r24
    a69c:	b9 0b       	sbc	r27, r25
    a69e:	ad bf       	out	0x3d, r26	; 61
    a6a0:	be bf       	out	0x3e, r27	; 62
    a6a2:	ed b7       	in	r30, 0x3d	; 61
    a6a4:	fe b7       	in	r31, 0x3e	; 62
    a6a6:	31 96       	adiw	r30, 0x01	; 1
    a6a8:	7f 01       	movw	r14, r30
    a6aa:	bc 01       	movw	r22, r24
    a6ac:	cf 01       	movw	r24, r30
    a6ae:	0e 94 5c 5c 	call	0xb8b8	; 0xb8b8 <udi_cdc_read_no_polling>
    a6b2:	b1 10       	cpse	r11, r1
    a6b4:	05 c0       	rjmp	.+10     	; 0xa6c0 <main+0x4ba>
    a6b6:	41 e0       	ldi	r20, 0x01	; 1
    a6b8:	60 2f       	mov	r22, r16
    a6ba:	c7 01       	movw	r24, r14
    a6bc:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a6c0:	b8 01       	movw	r22, r16
    a6c2:	c7 01       	movw	r24, r14
    a6c4:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <interpreter_doProcess>
    a6c8:	e2 d7       	rcall	.+4036   	; 0xb68e <udi_cdc_get_nb_received_data>
    a6ca:	cd be       	out	0x3d, r12	; 61
    a6cc:	de be       	out	0x3e, r13	; 62
    a6ce:	8f b7       	in	r24, 0x3f	; 63
    a6d0:	8c 83       	std	Y+4, r24	; 0x04
    a6d2:	f8 94       	cli
    a6d4:	8c 81       	ldd	r24, Y+4	; 0x04
    a6d6:	10 92 53 26 	sts	0x2653, r1	; 0x802653 <g_usb_cdc_rx_received>
    a6da:	8f bf       	out	0x3f, r24	; 63
    a6dc:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a6e0:	88 23       	and	r24, r24
    a6e2:	09 f4       	brne	.+2      	; 0xa6e6 <main+0x4e0>
    a6e4:	d8 c4       	rjmp	.+2480   	; 0xb096 <main+0xe90>
    a6e6:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <usb_last.7678>
    a6ea:	90 91 9e 24 	lds	r25, 0x249E	; 0x80249e <usb_last.7678+0x1>
    a6ee:	a0 91 9f 24 	lds	r26, 0x249F	; 0x80249f <usb_last.7678+0x2>
    a6f2:	b0 91 a0 24 	lds	r27, 0x24A0	; 0x8024a0 <usb_last.7678+0x3>
    a6f6:	b3 01       	movw	r22, r6
    a6f8:	a2 01       	movw	r20, r4
    a6fa:	48 1b       	sub	r20, r24
    a6fc:	59 0b       	sbc	r21, r25
    a6fe:	6a 0b       	sbc	r22, r26
    a700:	7b 0b       	sbc	r23, r27
    a702:	41 15       	cp	r20, r1
    a704:	52 40       	sbci	r21, 0x02	; 2
    a706:	61 05       	cpc	r22, r1
    a708:	71 05       	cpc	r23, r1
    a70a:	30 f4       	brcc	.+12     	; 0xa718 <main+0x512>
    a70c:	48 16       	cp	r4, r24
    a70e:	59 06       	cpc	r5, r25
    a710:	6a 06       	cpc	r6, r26
    a712:	7b 06       	cpc	r7, r27
    a714:	08 f0       	brcs	.+2      	; 0xa718 <main+0x512>
    a716:	bf c4       	rjmp	.+2430   	; 0xb096 <main+0xe90>
    a718:	8f b7       	in	r24, 0x3f	; 63
    a71a:	8b 83       	std	Y+3, r24	; 0x03
    a71c:	f8 94       	cli
    a71e:	6b 81       	ldd	r22, Y+3	; 0x03
    a720:	e0 90 77 25 	lds	r14, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    a724:	62 96       	adiw	r28, 0x12	; 18
    a726:	ef ae       	std	Y+63, r14	; 0x3f
    a728:	62 97       	sbiw	r28, 0x12	; 18
    a72a:	f0 90 78 25 	lds	r15, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a72e:	63 96       	adiw	r28, 0x13	; 19
    a730:	ff ae       	std	Y+63, r15	; 0x3f
    a732:	63 97       	sbiw	r28, 0x13	; 19
    a734:	20 91 75 25 	lds	r18, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    a738:	30 91 76 25 	lds	r19, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a73c:	40 91 73 25 	lds	r20, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    a740:	50 91 74 25 	lds	r21, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a744:	00 91 71 25 	lds	r16, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    a748:	0d ab       	std	Y+53, r16	; 0x35
    a74a:	10 91 72 25 	lds	r17, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a74e:	1e ab       	std	Y+54, r17	; 0x36
    a750:	e0 90 6f 25 	lds	r14, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    a754:	e9 ae       	std	Y+57, r14	; 0x39
    a756:	f0 90 70 25 	lds	r15, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a75a:	fa ae       	std	Y+58, r15	; 0x3a
    a75c:	00 91 6d 25 	lds	r16, 0x256D	; 0x80256d <g_adc_silence_volt_1000>
    a760:	0b af       	std	Y+59, r16	; 0x3b
    a762:	10 91 6e 25 	lds	r17, 0x256E	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a766:	1c af       	std	Y+60, r17	; 0x3c
    a768:	00 91 6b 25 	lds	r16, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    a76c:	10 91 6c 25 	lds	r17, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
    a770:	c0 90 f1 25 	lds	r12, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    a774:	d0 90 f2 25 	lds	r13, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    a778:	e0 90 f3 25 	lds	r14, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    a77c:	f0 90 f4 25 	lds	r15, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
    a780:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    a784:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    a788:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    a78c:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
    a790:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    a794:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
    a798:	89 87       	std	Y+9, r24	; 0x09
    a79a:	9a 87       	std	Y+10, r25	; 0x0a
    a79c:	a0 91 e3 25 	lds	r26, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    a7a0:	b0 91 e4 25 	lds	r27, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
    a7a4:	af ab       	std	Y+55, r26	; 0x37
    a7a6:	b8 af       	std	Y+56, r27	; 0x38
    a7a8:	b0 91 42 26 	lds	r27, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    a7ac:	bd af       	std	Y+61, r27	; 0x3d
    a7ae:	e0 91 43 26 	lds	r30, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
    a7b2:	ee af       	std	Y+62, r30	; 0x3e
    a7b4:	f0 91 40 26 	lds	r31, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    a7b8:	ff af       	std	Y+63, r31	; 0x3f
    a7ba:	70 91 41 26 	lds	r23, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
    a7be:	21 96       	adiw	r28, 0x01	; 1
    a7c0:	7f af       	std	Y+63, r23	; 0x3f
    a7c2:	21 97       	sbiw	r28, 0x01	; 1
    a7c4:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    a7c8:	22 96       	adiw	r28, 0x02	; 2
    a7ca:	8f af       	std	Y+63, r24	; 0x3f
    a7cc:	22 97       	sbiw	r28, 0x02	; 2
    a7ce:	90 91 3f 26 	lds	r25, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
    a7d2:	23 96       	adiw	r28, 0x03	; 3
    a7d4:	9f af       	std	Y+63, r25	; 0x3f
    a7d6:	23 97       	sbiw	r28, 0x03	; 3
    a7d8:	a0 91 3c 26 	lds	r26, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    a7dc:	b0 91 3d 26 	lds	r27, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
    a7e0:	ad 87       	std	Y+13, r26	; 0x0d
    a7e2:	be 87       	std	Y+14, r27	; 0x0e
    a7e4:	e0 91 3a 26 	lds	r30, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    a7e8:	f0 91 3b 26 	lds	r31, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
    a7ec:	e9 8b       	std	Y+17, r30	; 0x11
    a7ee:	fa 8b       	std	Y+18, r31	; 0x12
    a7f0:	80 91 38 26 	lds	r24, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    a7f4:	90 91 39 26 	lds	r25, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
    a7f8:	8d 8b       	std	Y+21, r24	; 0x15
    a7fa:	9e 8b       	std	Y+22, r25	; 0x16
    a7fc:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    a800:	24 96       	adiw	r28, 0x04	; 4
    a802:	9f af       	std	Y+63, r25	; 0x3f
    a804:	24 97       	sbiw	r28, 0x04	; 4
    a806:	a0 91 37 26 	lds	r26, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
    a80a:	25 96       	adiw	r28, 0x05	; 5
    a80c:	af af       	std	Y+63, r26	; 0x3f
    a80e:	25 97       	sbiw	r28, 0x05	; 5
    a810:	b0 91 34 26 	lds	r27, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    a814:	26 96       	adiw	r28, 0x06	; 6
    a816:	bf af       	std	Y+63, r27	; 0x3f
    a818:	26 97       	sbiw	r28, 0x06	; 6
    a81a:	e0 91 35 26 	lds	r30, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
    a81e:	27 96       	adiw	r28, 0x07	; 7
    a820:	ef af       	std	Y+63, r30	; 0x3f
    a822:	27 97       	sbiw	r28, 0x07	; 7
    a824:	f0 91 32 26 	lds	r31, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    a828:	28 96       	adiw	r28, 0x08	; 8
    a82a:	ff af       	std	Y+63, r31	; 0x3f
    a82c:	28 97       	sbiw	r28, 0x08	; 8
    a82e:	70 91 33 26 	lds	r23, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
    a832:	29 96       	adiw	r28, 0x09	; 9
    a834:	7f af       	std	Y+63, r23	; 0x3f
    a836:	29 97       	sbiw	r28, 0x09	; 9
    a838:	80 91 2e 26 	lds	r24, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    a83c:	90 91 2f 26 	lds	r25, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    a840:	a0 91 30 26 	lds	r26, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    a844:	b0 91 31 26 	lds	r27, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    a848:	89 8f       	std	Y+25, r24	; 0x19
    a84a:	9a 8f       	std	Y+26, r25	; 0x1a
    a84c:	ab 8f       	std	Y+27, r26	; 0x1b
    a84e:	bc 8f       	std	Y+28, r27	; 0x1c
    a850:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    a854:	90 91 2b 26 	lds	r25, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    a858:	a0 91 2c 26 	lds	r26, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    a85c:	b0 91 2d 26 	lds	r27, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
    a860:	8d 8f       	std	Y+29, r24	; 0x1d
    a862:	9e 8f       	std	Y+30, r25	; 0x1e
    a864:	af 8f       	std	Y+31, r26	; 0x1f
    a866:	b8 a3       	std	Y+32, r27	; 0x20
    a868:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    a86c:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    a870:	a0 91 28 26 	lds	r26, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    a874:	b0 91 29 26 	lds	r27, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    a878:	89 a3       	std	Y+33, r24	; 0x21
    a87a:	9a a3       	std	Y+34, r25	; 0x22
    a87c:	ab a3       	std	Y+35, r26	; 0x23
    a87e:	bc a3       	std	Y+36, r27	; 0x24
    a880:	90 91 48 26 	lds	r25, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    a884:	2a 96       	adiw	r28, 0x0a	; 10
    a886:	9f af       	std	Y+63, r25	; 0x3f
    a888:	2a 97       	sbiw	r28, 0x0a	; 10
    a88a:	a0 91 49 26 	lds	r26, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
    a88e:	2b 96       	adiw	r28, 0x0b	; 11
    a890:	af af       	std	Y+63, r26	; 0x3f
    a892:	2b 97       	sbiw	r28, 0x0b	; 11
    a894:	e0 91 44 26 	lds	r30, 0x2644	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    a898:	f0 91 45 26 	lds	r31, 0x2645	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
    a89c:	ed a3       	std	Y+37, r30	; 0x25
    a89e:	fe a3       	std	Y+38, r31	; 0x26
    a8a0:	f0 91 20 26 	lds	r31, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    a8a4:	2c 96       	adiw	r28, 0x0c	; 12
    a8a6:	ff af       	std	Y+63, r31	; 0x3f
    a8a8:	2c 97       	sbiw	r28, 0x0c	; 12
    a8aa:	70 91 21 26 	lds	r23, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    a8ae:	2d 96       	adiw	r28, 0x0d	; 13
    a8b0:	7f af       	std	Y+63, r23	; 0x3f
    a8b2:	2d 97       	sbiw	r28, 0x0d	; 13
    a8b4:	80 91 1e 26 	lds	r24, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    a8b8:	2e 96       	adiw	r28, 0x0e	; 14
    a8ba:	8f af       	std	Y+63, r24	; 0x3f
    a8bc:	2e 97       	sbiw	r28, 0x0e	; 14
    a8be:	90 91 1f 26 	lds	r25, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    a8c2:	2f 96       	adiw	r28, 0x0f	; 15
    a8c4:	9f af       	std	Y+63, r25	; 0x3f
    a8c6:	2f 97       	sbiw	r28, 0x0f	; 15
    a8c8:	a0 91 1c 26 	lds	r26, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    a8cc:	60 96       	adiw	r28, 0x10	; 16
    a8ce:	af af       	std	Y+63, r26	; 0x3f
    a8d0:	60 97       	sbiw	r28, 0x10	; 16
    a8d2:	b0 91 1d 26 	lds	r27, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
    a8d6:	61 96       	adiw	r28, 0x11	; 17
    a8d8:	bf af       	std	Y+63, r27	; 0x3f
    a8da:	61 97       	sbiw	r28, 0x11	; 17
    a8dc:	80 91 18 26 	lds	r24, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    a8e0:	90 91 19 26 	lds	r25, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    a8e4:	a0 91 1a 26 	lds	r26, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    a8e8:	b0 91 1b 26 	lds	r27, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    a8ec:	8f a3       	std	Y+39, r24	; 0x27
    a8ee:	98 a7       	std	Y+40, r25	; 0x28
    a8f0:	a9 a7       	std	Y+41, r26	; 0x29
    a8f2:	ba a7       	std	Y+42, r27	; 0x2a
    a8f4:	80 91 14 26 	lds	r24, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    a8f8:	90 91 15 26 	lds	r25, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    a8fc:	a0 91 16 26 	lds	r26, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    a900:	b0 91 17 26 	lds	r27, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
    a904:	8b a7       	std	Y+43, r24	; 0x2b
    a906:	9c a7       	std	Y+44, r25	; 0x2c
    a908:	ad a7       	std	Y+45, r26	; 0x2d
    a90a:	be a7       	std	Y+46, r27	; 0x2e
    a90c:	80 91 10 26 	lds	r24, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    a910:	90 91 11 26 	lds	r25, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    a914:	a0 91 12 26 	lds	r26, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    a918:	b0 91 13 26 	lds	r27, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    a91c:	8f a7       	std	Y+47, r24	; 0x2f
    a91e:	98 ab       	std	Y+48, r25	; 0x30
    a920:	a9 ab       	std	Y+49, r26	; 0x31
    a922:	ba ab       	std	Y+50, r27	; 0x32
    a924:	6f bf       	out	0x3f, r22	; 63
    a926:	5f 93       	push	r21
    a928:	4f 93       	push	r20
    a92a:	3f 93       	push	r19
    a92c:	2f 93       	push	r18
    a92e:	63 96       	adiw	r28, 0x13	; 19
    a930:	9f ad       	ldd	r25, Y+63	; 0x3f
    a932:	63 97       	sbiw	r28, 0x13	; 19
    a934:	9f 93       	push	r25
    a936:	62 96       	adiw	r28, 0x12	; 18
    a938:	af ad       	ldd	r26, Y+63	; 0x3f
    a93a:	62 97       	sbiw	r28, 0x12	; 18
    a93c:	af 93       	push	r26
    a93e:	d3 01       	movw	r26, r6
    a940:	c2 01       	movw	r24, r4
    a942:	07 2e       	mov	r0, r23
    a944:	7a e0       	ldi	r23, 0x0A	; 10
    a946:	b6 95       	lsr	r27
    a948:	a7 95       	ror	r26
    a94a:	97 95       	ror	r25
    a94c:	87 95       	ror	r24
    a94e:	7a 95       	dec	r23
    a950:	d1 f7       	brne	.-12     	; 0xa946 <main+0x740>
    a952:	70 2d       	mov	r23, r0
    a954:	bf 93       	push	r27
    a956:	af 93       	push	r26
    a958:	9f 93       	push	r25
    a95a:	8f 93       	push	r24
    a95c:	ec ee       	ldi	r30, 0xEC	; 236
    a95e:	ff e2       	ldi	r31, 0x2F	; 47
    a960:	ff 93       	push	r31
    a962:	ef 93       	push	r30
    a964:	1f 92       	push	r1
    a966:	80 e4       	ldi	r24, 0x40	; 64
    a968:	8f 93       	push	r24
    a96a:	3f 92       	push	r3
    a96c:	2f 92       	push	r2
    a96e:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a972:	81 34       	cpi	r24, 0x41	; 65
    a974:	91 05       	cpc	r25, r1
    a976:	10 f0       	brcs	.+4      	; 0xa97c <main+0x776>
    a978:	80 e4       	ldi	r24, 0x40	; 64
    a97a:	90 e0       	ldi	r25, 0x00	; 0
    a97c:	40 e0       	ldi	r20, 0x00	; 0
    a97e:	68 2f       	mov	r22, r24
    a980:	c1 01       	movw	r24, r2
    a982:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a986:	3c ad       	ldd	r19, Y+60	; 0x3c
    a988:	3f 93       	push	r19
    a98a:	4b ad       	ldd	r20, Y+59	; 0x3b
    a98c:	4f 93       	push	r20
    a98e:	5a ad       	ldd	r21, Y+58	; 0x3a
    a990:	5f 93       	push	r21
    a992:	69 ad       	ldd	r22, Y+57	; 0x39
    a994:	6f 93       	push	r22
    a996:	7e a9       	ldd	r23, Y+54	; 0x36
    a998:	7f 93       	push	r23
    a99a:	8d a9       	ldd	r24, Y+53	; 0x35
    a99c:	8f 93       	push	r24
    a99e:	a2 ec       	ldi	r26, 0xC2	; 194
    a9a0:	bf e2       	ldi	r27, 0x2F	; 47
    a9a2:	bf 93       	push	r27
    a9a4:	af 93       	push	r26
    a9a6:	1f 92       	push	r1
    a9a8:	80 e4       	ldi	r24, 0x40	; 64
    a9aa:	8f 93       	push	r24
    a9ac:	3f 92       	push	r3
    a9ae:	2f 92       	push	r2
    a9b0:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    a9b4:	81 34       	cpi	r24, 0x41	; 65
    a9b6:	91 05       	cpc	r25, r1
    a9b8:	10 f0       	brcs	.+4      	; 0xa9be <main+0x7b8>
    a9ba:	80 e4       	ldi	r24, 0x40	; 64
    a9bc:	90 e0       	ldi	r25, 0x00	; 0
    a9be:	40 e0       	ldi	r20, 0x00	; 0
    a9c0:	68 2f       	mov	r22, r24
    a9c2:	c1 01       	movw	r24, r2
    a9c4:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a9c8:	c8 01       	movw	r24, r16
    a9ca:	11 23       	and	r17, r17
    a9cc:	24 f4       	brge	.+8      	; 0xa9d6 <main+0x7d0>
    a9ce:	88 27       	eor	r24, r24
    a9d0:	99 27       	eor	r25, r25
    a9d2:	80 1b       	sub	r24, r16
    a9d4:	91 0b       	sbc	r25, r17
    a9d6:	64 e6       	ldi	r22, 0x64	; 100
    a9d8:	70 e0       	ldi	r23, 0x00	; 0
    a9da:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    a9de:	2d b7       	in	r18, 0x3d	; 61
    a9e0:	3e b7       	in	r19, 0x3e	; 62
    a9e2:	24 5e       	subi	r18, 0xE4	; 228
    a9e4:	3f 4f       	sbci	r19, 0xFF	; 255
    a9e6:	2d bf       	out	0x3d, r18	; 61
    a9e8:	3e bf       	out	0x3e, r19	; 62
    a9ea:	11 23       	and	r17, r17
    a9ec:	14 f4       	brge	.+4      	; 0xa9f2 <main+0x7ec>
    a9ee:	2d e2       	ldi	r18, 0x2D	; 45
    a9f0:	01 c0       	rjmp	.+2      	; 0xa9f4 <main+0x7ee>
    a9f2:	2b e2       	ldi	r18, 0x2B	; 43
    a9f4:	9f 93       	push	r25
    a9f6:	8f 93       	push	r24
    a9f8:	7f 93       	push	r23
    a9fa:	6f 93       	push	r22
    a9fc:	82 2f       	mov	r24, r18
    a9fe:	02 2e       	mov	r0, r18
    aa00:	00 0c       	add	r0, r0
    aa02:	99 0b       	sbc	r25, r25
    aa04:	9f 93       	push	r25
    aa06:	2f 93       	push	r18
    aa08:	4a ea       	ldi	r20, 0xAA	; 170
    aa0a:	5f e2       	ldi	r21, 0x2F	; 47
    aa0c:	5f 93       	push	r21
    aa0e:	4f 93       	push	r20
    aa10:	1f 92       	push	r1
    aa12:	80 e4       	ldi	r24, 0x40	; 64
    aa14:	8f 93       	push	r24
    aa16:	3f 92       	push	r3
    aa18:	2f 92       	push	r2
    aa1a:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    aa1e:	81 34       	cpi	r24, 0x41	; 65
    aa20:	91 05       	cpc	r25, r1
    aa22:	10 f0       	brcs	.+4      	; 0xaa28 <main+0x822>
    aa24:	80 e4       	ldi	r24, 0x40	; 64
    aa26:	90 e0       	ldi	r25, 0x00	; 0
    aa28:	40 e0       	ldi	r20, 0x00	; 0
    aa2a:	68 2f       	mov	r22, r24
    aa2c:	c1 01       	movw	r24, r2
    aa2e:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    aa32:	c5 01       	movw	r24, r10
    aa34:	b4 01       	movw	r22, r8
    aa36:	24 e6       	ldi	r18, 0x64	; 100
    aa38:	30 e0       	ldi	r19, 0x00	; 0
    aa3a:	40 e0       	ldi	r20, 0x00	; 0
    aa3c:	50 e0       	ldi	r21, 0x00	; 0
    aa3e:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    aa42:	2d ab       	std	Y+53, r18	; 0x35
    aa44:	3e ab       	std	Y+54, r19	; 0x36
    aa46:	84 2e       	mov	r8, r20
    aa48:	95 2e       	mov	r9, r21
    aa4a:	a6 2e       	mov	r10, r22
    aa4c:	b7 2e       	mov	r11, r23
    aa4e:	08 2f       	mov	r16, r24
    aa50:	19 2f       	mov	r17, r25
    aa52:	c7 01       	movw	r24, r14
    aa54:	b6 01       	movw	r22, r12
    aa56:	ff 20       	and	r15, r15
    aa58:	3c f4       	brge	.+14     	; 0xaa68 <main+0x862>
    aa5a:	66 27       	eor	r22, r22
    aa5c:	77 27       	eor	r23, r23
    aa5e:	cb 01       	movw	r24, r22
    aa60:	6c 19       	sub	r22, r12
    aa62:	7d 09       	sbc	r23, r13
    aa64:	8e 09       	sbc	r24, r14
    aa66:	9f 09       	sbc	r25, r15
    aa68:	24 e6       	ldi	r18, 0x64	; 100
    aa6a:	30 e0       	ldi	r19, 0x00	; 0
    aa6c:	40 e0       	ldi	r20, 0x00	; 0
    aa6e:	50 e0       	ldi	r21, 0x00	; 0
    aa70:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    aa74:	ad b7       	in	r26, 0x3d	; 61
    aa76:	be b7       	in	r27, 0x3e	; 62
    aa78:	1c 96       	adiw	r26, 0x0c	; 12
    aa7a:	ad bf       	out	0x3d, r26	; 61
    aa7c:	be bf       	out	0x3e, r27	; 62
    aa7e:	ff 20       	and	r15, r15
    aa80:	14 f4       	brge	.+4      	; 0xaa86 <main+0x880>
    aa82:	ed e2       	ldi	r30, 0x2D	; 45
    aa84:	01 c0       	rjmp	.+2      	; 0xaa88 <main+0x882>
    aa86:	eb e2       	ldi	r30, 0x2B	; 43
    aa88:	1f 93       	push	r17
    aa8a:	0f 93       	push	r16
    aa8c:	bf 92       	push	r11
    aa8e:	af 92       	push	r10
    aa90:	9f 92       	push	r9
    aa92:	8f 92       	push	r8
    aa94:	ee a8       	ldd	r14, Y+54	; 0x36
    aa96:	ef 92       	push	r14
    aa98:	fd a8       	ldd	r15, Y+53	; 0x35
    aa9a:	ff 92       	push	r15
    aa9c:	9f 93       	push	r25
    aa9e:	8f 93       	push	r24
    aaa0:	7f 93       	push	r23
    aaa2:	6f 93       	push	r22
    aaa4:	5f 93       	push	r21
    aaa6:	4f 93       	push	r20
    aaa8:	3f 93       	push	r19
    aaaa:	2f 93       	push	r18
    aaac:	8e 2f       	mov	r24, r30
    aaae:	0e 2e       	mov	r0, r30
    aab0:	00 0c       	add	r0, r0
    aab2:	99 0b       	sbc	r25, r25
    aab4:	9f 93       	push	r25
    aab6:	ef 93       	push	r30
    aab8:	08 e7       	ldi	r16, 0x78	; 120
    aaba:	1f e2       	ldi	r17, 0x2F	; 47
    aabc:	1f 93       	push	r17
    aabe:	0f 93       	push	r16
    aac0:	1f 92       	push	r1
    aac2:	80 e4       	ldi	r24, 0x40	; 64
    aac4:	8f 93       	push	r24
    aac6:	3f 92       	push	r3
    aac8:	2f 92       	push	r2
    aaca:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    aace:	81 34       	cpi	r24, 0x41	; 65
    aad0:	91 05       	cpc	r25, r1
    aad2:	10 f0       	brcs	.+4      	; 0xaad8 <main+0x8d2>
    aad4:	80 e4       	ldi	r24, 0x40	; 64
    aad6:	90 e0       	ldi	r25, 0x00	; 0
    aad8:	40 e0       	ldi	r20, 0x00	; 0
    aada:	68 2f       	mov	r22, r24
    aadc:	c1 01       	movw	r24, r2
    aade:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    aae2:	8f a9       	ldd	r24, Y+55	; 0x37
    aae4:	98 ad       	ldd	r25, Y+56	; 0x38
    aae6:	64 e6       	ldi	r22, 0x64	; 100
    aae8:	70 e0       	ldi	r23, 0x00	; 0
    aaea:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    aaee:	e6 2f       	mov	r30, r22
    aaf0:	27 2f       	mov	r18, r23
    aaf2:	38 2f       	mov	r19, r24
    aaf4:	49 2f       	mov	r20, r25
    aaf6:	89 85       	ldd	r24, Y+9	; 0x09
    aaf8:	9a 85       	ldd	r25, Y+10	; 0x0a
    aafa:	99 23       	and	r25, r25
    aafc:	1c f4       	brge	.+6      	; 0xab04 <main+0x8fe>
    aafe:	91 95       	neg	r25
    ab00:	81 95       	neg	r24
    ab02:	91 09       	sbc	r25, r1
    ab04:	64 e6       	ldi	r22, 0x64	; 100
    ab06:	70 e0       	ldi	r23, 0x00	; 0
    ab08:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    ab0c:	ad b7       	in	r26, 0x3d	; 61
    ab0e:	be b7       	in	r27, 0x3e	; 62
    ab10:	58 96       	adiw	r26, 0x18	; 24
    ab12:	ad bf       	out	0x3d, r26	; 61
    ab14:	be bf       	out	0x3e, r27	; 62
    ab16:	e9 84       	ldd	r14, Y+9	; 0x09
    ab18:	fa 84       	ldd	r15, Y+10	; 0x0a
    ab1a:	ff 20       	and	r15, r15
    ab1c:	14 f4       	brge	.+4      	; 0xab22 <main+0x91c>
    ab1e:	5d e2       	ldi	r21, 0x2D	; 45
    ab20:	01 c0       	rjmp	.+2      	; 0xab24 <main+0x91e>
    ab22:	5b e2       	ldi	r21, 0x2B	; 43
    ab24:	4f 93       	push	r20
    ab26:	3f 93       	push	r19
    ab28:	2f 93       	push	r18
    ab2a:	ef 93       	push	r30
    ab2c:	9f 93       	push	r25
    ab2e:	8f 93       	push	r24
    ab30:	7f 93       	push	r23
    ab32:	6f 93       	push	r22
    ab34:	85 2f       	mov	r24, r21
    ab36:	05 2e       	mov	r0, r21
    ab38:	00 0c       	add	r0, r0
    ab3a:	99 0b       	sbc	r25, r25
    ab3c:	9f 93       	push	r25
    ab3e:	5f 93       	push	r21
    ab40:	06 e4       	ldi	r16, 0x46	; 70
    ab42:	1f e2       	ldi	r17, 0x2F	; 47
    ab44:	1f 93       	push	r17
    ab46:	0f 93       	push	r16
    ab48:	1f 92       	push	r1
    ab4a:	80 e4       	ldi	r24, 0x40	; 64
    ab4c:	8f 93       	push	r24
    ab4e:	3f 92       	push	r3
    ab50:	2f 92       	push	r2
    ab52:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    ab56:	81 34       	cpi	r24, 0x41	; 65
    ab58:	91 05       	cpc	r25, r1
    ab5a:	10 f0       	brcs	.+4      	; 0xab60 <main+0x95a>
    ab5c:	80 e4       	ldi	r24, 0x40	; 64
    ab5e:	90 e0       	ldi	r25, 0x00	; 0
    ab60:	40 e0       	ldi	r20, 0x00	; 0
    ab62:	68 2f       	mov	r22, r24
    ab64:	c1 01       	movw	r24, r2
    ab66:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ab6a:	89 89       	ldd	r24, Y+17	; 0x11
    ab6c:	9a 89       	ldd	r25, Y+18	; 0x12
    ab6e:	99 23       	and	r25, r25
    ab70:	1c f4       	brge	.+6      	; 0xab78 <main+0x972>
    ab72:	91 95       	neg	r25
    ab74:	81 95       	neg	r24
    ab76:	91 09       	sbc	r25, r1
    ab78:	68 ee       	ldi	r22, 0xE8	; 232
    ab7a:	73 e0       	ldi	r23, 0x03	; 3
    ab7c:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    ab80:	16 2f       	mov	r17, r22
    ab82:	f7 2f       	mov	r31, r23
    ab84:	e8 2f       	mov	r30, r24
    ab86:	49 2f       	mov	r20, r25
    ab88:	6d b7       	in	r22, 0x3d	; 61
    ab8a:	7e b7       	in	r23, 0x3e	; 62
    ab8c:	60 5f       	subi	r22, 0xF0	; 240
    ab8e:	7f 4f       	sbci	r23, 0xFF	; 255
    ab90:	6d bf       	out	0x3d, r22	; 61
    ab92:	7e bf       	out	0x3e, r23	; 62
    ab94:	e9 88       	ldd	r14, Y+17	; 0x11
    ab96:	fa 88       	ldd	r15, Y+18	; 0x12
    ab98:	ff 20       	and	r15, r15
    ab9a:	14 f4       	brge	.+4      	; 0xaba0 <main+0x99a>
    ab9c:	2d e2       	ldi	r18, 0x2D	; 45
    ab9e:	01 c0       	rjmp	.+2      	; 0xaba2 <main+0x99c>
    aba0:	2b e2       	ldi	r18, 0x2B	; 43
    aba2:	02 2e       	mov	r0, r18
    aba4:	00 0c       	add	r0, r0
    aba6:	33 0b       	sbc	r19, r19
    aba8:	8d 85       	ldd	r24, Y+13	; 0x0d
    abaa:	9e 85       	ldd	r25, Y+14	; 0x0e
    abac:	99 23       	and	r25, r25
    abae:	1c f4       	brge	.+6      	; 0xabb6 <main+0x9b0>
    abb0:	91 95       	neg	r25
    abb2:	81 95       	neg	r24
    abb4:	91 09       	sbc	r25, r1
    abb6:	68 ee       	ldi	r22, 0xE8	; 232
    abb8:	73 e0       	ldi	r23, 0x03	; 3
    abba:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    abbe:	ed 84       	ldd	r14, Y+13	; 0x0d
    abc0:	fe 84       	ldd	r15, Y+14	; 0x0e
    abc2:	ff 20       	and	r15, r15
    abc4:	14 f4       	brge	.+4      	; 0xabca <main+0x9c4>
    abc6:	5d e2       	ldi	r21, 0x2D	; 45
    abc8:	01 c0       	rjmp	.+2      	; 0xabcc <main+0x9c6>
    abca:	5b e2       	ldi	r21, 0x2B	; 43
    abcc:	21 96       	adiw	r28, 0x01	; 1
    abce:	ff ac       	ldd	r15, Y+63	; 0x3f
    abd0:	21 97       	sbiw	r28, 0x01	; 1
    abd2:	ff 92       	push	r15
    abd4:	0f ad       	ldd	r16, Y+63	; 0x3f
    abd6:	0f 93       	push	r16
    abd8:	4f 93       	push	r20
    abda:	ef 93       	push	r30
    abdc:	ff 93       	push	r31
    abde:	1f 93       	push	r17
    abe0:	3f 93       	push	r19
    abe2:	2f 93       	push	r18
    abe4:	1e ad       	ldd	r17, Y+62	; 0x3e
    abe6:	1f 93       	push	r17
    abe8:	ed ac       	ldd	r14, Y+61	; 0x3d
    abea:	ef 92       	push	r14
    abec:	9f 93       	push	r25
    abee:	8f 93       	push	r24
    abf0:	7f 93       	push	r23
    abf2:	6f 93       	push	r22
    abf4:	85 2f       	mov	r24, r21
    abf6:	05 2e       	mov	r0, r21
    abf8:	00 0c       	add	r0, r0
    abfa:	99 0b       	sbc	r25, r25
    abfc:	9f 93       	push	r25
    abfe:	5f 93       	push	r21
    ac00:	02 e1       	ldi	r16, 0x12	; 18
    ac02:	1f e2       	ldi	r17, 0x2F	; 47
    ac04:	1f 93       	push	r17
    ac06:	0f 93       	push	r16
    ac08:	1f 92       	push	r1
    ac0a:	80 e4       	ldi	r24, 0x40	; 64
    ac0c:	8f 93       	push	r24
    ac0e:	3f 92       	push	r3
    ac10:	2f 92       	push	r2
    ac12:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    ac16:	81 34       	cpi	r24, 0x41	; 65
    ac18:	91 05       	cpc	r25, r1
    ac1a:	10 f0       	brcs	.+4      	; 0xac20 <main+0xa1a>
    ac1c:	80 e4       	ldi	r24, 0x40	; 64
    ac1e:	90 e0       	ldi	r25, 0x00	; 0
    ac20:	40 e0       	ldi	r20, 0x00	; 0
    ac22:	68 2f       	mov	r22, r24
    ac24:	c1 01       	movw	r24, r2
    ac26:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ac2a:	8d 89       	ldd	r24, Y+21	; 0x15
    ac2c:	9e 89       	ldd	r25, Y+22	; 0x16
    ac2e:	99 23       	and	r25, r25
    ac30:	1c f4       	brge	.+6      	; 0xac38 <main+0xa32>
    ac32:	91 95       	neg	r25
    ac34:	81 95       	neg	r24
    ac36:	91 09       	sbc	r25, r1
    ac38:	68 ee       	ldi	r22, 0xE8	; 232
    ac3a:	73 e0       	ldi	r23, 0x03	; 3
    ac3c:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    ac40:	4d b7       	in	r20, 0x3d	; 61
    ac42:	5e b7       	in	r21, 0x3e	; 62
    ac44:	4a 5e       	subi	r20, 0xEA	; 234
    ac46:	5f 4f       	sbci	r21, 0xFF	; 255
    ac48:	4d bf       	out	0x3d, r20	; 61
    ac4a:	5e bf       	out	0x3e, r21	; 62
    ac4c:	ed 88       	ldd	r14, Y+21	; 0x15
    ac4e:	fe 88       	ldd	r15, Y+22	; 0x16
    ac50:	ff 20       	and	r15, r15
    ac52:	14 f4       	brge	.+4      	; 0xac58 <main+0xa52>
    ac54:	2d e2       	ldi	r18, 0x2D	; 45
    ac56:	01 c0       	rjmp	.+2      	; 0xac5a <main+0xa54>
    ac58:	2b e2       	ldi	r18, 0x2B	; 43
    ac5a:	23 96       	adiw	r28, 0x03	; 3
    ac5c:	ff ac       	ldd	r15, Y+63	; 0x3f
    ac5e:	23 97       	sbiw	r28, 0x03	; 3
    ac60:	ff 92       	push	r15
    ac62:	22 96       	adiw	r28, 0x02	; 2
    ac64:	0f ad       	ldd	r16, Y+63	; 0x3f
    ac66:	22 97       	sbiw	r28, 0x02	; 2
    ac68:	0f 93       	push	r16
    ac6a:	9f 93       	push	r25
    ac6c:	8f 93       	push	r24
    ac6e:	7f 93       	push	r23
    ac70:	6f 93       	push	r22
    ac72:	82 2f       	mov	r24, r18
    ac74:	02 2e       	mov	r0, r18
    ac76:	00 0c       	add	r0, r0
    ac78:	99 0b       	sbc	r25, r25
    ac7a:	9f 93       	push	r25
    ac7c:	2f 93       	push	r18
    ac7e:	27 ef       	ldi	r18, 0xF7	; 247
    ac80:	3e e2       	ldi	r19, 0x2E	; 46
    ac82:	3f 93       	push	r19
    ac84:	2f 93       	push	r18
    ac86:	1f 92       	push	r1
    ac88:	80 e4       	ldi	r24, 0x40	; 64
    ac8a:	8f 93       	push	r24
    ac8c:	3f 92       	push	r3
    ac8e:	2f 92       	push	r2
    ac90:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    ac94:	81 34       	cpi	r24, 0x41	; 65
    ac96:	91 05       	cpc	r25, r1
    ac98:	10 f0       	brcs	.+4      	; 0xac9e <main+0xa98>
    ac9a:	80 e4       	ldi	r24, 0x40	; 64
    ac9c:	90 e0       	ldi	r25, 0x00	; 0
    ac9e:	40 e0       	ldi	r20, 0x00	; 0
    aca0:	68 2f       	mov	r22, r24
    aca2:	c1 01       	movw	r24, r2
    aca4:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    aca8:	6d 8d       	ldd	r22, Y+29	; 0x1d
    acaa:	7e 8d       	ldd	r23, Y+30	; 0x1e
    acac:	8f 8d       	ldd	r24, Y+31	; 0x1f
    acae:	98 a1       	ldd	r25, Y+32	; 0x20
    acb0:	99 23       	and	r25, r25
    acb2:	3c f4       	brge	.+14     	; 0xacc2 <main+0xabc>
    acb4:	90 95       	com	r25
    acb6:	80 95       	com	r24
    acb8:	70 95       	com	r23
    acba:	61 95       	neg	r22
    acbc:	7f 4f       	sbci	r23, 0xFF	; 255
    acbe:	8f 4f       	sbci	r24, 0xFF	; 255
    acc0:	9f 4f       	sbci	r25, 0xFF	; 255
    acc2:	28 ee       	ldi	r18, 0xE8	; 232
    acc4:	33 e0       	ldi	r19, 0x03	; 3
    acc6:	40 e0       	ldi	r20, 0x00	; 0
    acc8:	50 e0       	ldi	r21, 0x00	; 0
    acca:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    acce:	82 2e       	mov	r8, r18
    acd0:	93 2e       	mov	r9, r19
    acd2:	a4 2e       	mov	r10, r20
    acd4:	b5 2e       	mov	r11, r21
    acd6:	c6 2e       	mov	r12, r22
    acd8:	d7 2e       	mov	r13, r23
    acda:	e8 2e       	mov	r14, r24
    acdc:	f9 2e       	mov	r15, r25
    acde:	6d b7       	in	r22, 0x3d	; 61
    ace0:	7e b7       	in	r23, 0x3e	; 62
    ace2:	62 5f       	subi	r22, 0xF2	; 242
    ace4:	7f 4f       	sbci	r23, 0xFF	; 255
    ace6:	6d bf       	out	0x3d, r22	; 61
    ace8:	7e bf       	out	0x3e, r23	; 62
    acea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    acec:	9e 8d       	ldd	r25, Y+30	; 0x1e
    acee:	af 8d       	ldd	r26, Y+31	; 0x1f
    acf0:	b8 a1       	ldd	r27, Y+32	; 0x20
    acf2:	bb 23       	and	r27, r27
    acf4:	14 f4       	brge	.+4      	; 0xacfa <main+0xaf4>
    acf6:	0d e2       	ldi	r16, 0x2D	; 45
    acf8:	01 c0       	rjmp	.+2      	; 0xacfc <main+0xaf6>
    acfa:	0b e2       	ldi	r16, 0x2B	; 43
    acfc:	00 2e       	mov	r0, r16
    acfe:	00 0c       	add	r0, r0
    ad00:	11 0b       	sbc	r17, r17
    ad02:	69 8d       	ldd	r22, Y+25	; 0x19
    ad04:	7a 8d       	ldd	r23, Y+26	; 0x1a
    ad06:	8b 8d       	ldd	r24, Y+27	; 0x1b
    ad08:	9c 8d       	ldd	r25, Y+28	; 0x1c
    ad0a:	99 23       	and	r25, r25
    ad0c:	3c f4       	brge	.+14     	; 0xad1c <main+0xb16>
    ad0e:	90 95       	com	r25
    ad10:	80 95       	com	r24
    ad12:	70 95       	com	r23
    ad14:	61 95       	neg	r22
    ad16:	7f 4f       	sbci	r23, 0xFF	; 255
    ad18:	8f 4f       	sbci	r24, 0xFF	; 255
    ad1a:	9f 4f       	sbci	r25, 0xFF	; 255
    ad1c:	28 ee       	ldi	r18, 0xE8	; 232
    ad1e:	33 e0       	ldi	r19, 0x03	; 3
    ad20:	40 e0       	ldi	r20, 0x00	; 0
    ad22:	50 e0       	ldi	r21, 0x00	; 0
    ad24:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    ad28:	f8 2f       	mov	r31, r24
    ad2a:	99 87       	std	Y+9, r25	; 0x09
    ad2c:	89 8d       	ldd	r24, Y+25	; 0x19
    ad2e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    ad30:	ab 8d       	ldd	r26, Y+27	; 0x1b
    ad32:	bc 8d       	ldd	r27, Y+28	; 0x1c
    ad34:	bb 23       	and	r27, r27
    ad36:	14 f4       	brge	.+4      	; 0xad3c <main+0xb36>
    ad38:	ed e2       	ldi	r30, 0x2D	; 45
    ad3a:	01 c0       	rjmp	.+2      	; 0xad3e <main+0xb38>
    ad3c:	eb e2       	ldi	r30, 0x2B	; 43
    ad3e:	27 96       	adiw	r28, 0x07	; 7
    ad40:	9f ad       	ldd	r25, Y+63	; 0x3f
    ad42:	27 97       	sbiw	r28, 0x07	; 7
    ad44:	9f 93       	push	r25
    ad46:	26 96       	adiw	r28, 0x06	; 6
    ad48:	af ad       	ldd	r26, Y+63	; 0x3f
    ad4a:	26 97       	sbiw	r28, 0x06	; 6
    ad4c:	af 93       	push	r26
    ad4e:	ff 92       	push	r15
    ad50:	ef 92       	push	r14
    ad52:	df 92       	push	r13
    ad54:	cf 92       	push	r12
    ad56:	bf 92       	push	r11
    ad58:	af 92       	push	r10
    ad5a:	9f 92       	push	r9
    ad5c:	8f 92       	push	r8
    ad5e:	1f 93       	push	r17
    ad60:	0f 93       	push	r16
    ad62:	25 96       	adiw	r28, 0x05	; 5
    ad64:	ef ac       	ldd	r14, Y+63	; 0x3f
    ad66:	25 97       	sbiw	r28, 0x05	; 5
    ad68:	ef 92       	push	r14
    ad6a:	24 96       	adiw	r28, 0x04	; 4
    ad6c:	ff ac       	ldd	r15, Y+63	; 0x3f
    ad6e:	24 97       	sbiw	r28, 0x04	; 4
    ad70:	ff 92       	push	r15
    ad72:	09 85       	ldd	r16, Y+9	; 0x09
    ad74:	0f 93       	push	r16
    ad76:	ff 93       	push	r31
    ad78:	7f 93       	push	r23
    ad7a:	6f 93       	push	r22
    ad7c:	5f 93       	push	r21
    ad7e:	4f 93       	push	r20
    ad80:	3f 93       	push	r19
    ad82:	2f 93       	push	r18
    ad84:	8e 2f       	mov	r24, r30
    ad86:	0e 2e       	mov	r0, r30
    ad88:	00 0c       	add	r0, r0
    ad8a:	99 0b       	sbc	r25, r25
    ad8c:	9f 93       	push	r25
    ad8e:	ef 93       	push	r30
    ad90:	2c eb       	ldi	r18, 0xBC	; 188
    ad92:	3e e2       	ldi	r19, 0x2E	; 46
    ad94:	3f 93       	push	r19
    ad96:	2f 93       	push	r18
    ad98:	1f 92       	push	r1
    ad9a:	80 e4       	ldi	r24, 0x40	; 64
    ad9c:	8f 93       	push	r24
    ad9e:	3f 92       	push	r3
    ada0:	2f 92       	push	r2
    ada2:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    ada6:	81 34       	cpi	r24, 0x41	; 65
    ada8:	91 05       	cpc	r25, r1
    adaa:	10 f0       	brcs	.+4      	; 0xadb0 <main+0xbaa>
    adac:	80 e4       	ldi	r24, 0x40	; 64
    adae:	90 e0       	ldi	r25, 0x00	; 0
    adb0:	40 e0       	ldi	r20, 0x00	; 0
    adb2:	68 2f       	mov	r22, r24
    adb4:	c1 01       	movw	r24, r2
    adb6:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    adba:	69 a1       	ldd	r22, Y+33	; 0x21
    adbc:	7a a1       	ldd	r23, Y+34	; 0x22
    adbe:	8b a1       	ldd	r24, Y+35	; 0x23
    adc0:	9c a1       	ldd	r25, Y+36	; 0x24
    adc2:	99 23       	and	r25, r25
    adc4:	3c f4       	brge	.+14     	; 0xadd4 <main+0xbce>
    adc6:	90 95       	com	r25
    adc8:	80 95       	com	r24
    adca:	70 95       	com	r23
    adcc:	61 95       	neg	r22
    adce:	7f 4f       	sbci	r23, 0xFF	; 255
    add0:	8f 4f       	sbci	r24, 0xFF	; 255
    add2:	9f 4f       	sbci	r25, 0xFF	; 255
    add4:	28 ee       	ldi	r18, 0xE8	; 232
    add6:	33 e0       	ldi	r19, 0x03	; 3
    add8:	40 e0       	ldi	r20, 0x00	; 0
    adda:	50 e0       	ldi	r21, 0x00	; 0
    addc:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    ade0:	ad b7       	in	r26, 0x3d	; 61
    ade2:	be b7       	in	r27, 0x3e	; 62
    ade4:	5e 96       	adiw	r26, 0x1e	; 30
    ade6:	ad bf       	out	0x3d, r26	; 61
    ade8:	be bf       	out	0x3e, r27	; 62
    adea:	e9 a0       	ldd	r14, Y+33	; 0x21
    adec:	fa a0       	ldd	r15, Y+34	; 0x22
    adee:	0b a1       	ldd	r16, Y+35	; 0x23
    adf0:	1c a1       	ldd	r17, Y+36	; 0x24
    adf2:	11 23       	and	r17, r17
    adf4:	14 f4       	brge	.+4      	; 0xadfa <main+0xbf4>
    adf6:	ed e2       	ldi	r30, 0x2D	; 45
    adf8:	01 c0       	rjmp	.+2      	; 0xadfc <main+0xbf6>
    adfa:	eb e2       	ldi	r30, 0x2B	; 43
    adfc:	29 96       	adiw	r28, 0x09	; 9
    adfe:	ff ac       	ldd	r15, Y+63	; 0x3f
    ae00:	29 97       	sbiw	r28, 0x09	; 9
    ae02:	ff 92       	push	r15
    ae04:	28 96       	adiw	r28, 0x08	; 8
    ae06:	0f ad       	ldd	r16, Y+63	; 0x3f
    ae08:	28 97       	sbiw	r28, 0x08	; 8
    ae0a:	0f 93       	push	r16
    ae0c:	9f 93       	push	r25
    ae0e:	8f 93       	push	r24
    ae10:	7f 93       	push	r23
    ae12:	6f 93       	push	r22
    ae14:	5f 93       	push	r21
    ae16:	4f 93       	push	r20
    ae18:	3f 93       	push	r19
    ae1a:	2f 93       	push	r18
    ae1c:	8e 2f       	mov	r24, r30
    ae1e:	0e 2e       	mov	r0, r30
    ae20:	00 0c       	add	r0, r0
    ae22:	99 0b       	sbc	r25, r25
    ae24:	9f 93       	push	r25
    ae26:	ef 93       	push	r30
    ae28:	8e e9       	ldi	r24, 0x9E	; 158
    ae2a:	9e e2       	ldi	r25, 0x2E	; 46
    ae2c:	9f 93       	push	r25
    ae2e:	8f 93       	push	r24
    ae30:	1f 92       	push	r1
    ae32:	80 e4       	ldi	r24, 0x40	; 64
    ae34:	8f 93       	push	r24
    ae36:	3f 92       	push	r3
    ae38:	2f 92       	push	r2
    ae3a:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    ae3e:	81 34       	cpi	r24, 0x41	; 65
    ae40:	91 05       	cpc	r25, r1
    ae42:	10 f0       	brcs	.+4      	; 0xae48 <main+0xc42>
    ae44:	80 e4       	ldi	r24, 0x40	; 64
    ae46:	90 e0       	ldi	r25, 0x00	; 0
    ae48:	40 e0       	ldi	r20, 0x00	; 0
    ae4a:	68 2f       	mov	r22, r24
    ae4c:	c1 01       	movw	r24, r2
    ae4e:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ae52:	6b a5       	ldd	r22, Y+43	; 0x2b
    ae54:	7c a5       	ldd	r23, Y+44	; 0x2c
    ae56:	8d a5       	ldd	r24, Y+45	; 0x2d
    ae58:	9e a5       	ldd	r25, Y+46	; 0x2e
    ae5a:	99 23       	and	r25, r25
    ae5c:	3c f4       	brge	.+14     	; 0xae6c <main+0xc66>
    ae5e:	90 95       	com	r25
    ae60:	80 95       	com	r24
    ae62:	70 95       	com	r23
    ae64:	61 95       	neg	r22
    ae66:	7f 4f       	sbci	r23, 0xFF	; 255
    ae68:	8f 4f       	sbci	r24, 0xFF	; 255
    ae6a:	9f 4f       	sbci	r25, 0xFF	; 255
    ae6c:	28 ee       	ldi	r18, 0xE8	; 232
    ae6e:	33 e0       	ldi	r19, 0x03	; 3
    ae70:	40 e0       	ldi	r20, 0x00	; 0
    ae72:	50 e0       	ldi	r21, 0x00	; 0
    ae74:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    ae78:	82 2e       	mov	r8, r18
    ae7a:	93 2e       	mov	r9, r19
    ae7c:	a4 2e       	mov	r10, r20
    ae7e:	b5 2e       	mov	r11, r21
    ae80:	c6 2e       	mov	r12, r22
    ae82:	d7 2e       	mov	r13, r23
    ae84:	e8 2e       	mov	r14, r24
    ae86:	f9 2e       	mov	r15, r25
    ae88:	2d b7       	in	r18, 0x3d	; 61
    ae8a:	3e b7       	in	r19, 0x3e	; 62
    ae8c:	2e 5e       	subi	r18, 0xEE	; 238
    ae8e:	3f 4f       	sbci	r19, 0xFF	; 255
    ae90:	2d bf       	out	0x3d, r18	; 61
    ae92:	3e bf       	out	0x3e, r19	; 62
    ae94:	4b a5       	ldd	r20, Y+43	; 0x2b
    ae96:	5c a5       	ldd	r21, Y+44	; 0x2c
    ae98:	6d a5       	ldd	r22, Y+45	; 0x2d
    ae9a:	7e a5       	ldd	r23, Y+46	; 0x2e
    ae9c:	77 23       	and	r23, r23
    ae9e:	14 f4       	brge	.+4      	; 0xaea4 <main+0xc9e>
    aea0:	0d e2       	ldi	r16, 0x2D	; 45
    aea2:	01 c0       	rjmp	.+2      	; 0xaea6 <main+0xca0>
    aea4:	0b e2       	ldi	r16, 0x2B	; 43
    aea6:	00 2e       	mov	r0, r16
    aea8:	00 0c       	add	r0, r0
    aeaa:	11 0b       	sbc	r17, r17
    aeac:	6f a1       	ldd	r22, Y+39	; 0x27
    aeae:	78 a5       	ldd	r23, Y+40	; 0x28
    aeb0:	89 a5       	ldd	r24, Y+41	; 0x29
    aeb2:	9a a5       	ldd	r25, Y+42	; 0x2a
    aeb4:	99 23       	and	r25, r25
    aeb6:	3c f4       	brge	.+14     	; 0xaec6 <main+0xcc0>
    aeb8:	90 95       	com	r25
    aeba:	80 95       	com	r24
    aebc:	70 95       	com	r23
    aebe:	61 95       	neg	r22
    aec0:	7f 4f       	sbci	r23, 0xFF	; 255
    aec2:	8f 4f       	sbci	r24, 0xFF	; 255
    aec4:	9f 4f       	sbci	r25, 0xFF	; 255
    aec6:	28 ee       	ldi	r18, 0xE8	; 232
    aec8:	33 e0       	ldi	r19, 0x03	; 3
    aeca:	40 e0       	ldi	r20, 0x00	; 0
    aecc:	50 e0       	ldi	r21, 0x00	; 0
    aece:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    aed2:	f8 2f       	mov	r31, r24
    aed4:	99 87       	std	Y+9, r25	; 0x09
    aed6:	8f a1       	ldd	r24, Y+39	; 0x27
    aed8:	98 a5       	ldd	r25, Y+40	; 0x28
    aeda:	a9 a5       	ldd	r26, Y+41	; 0x29
    aedc:	ba a5       	ldd	r27, Y+42	; 0x2a
    aede:	bb 23       	and	r27, r27
    aee0:	14 f4       	brge	.+4      	; 0xaee6 <main+0xce0>
    aee2:	ed e2       	ldi	r30, 0x2D	; 45
    aee4:	01 c0       	rjmp	.+2      	; 0xaee8 <main+0xce2>
    aee6:	eb e2       	ldi	r30, 0x2B	; 43
    aee8:	2f 96       	adiw	r28, 0x0f	; 15
    aeea:	9f ad       	ldd	r25, Y+63	; 0x3f
    aeec:	2f 97       	sbiw	r28, 0x0f	; 15
    aeee:	9f 93       	push	r25
    aef0:	2e 96       	adiw	r28, 0x0e	; 14
    aef2:	af ad       	ldd	r26, Y+63	; 0x3f
    aef4:	2e 97       	sbiw	r28, 0x0e	; 14
    aef6:	af 93       	push	r26
    aef8:	ff 92       	push	r15
    aefa:	ef 92       	push	r14
    aefc:	df 92       	push	r13
    aefe:	cf 92       	push	r12
    af00:	bf 92       	push	r11
    af02:	af 92       	push	r10
    af04:	9f 92       	push	r9
    af06:	8f 92       	push	r8
    af08:	1f 93       	push	r17
    af0a:	0f 93       	push	r16
    af0c:	2d 96       	adiw	r28, 0x0d	; 13
    af0e:	ef ac       	ldd	r14, Y+63	; 0x3f
    af10:	2d 97       	sbiw	r28, 0x0d	; 13
    af12:	ef 92       	push	r14
    af14:	2c 96       	adiw	r28, 0x0c	; 12
    af16:	ff ac       	ldd	r15, Y+63	; 0x3f
    af18:	2c 97       	sbiw	r28, 0x0c	; 12
    af1a:	ff 92       	push	r15
    af1c:	09 85       	ldd	r16, Y+9	; 0x09
    af1e:	0f 93       	push	r16
    af20:	ff 93       	push	r31
    af22:	7f 93       	push	r23
    af24:	6f 93       	push	r22
    af26:	5f 93       	push	r21
    af28:	4f 93       	push	r20
    af2a:	3f 93       	push	r19
    af2c:	2f 93       	push	r18
    af2e:	8e 2f       	mov	r24, r30
    af30:	0e 2e       	mov	r0, r30
    af32:	00 0c       	add	r0, r0
    af34:	99 0b       	sbc	r25, r25
    af36:	9f 93       	push	r25
    af38:	ef 93       	push	r30
    af3a:	85 e6       	ldi	r24, 0x65	; 101
    af3c:	9e e2       	ldi	r25, 0x2E	; 46
    af3e:	9f 93       	push	r25
    af40:	8f 93       	push	r24
    af42:	1f 92       	push	r1
    af44:	80 e4       	ldi	r24, 0x40	; 64
    af46:	8f 93       	push	r24
    af48:	3f 92       	push	r3
    af4a:	2f 92       	push	r2
    af4c:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    af50:	81 34       	cpi	r24, 0x41	; 65
    af52:	91 05       	cpc	r25, r1
    af54:	10 f0       	brcs	.+4      	; 0xaf5a <main+0xd54>
    af56:	80 e4       	ldi	r24, 0x40	; 64
    af58:	90 e0       	ldi	r25, 0x00	; 0
    af5a:	40 e0       	ldi	r20, 0x00	; 0
    af5c:	68 2f       	mov	r22, r24
    af5e:	c1 01       	movw	r24, r2
    af60:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    af64:	6f a5       	ldd	r22, Y+47	; 0x2f
    af66:	78 a9       	ldd	r23, Y+48	; 0x30
    af68:	89 a9       	ldd	r24, Y+49	; 0x31
    af6a:	9a a9       	ldd	r25, Y+50	; 0x32
    af6c:	99 23       	and	r25, r25
    af6e:	3c f4       	brge	.+14     	; 0xaf7e <main+0xd78>
    af70:	90 95       	com	r25
    af72:	80 95       	com	r24
    af74:	70 95       	com	r23
    af76:	61 95       	neg	r22
    af78:	7f 4f       	sbci	r23, 0xFF	; 255
    af7a:	8f 4f       	sbci	r24, 0xFF	; 255
    af7c:	9f 4f       	sbci	r25, 0xFF	; 255
    af7e:	28 ee       	ldi	r18, 0xE8	; 232
    af80:	33 e0       	ldi	r19, 0x03	; 3
    af82:	40 e0       	ldi	r20, 0x00	; 0
    af84:	50 e0       	ldi	r21, 0x00	; 0
    af86:	0e 94 19 62 	call	0xc432	; 0xc432 <__divmodsi4>
    af8a:	ad b7       	in	r26, 0x3d	; 61
    af8c:	be b7       	in	r27, 0x3e	; 62
    af8e:	5e 96       	adiw	r26, 0x1e	; 30
    af90:	ad bf       	out	0x3d, r26	; 61
    af92:	be bf       	out	0x3e, r27	; 62
    af94:	ef a4       	ldd	r14, Y+47	; 0x2f
    af96:	f8 a8       	ldd	r15, Y+48	; 0x30
    af98:	09 a9       	ldd	r16, Y+49	; 0x31
    af9a:	1a a9       	ldd	r17, Y+50	; 0x32
    af9c:	11 23       	and	r17, r17
    af9e:	14 f4       	brge	.+4      	; 0xafa4 <main+0xd9e>
    afa0:	ed e2       	ldi	r30, 0x2D	; 45
    afa2:	01 c0       	rjmp	.+2      	; 0xafa6 <main+0xda0>
    afa4:	eb e2       	ldi	r30, 0x2B	; 43
    afa6:	61 96       	adiw	r28, 0x11	; 17
    afa8:	ff ac       	ldd	r15, Y+63	; 0x3f
    afaa:	61 97       	sbiw	r28, 0x11	; 17
    afac:	ff 92       	push	r15
    afae:	60 96       	adiw	r28, 0x10	; 16
    afb0:	0f ad       	ldd	r16, Y+63	; 0x3f
    afb2:	60 97       	sbiw	r28, 0x10	; 16
    afb4:	0f 93       	push	r16
    afb6:	9f 93       	push	r25
    afb8:	8f 93       	push	r24
    afba:	7f 93       	push	r23
    afbc:	6f 93       	push	r22
    afbe:	5f 93       	push	r21
    afc0:	4f 93       	push	r20
    afc2:	3f 93       	push	r19
    afc4:	2f 93       	push	r18
    afc6:	8e 2f       	mov	r24, r30
    afc8:	0e 2e       	mov	r0, r30
    afca:	00 0c       	add	r0, r0
    afcc:	99 0b       	sbc	r25, r25
    afce:	9f 93       	push	r25
    afd0:	ef 93       	push	r30
    afd2:	87 e4       	ldi	r24, 0x47	; 71
    afd4:	9e e2       	ldi	r25, 0x2E	; 46
    afd6:	9f 93       	push	r25
    afd8:	8f 93       	push	r24
    afda:	1f 92       	push	r1
    afdc:	80 e4       	ldi	r24, 0x40	; 64
    afde:	8f 93       	push	r24
    afe0:	3f 92       	push	r3
    afe2:	2f 92       	push	r2
    afe4:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    afe8:	81 34       	cpi	r24, 0x41	; 65
    afea:	91 05       	cpc	r25, r1
    afec:	10 f0       	brcs	.+4      	; 0xaff2 <main+0xdec>
    afee:	80 e4       	ldi	r24, 0x40	; 64
    aff0:	90 e0       	ldi	r25, 0x00	; 0
    aff2:	40 e0       	ldi	r20, 0x00	; 0
    aff4:	68 2f       	mov	r22, r24
    aff6:	c1 01       	movw	r24, r2
    aff8:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    affc:	8d a1       	ldd	r24, Y+37	; 0x25
    affe:	9e a1       	ldd	r25, Y+38	; 0x26
    b000:	99 23       	and	r25, r25
    b002:	1c f4       	brge	.+6      	; 0xb00a <main+0xe04>
    b004:	91 95       	neg	r25
    b006:	81 95       	neg	r24
    b008:	91 09       	sbc	r25, r1
    b00a:	64 e6       	ldi	r22, 0x64	; 100
    b00c:	70 e0       	ldi	r23, 0x00	; 0
    b00e:	0e 94 e4 61 	call	0xc3c8	; 0xc3c8 <__divmodhi4>
    b012:	2d b7       	in	r18, 0x3d	; 61
    b014:	3e b7       	in	r19, 0x3e	; 62
    b016:	2e 5e       	subi	r18, 0xEE	; 238
    b018:	3f 4f       	sbci	r19, 0xFF	; 255
    b01a:	2d bf       	out	0x3d, r18	; 61
    b01c:	3e bf       	out	0x3e, r19	; 62
    b01e:	ed a0       	ldd	r14, Y+37	; 0x25
    b020:	fe a0       	ldd	r15, Y+38	; 0x26
    b022:	ff 20       	and	r15, r15
    b024:	14 f4       	brge	.+4      	; 0xb02a <main+0xe24>
    b026:	2d e2       	ldi	r18, 0x2D	; 45
    b028:	01 c0       	rjmp	.+2      	; 0xb02c <main+0xe26>
    b02a:	2b e2       	ldi	r18, 0x2B	; 43
    b02c:	2b 96       	adiw	r28, 0x0b	; 11
    b02e:	ff ac       	ldd	r15, Y+63	; 0x3f
    b030:	2b 97       	sbiw	r28, 0x0b	; 11
    b032:	ff 92       	push	r15
    b034:	2a 96       	adiw	r28, 0x0a	; 10
    b036:	0f ad       	ldd	r16, Y+63	; 0x3f
    b038:	2a 97       	sbiw	r28, 0x0a	; 10
    b03a:	0f 93       	push	r16
    b03c:	9f 93       	push	r25
    b03e:	8f 93       	push	r24
    b040:	7f 93       	push	r23
    b042:	6f 93       	push	r22
    b044:	82 2f       	mov	r24, r18
    b046:	02 2e       	mov	r0, r18
    b048:	00 0c       	add	r0, r0
    b04a:	99 0b       	sbc	r25, r25
    b04c:	9f 93       	push	r25
    b04e:	2f 93       	push	r18
    b050:	84 e2       	ldi	r24, 0x24	; 36
    b052:	9e e2       	ldi	r25, 0x2E	; 46
    b054:	9f 93       	push	r25
    b056:	8f 93       	push	r24
    b058:	1f 92       	push	r1
    b05a:	80 e4       	ldi	r24, 0x40	; 64
    b05c:	8f 93       	push	r24
    b05e:	3f 92       	push	r3
    b060:	2f 92       	push	r2
    b062:	0e 94 1f 68 	call	0xd03e	; 0xd03e <snprintf_P>
    b066:	81 34       	cpi	r24, 0x41	; 65
    b068:	91 05       	cpc	r25, r1
    b06a:	10 f0       	brcs	.+4      	; 0xb070 <main+0xe6a>
    b06c:	80 e4       	ldi	r24, 0x40	; 64
    b06e:	90 e0       	ldi	r25, 0x00	; 0
    b070:	40 e0       	ldi	r20, 0x00	; 0
    b072:	68 2f       	mov	r22, r24
    b074:	c1 01       	movw	r24, r2
    b076:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    b07a:	40 92 9d 24 	sts	0x249D, r4	; 0x80249d <usb_last.7678>
    b07e:	50 92 9e 24 	sts	0x249E, r5	; 0x80249e <usb_last.7678+0x1>
    b082:	60 92 9f 24 	sts	0x249F, r6	; 0x80249f <usb_last.7678+0x2>
    b086:	70 92 a0 24 	sts	0x24A0, r7	; 0x8024a0 <usb_last.7678+0x3>
    b08a:	2d b7       	in	r18, 0x3d	; 61
    b08c:	3e b7       	in	r19, 0x3e	; 62
    b08e:	22 5f       	subi	r18, 0xF2	; 242
    b090:	3f 4f       	sbci	r19, 0xFF	; 255
    b092:	2d bf       	out	0x3d, r18	; 61
    b094:	3e bf       	out	0x3e, r19	; 62
    b096:	f8 94       	cli
    b098:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    b09c:	81 11       	cpse	r24, r1
    b09e:	09 c0       	rjmp	.+18     	; 0xb0b2 <main+0xeac>
    b0a0:	ae ea       	ldi	r26, 0xAE	; 174
    b0a2:	b7 e2       	ldi	r27, 0x27	; 39
    b0a4:	e0 e0       	ldi	r30, 0x00	; 0
    b0a6:	ef 5f       	subi	r30, 0xFF	; 255
    b0a8:	8d 91       	ld	r24, X+
    b0aa:	88 23       	and	r24, r24
    b0ac:	e1 f3       	breq	.-8      	; 0xb0a6 <main+0xea0>
    b0ae:	e1 11       	cpse	r30, r1
    b0b0:	02 c0       	rjmp	.+4      	; 0xb0b6 <main+0xeb0>
    b0b2:	78 94       	sei
    b0b4:	12 c0       	rjmp	.+36     	; 0xb0da <main+0xed4>
    b0b6:	a8 e4       	ldi	r26, 0x48	; 72
    b0b8:	b0 e0       	ldi	r27, 0x00	; 0
    b0ba:	8c 91       	ld	r24, X
    b0bc:	f0 e0       	ldi	r31, 0x00	; 0
    b0be:	e4 5a       	subi	r30, 0xA4	; 164
    b0c0:	ff 4d       	sbci	r31, 0xDF	; 223
    b0c2:	81 7f       	andi	r24, 0xF1	; 241
    b0c4:	90 81       	ld	r25, Z
    b0c6:	89 2b       	or	r24, r25
    b0c8:	8c 93       	st	X, r24
    b0ca:	8c 91       	ld	r24, X
    b0cc:	81 60       	ori	r24, 0x01	; 1
    b0ce:	8c 93       	st	X, r24
    b0d0:	78 94       	sei
    b0d2:	88 95       	sleep
    b0d4:	8c 91       	ld	r24, X
    b0d6:	8e 7f       	andi	r24, 0xFE	; 254
    b0d8:	8c 93       	st	X, r24
    b0da:	8f b7       	in	r24, 0x3f	; 63
    b0dc:	8f 83       	std	Y+7, r24	; 0x07
    b0de:	f8 94       	cli
    b0e0:	9f 81       	ldd	r25, Y+7	; 0x07
    b0e2:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    b0e6:	9f bf       	out	0x3f, r25	; 63
    b0e8:	81 11       	cpse	r24, r1
    b0ea:	7e c9       	rjmp	.-3332   	; 0xa3e8 <main+0x1e2>
    b0ec:	f8 94       	cli
    b0ee:	f8 94       	cli
    b0f0:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    b0f4:	81 11       	cpse	r24, r1
    b0f6:	09 c0       	rjmp	.+18     	; 0xb10a <main+0xf04>
    b0f8:	ae ea       	ldi	r26, 0xAE	; 174
    b0fa:	b7 e2       	ldi	r27, 0x27	; 39
    b0fc:	e0 e0       	ldi	r30, 0x00	; 0
    b0fe:	ef 5f       	subi	r30, 0xFF	; 255
    b100:	8d 91       	ld	r24, X+
    b102:	88 23       	and	r24, r24
    b104:	e1 f3       	breq	.-8      	; 0xb0fe <main+0xef8>
    b106:	e1 11       	cpse	r30, r1
    b108:	02 c0       	rjmp	.+4      	; 0xb10e <main+0xf08>
    b10a:	78 94       	sei
    b10c:	13 c0       	rjmp	.+38     	; 0xb134 <main+0xf2e>
    b10e:	a8 e4       	ldi	r26, 0x48	; 72
    b110:	b0 e0       	ldi	r27, 0x00	; 0
    b112:	8c 91       	ld	r24, X
    b114:	f0 e0       	ldi	r31, 0x00	; 0
    b116:	e4 5a       	subi	r30, 0xA4	; 164
    b118:	ff 4d       	sbci	r31, 0xDF	; 223
    b11a:	98 2f       	mov	r25, r24
    b11c:	91 7f       	andi	r25, 0xF1	; 241
    b11e:	80 81       	ld	r24, Z
    b120:	89 2b       	or	r24, r25
    b122:	8c 93       	st	X, r24
    b124:	8c 91       	ld	r24, X
    b126:	81 60       	ori	r24, 0x01	; 1
    b128:	8c 93       	st	X, r24
    b12a:	78 94       	sei
    b12c:	88 95       	sleep
    b12e:	8c 91       	ld	r24, X
    b130:	8e 7f       	andi	r24, 0xFE	; 254
    b132:	8c 93       	st	X, r24
    b134:	80 e0       	ldi	r24, 0x00	; 0
    b136:	90 e0       	ldi	r25, 0x00	; 0
    b138:	eb a8       	ldd	r14, Y+51	; 0x33
    b13a:	fc a8       	ldd	r15, Y+52	; 0x34
    b13c:	ed be       	out	0x3d, r14	; 61
    b13e:	fe be       	out	0x3e, r15	; 62
    b140:	ce 5a       	subi	r28, 0xAE	; 174
    b142:	df 4f       	sbci	r29, 0xFF	; 255
    b144:	cd bf       	out	0x3d, r28	; 61
    b146:	de bf       	out	0x3e, r29	; 62
    b148:	df 91       	pop	r29
    b14a:	cf 91       	pop	r28
    b14c:	1f 91       	pop	r17
    b14e:	0f 91       	pop	r16
    b150:	ff 90       	pop	r15
    b152:	ef 90       	pop	r14
    b154:	df 90       	pop	r13
    b156:	cf 90       	pop	r12
    b158:	bf 90       	pop	r11
    b15a:	af 90       	pop	r10
    b15c:	9f 90       	pop	r9
    b15e:	8f 90       	pop	r8
    b160:	7f 90       	pop	r7
    b162:	6f 90       	pop	r6
    b164:	5f 90       	pop	r5
    b166:	4f 90       	pop	r4
    b168:	3f 90       	pop	r3
    b16a:	2f 90       	pop	r2
    b16c:	08 95       	ret

0000b16e <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    b16e:	cf 93       	push	r28
    b170:	df 93       	push	r29
    b172:	cd b7       	in	r28, 0x3d	; 61
    b174:	de b7       	in	r29, 0x3e	; 62
    b176:	28 97       	sbiw	r28, 0x08	; 8
    b178:	cd bf       	out	0x3d, r28	; 61
    b17a:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    b17c:	8f ef       	ldi	r24, 0xFF	; 255
    b17e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    b182:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    b186:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    b18a:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    b18e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    b192:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    b196:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    b19a:	61 e0       	ldi	r22, 0x01	; 1
    b19c:	81 e4       	ldi	r24, 0x41	; 65
    b19e:	90 e0       	ldi	r25, 0x00	; 0
    b1a0:	0e 94 bb 61 	call	0xc376	; 0xc376 <ccp_write_io>
    b1a4:	6c e1       	ldi	r22, 0x1C	; 28
    b1a6:	70 e0       	ldi	r23, 0x00	; 0
    b1a8:	82 e0       	ldi	r24, 0x02	; 2
    b1aa:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    b1ae:	8a 83       	std	Y+2, r24	; 0x02
    b1b0:	6d e1       	ldi	r22, 0x1D	; 29
    b1b2:	70 e0       	ldi	r23, 0x00	; 0
    b1b4:	82 e0       	ldi	r24, 0x02	; 2
    b1b6:	0e 94 b1 61 	call	0xc362	; 0xc362 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    b1ba:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    b1bc:	89 81       	ldd	r24, Y+1	; 0x01
    b1be:	9a 81       	ldd	r25, Y+2	; 0x02
    b1c0:	01 96       	adiw	r24, 0x01	; 1
    b1c2:	21 f4       	brne	.+8      	; 0xb1cc <sysclk_init+0x5e>
		cal = 0x2340;
    b1c4:	80 e4       	ldi	r24, 0x40	; 64
    b1c6:	93 e2       	ldi	r25, 0x23	; 35
    b1c8:	89 83       	std	Y+1, r24	; 0x01
    b1ca:	9a 83       	std	Y+2, r25	; 0x02
    b1cc:	89 81       	ldd	r24, Y+1	; 0x01
    b1ce:	9a 81       	ldd	r25, Y+2	; 0x02
    b1d0:	8b 83       	std	Y+3, r24	; 0x03
    b1d2:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    b1d4:	e0 e6       	ldi	r30, 0x60	; 96
    b1d6:	f0 e0       	ldi	r31, 0x00	; 0
    b1d8:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    b1da:	8c 81       	ldd	r24, Y+4	; 0x04
    b1dc:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    b1de:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    b1e2:	84 fd       	sbrc	r24, 4
    b1e4:	21 c0       	rjmp	.+66     	; 0xb228 <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b1e6:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    b1ea:	83 fd       	sbrc	r24, 3
    b1ec:	0e c0       	rjmp	.+28     	; 0xb20a <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    b1ee:	e0 e5       	ldi	r30, 0x50	; 80
    b1f0:	f0 e0       	ldi	r31, 0x00	; 0
    b1f2:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b1f4:	8f b7       	in	r24, 0x3f	; 63
    b1f6:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    b1f8:	f8 94       	cli
	return flags;
    b1fa:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b1fc:	80 81       	ld	r24, Z
    b1fe:	88 60       	ori	r24, 0x08	; 8
    b200:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b202:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b204:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    b206:	83 ff       	sbrs	r24, 3
    b208:	fd cf       	rjmp	.-6      	; 0xb204 <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b20a:	8f b7       	in	r24, 0x3f	; 63
    b20c:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    b20e:	f8 94       	cli
	return flags;
    b210:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    b212:	e0 e5       	ldi	r30, 0x50	; 80
    b214:	f0 e0       	ldi	r31, 0x00	; 0
    b216:	83 ec       	ldi	r24, 0xC3	; 195
    b218:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    b21a:	80 81       	ld	r24, Z
    b21c:	80 61       	ori	r24, 0x10	; 16
    b21e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b220:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    b222:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    b224:	84 ff       	sbrs	r24, 4
    b226:	fd cf       	rjmp	.-6      	; 0xb222 <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    b228:	64 e0       	ldi	r22, 0x04	; 4
    b22a:	80 e4       	ldi	r24, 0x40	; 64
    b22c:	90 e0       	ldi	r25, 0x00	; 0
    b22e:	0e 94 bb 61 	call	0xc376	; 0xc376 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b232:	8f b7       	in	r24, 0x3f	; 63
    b234:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    b236:	f8 94       	cli
	return flags;
    b238:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    b23a:	e0 e5       	ldi	r30, 0x50	; 80
    b23c:	f0 e0       	ldi	r31, 0x00	; 0
    b23e:	80 81       	ld	r24, Z
    b240:	8e 7f       	andi	r24, 0xFE	; 254
    b242:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b244:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    b246:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b248:	8f b7       	in	r24, 0x3f	; 63
    b24a:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    b24c:	f8 94       	cli
	return flags;
    b24e:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b250:	80 81       	ld	r24, Z
    b252:	88 60       	ori	r24, 0x08	; 8
    b254:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b256:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b258:	81 81       	ldd	r24, Z+1	; 0x01
    b25a:	83 ff       	sbrs	r24, 3
    b25c:	fd cf       	rjmp	.-6      	; 0xb258 <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    b25e:	8b e0       	ldi	r24, 0x0B	; 11
    b260:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    b264:	28 96       	adiw	r28, 0x08	; 8
    b266:	cd bf       	out	0x3d, r28	; 61
    b268:	de bf       	out	0x3e, r29	; 62
    b26a:	df 91       	pop	r29
    b26c:	cf 91       	pop	r28
    b26e:	08 95       	ret

0000b270 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    b270:	cf 93       	push	r28
    b272:	df 93       	push	r29
    b274:	1f 92       	push	r1
    b276:	cd b7       	in	r28, 0x3d	; 61
    b278:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b27a:	9f b7       	in	r25, 0x3f	; 63
    b27c:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b27e:	f8 94       	cli
	return flags;
    b280:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    b282:	e8 2f       	mov	r30, r24
    b284:	f0 e0       	ldi	r31, 0x00	; 0
    b286:	e0 59       	subi	r30, 0x90	; 144
    b288:	ff 4f       	sbci	r31, 0xFF	; 255
    b28a:	60 95       	com	r22
    b28c:	80 81       	ld	r24, Z
    b28e:	68 23       	and	r22, r24
    b290:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b292:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b294:	0f 90       	pop	r0
    b296:	df 91       	pop	r29
    b298:	cf 91       	pop	r28
    b29a:	08 95       	ret

0000b29c <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    b29c:	cf 93       	push	r28
    b29e:	df 93       	push	r29
    b2a0:	1f 92       	push	r1
    b2a2:	cd b7       	in	r28, 0x3d	; 61
    b2a4:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b2a6:	9f b7       	in	r25, 0x3f	; 63
    b2a8:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b2aa:	f8 94       	cli
	return flags;
    b2ac:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    b2ae:	e8 2f       	mov	r30, r24
    b2b0:	f0 e0       	ldi	r31, 0x00	; 0
    b2b2:	e0 59       	subi	r30, 0x90	; 144
    b2b4:	ff 4f       	sbci	r31, 0xFF	; 255
    b2b6:	80 81       	ld	r24, Z
    b2b8:	68 2b       	or	r22, r24
    b2ba:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b2bc:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b2be:	0f 90       	pop	r0
    b2c0:	df 91       	pop	r29
    b2c2:	cf 91       	pop	r28
    b2c4:	08 95       	ret

0000b2c6 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    b2c6:	cf 93       	push	r28
    b2c8:	df 93       	push	r29
    b2ca:	1f 92       	push	r1
    b2cc:	1f 92       	push	r1
    b2ce:	cd b7       	in	r28, 0x3d	; 61
    b2d0:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    b2d2:	86 30       	cpi	r24, 0x06	; 6
    b2d4:	11 f0       	breq	.+4      	; 0xb2da <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    b2d6:	60 e0       	ldi	r22, 0x00	; 0
    b2d8:	01 c0       	rjmp	.+2      	; 0xb2dc <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    b2da:	68 e1       	ldi	r22, 0x18	; 24
    b2dc:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    b2e0:	81 fd       	sbrc	r24, 1
    b2e2:	2a c0       	rjmp	.+84     	; 0xb338 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b2e4:	8f b7       	in	r24, 0x3f	; 63
    b2e6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    b2e8:	f8 94       	cli
	return flags;
    b2ea:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b2ec:	e0 e5       	ldi	r30, 0x50	; 80
    b2ee:	f0 e0       	ldi	r31, 0x00	; 0
    b2f0:	80 81       	ld	r24, Z
    b2f2:	82 60       	ori	r24, 0x02	; 2
    b2f4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b2f6:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b2f8:	81 81       	ldd	r24, Z+1	; 0x01
    b2fa:	81 ff       	sbrs	r24, 1
    b2fc:	fd cf       	rjmp	.-6      	; 0xb2f8 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b2fe:	8f b7       	in	r24, 0x3f	; 63
    b300:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    b302:	f8 94       	cli
	return flags;
    b304:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    b306:	a0 e5       	ldi	r26, 0x50	; 80
    b308:	b0 e0       	ldi	r27, 0x00	; 0
    b30a:	16 96       	adiw	r26, 0x06	; 6
    b30c:	8c 91       	ld	r24, X
    b30e:	16 97       	sbiw	r26, 0x06	; 6
    b310:	89 7f       	andi	r24, 0xF9	; 249
    b312:	16 96       	adiw	r26, 0x06	; 6
    b314:	8c 93       	st	X, r24
    b316:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    b318:	e0 e6       	ldi	r30, 0x60	; 96
    b31a:	f0 e0       	ldi	r31, 0x00	; 0
    b31c:	80 e8       	ldi	r24, 0x80	; 128
    b31e:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    b320:	8b eb       	ldi	r24, 0xBB	; 187
    b322:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    b324:	16 96       	adiw	r26, 0x06	; 6
    b326:	8c 91       	ld	r24, X
    b328:	16 97       	sbiw	r26, 0x06	; 6
    b32a:	84 60       	ori	r24, 0x04	; 4
    b32c:	16 96       	adiw	r26, 0x06	; 6
    b32e:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    b330:	80 81       	ld	r24, Z
    b332:	81 60       	ori	r24, 0x01	; 1
    b334:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b336:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    b338:	63 60       	ori	r22, 0x03	; 3
    b33a:	84 e4       	ldi	r24, 0x44	; 68
    b33c:	90 e0       	ldi	r25, 0x00	; 0
    b33e:	0e 94 bb 61 	call	0xc376	; 0xc376 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    b342:	60 e4       	ldi	r22, 0x40	; 64
    b344:	80 e0       	ldi	r24, 0x00	; 0
    b346:	94 df       	rcall	.-216    	; 0xb270 <sysclk_enable_module>
}
    b348:	0f 90       	pop	r0
    b34a:	0f 90       	pop	r0
    b34c:	df 91       	pop	r29
    b34e:	cf 91       	pop	r28
    b350:	08 95       	ret

0000b352 <udi_cdc_comm_disable>:
    b352:	80 91 6c 27 	lds	r24, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b356:	81 50       	subi	r24, 0x01	; 1
    b358:	80 93 6c 27 	sts	0x276C, r24	; 0x80276c <udi_cdc_nb_comm_enabled>
    b35c:	08 95       	ret

0000b35e <udi_cdc_data_setup>:
    b35e:	80 e0       	ldi	r24, 0x00	; 0
    b360:	08 95       	ret

0000b362 <udi_cdc_getsetting>:
    b362:	80 e0       	ldi	r24, 0x00	; 0
    b364:	08 95       	ret

0000b366 <udi_cdc_line_coding_received>:
    b366:	6a e7       	ldi	r22, 0x7A	; 122
    b368:	77 e2       	ldi	r23, 0x27	; 39
    b36a:	80 e0       	ldi	r24, 0x00	; 0
    b36c:	0c 94 f9 50 	jmp	0xa1f2	; 0xa1f2 <usb_callback_config>
    b370:	08 95       	ret

0000b372 <udi_cdc_comm_enable>:
    b372:	10 92 6c 27 	sts	0x276C, r1	; 0x80276c <udi_cdc_nb_comm_enabled>
    b376:	10 92 78 27 	sts	0x2778, r1	; 0x802778 <udi_cdc_state>
    b37a:	10 92 79 27 	sts	0x2779, r1	; 0x802779 <udi_cdc_state+0x1>
    b37e:	ee e6       	ldi	r30, 0x6E	; 110
    b380:	f7 e2       	ldi	r31, 0x27	; 39
    b382:	81 ea       	ldi	r24, 0xA1	; 161
    b384:	80 83       	st	Z, r24
    b386:	80 e2       	ldi	r24, 0x20	; 32
    b388:	81 83       	std	Z+1, r24	; 0x01
    b38a:	12 82       	std	Z+2, r1	; 0x02
    b38c:	13 82       	std	Z+3, r1	; 0x03
    b38e:	14 82       	std	Z+4, r1	; 0x04
    b390:	15 82       	std	Z+5, r1	; 0x05
    b392:	82 e0       	ldi	r24, 0x02	; 2
    b394:	90 e0       	ldi	r25, 0x00	; 0
    b396:	86 83       	std	Z+6, r24	; 0x06
    b398:	97 83       	std	Z+7, r25	; 0x07
    b39a:	10 86       	std	Z+8, r1	; 0x08
    b39c:	11 86       	std	Z+9, r1	; 0x09
    b39e:	ea e7       	ldi	r30, 0x7A	; 122
    b3a0:	f7 e2       	ldi	r31, 0x27	; 39
    b3a2:	80 e0       	ldi	r24, 0x00	; 0
    b3a4:	92 ec       	ldi	r25, 0xC2	; 194
    b3a6:	a1 e0       	ldi	r26, 0x01	; 1
    b3a8:	b0 e0       	ldi	r27, 0x00	; 0
    b3aa:	80 83       	st	Z, r24
    b3ac:	91 83       	std	Z+1, r25	; 0x01
    b3ae:	a2 83       	std	Z+2, r26	; 0x02
    b3b0:	b3 83       	std	Z+3, r27	; 0x03
    b3b2:	14 82       	std	Z+4, r1	; 0x04
    b3b4:	15 82       	std	Z+5, r1	; 0x05
    b3b6:	88 e0       	ldi	r24, 0x08	; 8
    b3b8:	86 83       	std	Z+6, r24	; 0x06
    b3ba:	bf 01       	movw	r22, r30
    b3bc:	80 e0       	ldi	r24, 0x00	; 0
    b3be:	0e 94 f9 50 	call	0xa1f2	; 0xa1f2 <usb_callback_config>
    b3c2:	0e 94 f2 50 	call	0xa1e4	; 0xa1e4 <usb_callback_cdc_enable>
    b3c6:	88 23       	and	r24, r24
    b3c8:	29 f0       	breq	.+10     	; 0xb3d4 <udi_cdc_comm_enable+0x62>
    b3ca:	90 91 6c 27 	lds	r25, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b3ce:	9f 5f       	subi	r25, 0xFF	; 255
    b3d0:	90 93 6c 27 	sts	0x276C, r25	; 0x80276c <udi_cdc_nb_comm_enabled>
    b3d4:	08 95       	ret

0000b3d6 <udi_cdc_tx_send>:
    b3d6:	ff 92       	push	r15
    b3d8:	0f 93       	push	r16
    b3da:	1f 93       	push	r17
    b3dc:	cf 93       	push	r28
    b3de:	df 93       	push	r29
    b3e0:	1f 92       	push	r1
    b3e2:	cd b7       	in	r28, 0x3d	; 61
    b3e4:	de b7       	in	r29, 0x3e	; 62
    b3e6:	80 91 5a 26 	lds	r24, 0x265A	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b3ea:	81 11       	cpse	r24, r1
    b3ec:	9f c0       	rjmp	.+318    	; 0xb52c <udi_cdc_tx_send+0x156>
    b3ee:	0e 94 05 44 	call	0x880a	; 0x880a <udd_is_high_speed>
    b3f2:	88 23       	and	r24, r24
    b3f4:	51 f0       	breq	.+20     	; 0xb40a <udi_cdc_tx_send+0x34>
    b3f6:	00 91 5b 26 	lds	r16, 0x265B	; 0x80265b <udi_cdc_tx_sof_num>
    b3fa:	10 91 5c 26 	lds	r17, 0x265C	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b3fe:	0e 94 12 44 	call	0x8824	; 0x8824 <udd_get_micro_frame_number>
    b402:	08 17       	cp	r16, r24
    b404:	19 07       	cpc	r17, r25
    b406:	59 f4       	brne	.+22     	; 0xb41e <udi_cdc_tx_send+0x48>
    b408:	91 c0       	rjmp	.+290    	; 0xb52c <udi_cdc_tx_send+0x156>
    b40a:	00 91 5b 26 	lds	r16, 0x265B	; 0x80265b <udi_cdc_tx_sof_num>
    b40e:	10 91 5c 26 	lds	r17, 0x265C	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b412:	0e 94 0d 44 	call	0x881a	; 0x881a <udd_get_frame_number>
    b416:	08 17       	cp	r16, r24
    b418:	19 07       	cpc	r17, r25
    b41a:	09 f4       	brne	.+2      	; 0xb41e <udi_cdc_tx_send+0x48>
    b41c:	87 c0       	rjmp	.+270    	; 0xb52c <udi_cdc_tx_send+0x156>
    b41e:	8f b7       	in	r24, 0x3f	; 63
    b420:	89 83       	std	Y+1, r24	; 0x01
    b422:	f8 94       	cli
    b424:	19 81       	ldd	r17, Y+1	; 0x01
    b426:	00 91 5d 26 	lds	r16, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    b42a:	e0 2f       	mov	r30, r16
    b42c:	f0 e0       	ldi	r31, 0x00	; 0
    b42e:	ee 0f       	add	r30, r30
    b430:	ff 1f       	adc	r31, r31
    b432:	e2 5a       	subi	r30, 0xA2	; 162
    b434:	f9 4d       	sbci	r31, 0xD9	; 217
    b436:	80 81       	ld	r24, Z
    b438:	91 81       	ldd	r25, Z+1	; 0x01
    b43a:	89 2b       	or	r24, r25
    b43c:	09 f5       	brne	.+66     	; 0xb480 <udi_cdc_tx_send+0xaa>
    b43e:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b442:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b446:	01 96       	adiw	r24, 0x01	; 1
    b448:	80 93 57 26 	sts	0x2657, r24	; 0x802657 <sof_zlp_counter.5059>
    b44c:	90 93 58 26 	sts	0x2658, r25	; 0x802658 <sof_zlp_counter.5059+0x1>
    b450:	0e 94 05 44 	call	0x880a	; 0x880a <udd_is_high_speed>
    b454:	81 11       	cpse	r24, r1
    b456:	07 c0       	rjmp	.+14     	; 0xb466 <udi_cdc_tx_send+0x90>
    b458:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b45c:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b460:	84 36       	cpi	r24, 0x64	; 100
    b462:	91 05       	cpc	r25, r1
    b464:	58 f0       	brcs	.+22     	; 0xb47c <udi_cdc_tx_send+0xa6>
    b466:	0e 94 05 44 	call	0x880a	; 0x880a <udd_is_high_speed>
    b46a:	88 23       	and	r24, r24
    b46c:	49 f0       	breq	.+18     	; 0xb480 <udi_cdc_tx_send+0xaa>
    b46e:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b472:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b476:	80 32       	cpi	r24, 0x20	; 32
    b478:	93 40       	sbci	r25, 0x03	; 3
    b47a:	10 f4       	brcc	.+4      	; 0xb480 <udi_cdc_tx_send+0xaa>
    b47c:	1f bf       	out	0x3f, r17	; 63
    b47e:	56 c0       	rjmp	.+172    	; 0xb52c <udi_cdc_tx_send+0x156>
    b480:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <sof_zlp_counter.5059>
    b484:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <sof_zlp_counter.5059+0x1>
    b488:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b48c:	81 11       	cpse	r24, r1
    b48e:	06 c0       	rjmp	.+12     	; 0xb49c <udi_cdc_tx_send+0xc6>
    b490:	81 e0       	ldi	r24, 0x01	; 1
    b492:	01 11       	cpse	r16, r1
    b494:	80 e0       	ldi	r24, 0x00	; 0
    b496:	80 93 5d 26 	sts	0x265D, r24	; 0x80265d <udi_cdc_tx_buf_sel>
    b49a:	04 c0       	rjmp	.+8      	; 0xb4a4 <udi_cdc_tx_send+0xce>
    b49c:	81 e0       	ldi	r24, 0x01	; 1
    b49e:	01 11       	cpse	r16, r1
    b4a0:	80 e0       	ldi	r24, 0x00	; 0
    b4a2:	08 2f       	mov	r16, r24
    b4a4:	81 e0       	ldi	r24, 0x01	; 1
    b4a6:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b4aa:	1f bf       	out	0x3f, r17	; 63
    b4ac:	10 e0       	ldi	r17, 0x00	; 0
    b4ae:	f8 01       	movw	r30, r16
    b4b0:	ee 0f       	add	r30, r30
    b4b2:	ff 1f       	adc	r31, r31
    b4b4:	e2 5a       	subi	r30, 0xA2	; 162
    b4b6:	f9 4d       	sbci	r31, 0xD9	; 217
    b4b8:	80 81       	ld	r24, Z
    b4ba:	91 81       	ldd	r25, Z+1	; 0x01
    b4bc:	ff 24       	eor	r15, r15
    b4be:	f3 94       	inc	r15
    b4c0:	80 34       	cpi	r24, 0x40	; 64
    b4c2:	91 05       	cpc	r25, r1
    b4c4:	09 f4       	brne	.+2      	; 0xb4c8 <udi_cdc_tx_send+0xf2>
    b4c6:	f1 2c       	mov	r15, r1
    b4c8:	80 34       	cpi	r24, 0x40	; 64
    b4ca:	91 05       	cpc	r25, r1
    b4cc:	91 f0       	breq	.+36     	; 0xb4f2 <udi_cdc_tx_send+0x11c>
    b4ce:	0e 94 05 44 	call	0x880a	; 0x880a <udd_is_high_speed>
    b4d2:	88 23       	and	r24, r24
    b4d4:	39 f0       	breq	.+14     	; 0xb4e4 <udi_cdc_tx_send+0x10e>
    b4d6:	0e 94 12 44 	call	0x8824	; 0x8824 <udd_get_micro_frame_number>
    b4da:	80 93 5b 26 	sts	0x265B, r24	; 0x80265b <udi_cdc_tx_sof_num>
    b4de:	90 93 5c 26 	sts	0x265C, r25	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b4e2:	0b c0       	rjmp	.+22     	; 0xb4fa <udi_cdc_tx_send+0x124>
    b4e4:	0e 94 0d 44 	call	0x881a	; 0x881a <udd_get_frame_number>
    b4e8:	80 93 5b 26 	sts	0x265B, r24	; 0x80265b <udi_cdc_tx_sof_num>
    b4ec:	90 93 5c 26 	sts	0x265C, r25	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b4f0:	04 c0       	rjmp	.+8      	; 0xb4fa <udi_cdc_tx_send+0x124>
    b4f2:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num>
    b4f6:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b4fa:	f8 01       	movw	r30, r16
    b4fc:	ee 0f       	add	r30, r30
    b4fe:	ff 1f       	adc	r31, r31
    b500:	e2 5a       	subi	r30, 0xA2	; 162
    b502:	f9 4d       	sbci	r31, 0xD9	; 217
    b504:	20 81       	ld	r18, Z
    b506:	31 81       	ldd	r19, Z+1	; 0x01
    b508:	a8 01       	movw	r20, r16
    b50a:	00 24       	eor	r0, r0
    b50c:	56 95       	lsr	r21
    b50e:	47 95       	ror	r20
    b510:	07 94       	ror	r0
    b512:	56 95       	lsr	r21
    b514:	47 95       	ror	r20
    b516:	07 94       	ror	r0
    b518:	54 2f       	mov	r21, r20
    b51a:	40 2d       	mov	r20, r0
    b51c:	4e 59       	subi	r20, 0x9E	; 158
    b51e:	59 4d       	sbci	r21, 0xD9	; 217
    b520:	00 ea       	ldi	r16, 0xA0	; 160
    b522:	1a e5       	ldi	r17, 0x5A	; 90
    b524:	6f 2d       	mov	r22, r15
    b526:	81 e8       	ldi	r24, 0x81	; 129
    b528:	0e 94 f6 44 	call	0x89ec	; 0x89ec <udd_ep_run>
    b52c:	0f 90       	pop	r0
    b52e:	df 91       	pop	r29
    b530:	cf 91       	pop	r28
    b532:	1f 91       	pop	r17
    b534:	0f 91       	pop	r16
    b536:	ff 90       	pop	r15
    b538:	08 95       	ret

0000b53a <udi_cdc_data_sof_notify>:
    b53a:	80 e0       	ldi	r24, 0x00	; 0
    b53c:	4c cf       	rjmp	.-360    	; 0xb3d6 <udi_cdc_tx_send>
    b53e:	08 95       	ret

0000b540 <udi_cdc_data_sent>:
    b540:	81 11       	cpse	r24, r1
    b542:	1a c0       	rjmp	.+52     	; 0xb578 <udi_cdc_data_sent+0x38>
    b544:	20 91 5d 26 	lds	r18, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    b548:	81 e0       	ldi	r24, 0x01	; 1
    b54a:	90 e0       	ldi	r25, 0x00	; 0
    b54c:	22 23       	and	r18, r18
    b54e:	11 f0       	breq	.+4      	; 0xb554 <udi_cdc_data_sent+0x14>
    b550:	80 e0       	ldi	r24, 0x00	; 0
    b552:	90 e0       	ldi	r25, 0x00	; 0
    b554:	88 0f       	add	r24, r24
    b556:	99 1f       	adc	r25, r25
    b558:	fc 01       	movw	r30, r24
    b55a:	e2 5a       	subi	r30, 0xA2	; 162
    b55c:	f9 4d       	sbci	r31, 0xD9	; 217
    b55e:	10 82       	st	Z, r1
    b560:	11 82       	std	Z+1, r1	; 0x01
    b562:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b566:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b56a:	67 2b       	or	r22, r23
    b56c:	19 f0       	breq	.+6      	; 0xb574 <udi_cdc_data_sent+0x34>
    b56e:	80 e0       	ldi	r24, 0x00	; 0
    b570:	0e 94 00 51 	call	0xa200	; 0xa200 <usb_callback_tx_empty_notify>
    b574:	80 e0       	ldi	r24, 0x00	; 0
    b576:	2f cf       	rjmp	.-418    	; 0xb3d6 <udi_cdc_tx_send>
    b578:	08 95       	ret

0000b57a <udi_cdc_data_disable>:
    b57a:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b57e:	81 50       	subi	r24, 0x01	; 1
    b580:	80 93 6b 27 	sts	0x276B, r24	; 0x80276b <udi_cdc_nb_data_enabled>
    b584:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b588:	0e 94 f6 50 	call	0xa1ec	; 0xa1ec <usb_callback_cdc_disable>
    b58c:	10 92 6a 27 	sts	0x276A, r1	; 0x80276a <udi_cdc_data_running>
    b590:	08 95       	ret

0000b592 <udi_cdc_comm_setup>:
    b592:	cf 93       	push	r28
    b594:	df 93       	push	r29
    b596:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    b59a:	88 23       	and	r24, r24
    b59c:	e4 f4       	brge	.+56     	; 0xb5d6 <udi_cdc_comm_setup+0x44>
    b59e:	80 76       	andi	r24, 0x60	; 96
    b5a0:	80 32       	cpi	r24, 0x20	; 32
    b5a2:	09 f0       	breq	.+2      	; 0xb5a6 <udi_cdc_comm_setup+0x14>
    b5a4:	49 c0       	rjmp	.+146    	; 0xb638 <udi_cdc_comm_setup+0xa6>
    b5a6:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b5aa:	81 32       	cpi	r24, 0x21	; 33
    b5ac:	09 f0       	breq	.+2      	; 0xb5b0 <udi_cdc_comm_setup+0x1e>
    b5ae:	46 c0       	rjmp	.+140    	; 0xb63c <udi_cdc_comm_setup+0xaa>
    b5b0:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b5b4:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b5b8:	07 97       	sbiw	r24, 0x07	; 7
    b5ba:	09 f0       	breq	.+2      	; 0xb5be <udi_cdc_comm_setup+0x2c>
    b5bc:	41 c0       	rjmp	.+130    	; 0xb640 <udi_cdc_comm_setup+0xae>
    b5be:	ed e9       	ldi	r30, 0x9D	; 157
    b5c0:	f7 e2       	ldi	r31, 0x27	; 39
    b5c2:	8a e7       	ldi	r24, 0x7A	; 122
    b5c4:	97 e2       	ldi	r25, 0x27	; 39
    b5c6:	80 87       	std	Z+8, r24	; 0x08
    b5c8:	91 87       	std	Z+9, r25	; 0x09
    b5ca:	87 e0       	ldi	r24, 0x07	; 7
    b5cc:	90 e0       	ldi	r25, 0x00	; 0
    b5ce:	82 87       	std	Z+10, r24	; 0x0a
    b5d0:	93 87       	std	Z+11, r25	; 0x0b
    b5d2:	81 e0       	ldi	r24, 0x01	; 1
    b5d4:	3c c0       	rjmp	.+120    	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b5d6:	80 76       	andi	r24, 0x60	; 96
    b5d8:	80 32       	cpi	r24, 0x20	; 32
    b5da:	a1 f5       	brne	.+104    	; 0xb644 <udi_cdc_comm_setup+0xb2>
    b5dc:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b5e0:	80 32       	cpi	r24, 0x20	; 32
    b5e2:	19 f0       	breq	.+6      	; 0xb5ea <udi_cdc_comm_setup+0x58>
    b5e4:	82 32       	cpi	r24, 0x22	; 34
    b5e6:	b9 f0       	breq	.+46     	; 0xb616 <udi_cdc_comm_setup+0x84>
    b5e8:	2f c0       	rjmp	.+94     	; 0xb648 <udi_cdc_comm_setup+0xb6>
    b5ea:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b5ee:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b5f2:	07 97       	sbiw	r24, 0x07	; 7
    b5f4:	59 f5       	brne	.+86     	; 0xb64c <udi_cdc_comm_setup+0xba>
    b5f6:	ed e9       	ldi	r30, 0x9D	; 157
    b5f8:	f7 e2       	ldi	r31, 0x27	; 39
    b5fa:	83 eb       	ldi	r24, 0xB3	; 179
    b5fc:	99 e5       	ldi	r25, 0x59	; 89
    b5fe:	84 87       	std	Z+12, r24	; 0x0c
    b600:	95 87       	std	Z+13, r25	; 0x0d
    b602:	8a e7       	ldi	r24, 0x7A	; 122
    b604:	97 e2       	ldi	r25, 0x27	; 39
    b606:	80 87       	std	Z+8, r24	; 0x08
    b608:	91 87       	std	Z+9, r25	; 0x09
    b60a:	87 e0       	ldi	r24, 0x07	; 7
    b60c:	90 e0       	ldi	r25, 0x00	; 0
    b60e:	82 87       	std	Z+10, r24	; 0x0a
    b610:	93 87       	std	Z+11, r25	; 0x0b
    b612:	81 e0       	ldi	r24, 0x01	; 1
    b614:	1c c0       	rjmp	.+56     	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b616:	cd e9       	ldi	r28, 0x9D	; 157
    b618:	d7 e2       	ldi	r29, 0x27	; 39
    b61a:	6a 81       	ldd	r22, Y+2	; 0x02
    b61c:	61 70       	andi	r22, 0x01	; 1
    b61e:	80 e0       	ldi	r24, 0x00	; 0
    b620:	0e 94 fa 50 	call	0xa1f4	; 0xa1f4 <usb_callback_cdc_set_dtr>
    b624:	6a 81       	ldd	r22, Y+2	; 0x02
    b626:	7b 81       	ldd	r23, Y+3	; 0x03
    b628:	76 95       	lsr	r23
    b62a:	67 95       	ror	r22
    b62c:	61 70       	andi	r22, 0x01	; 1
    b62e:	80 e0       	ldi	r24, 0x00	; 0
    b630:	0e 94 fb 50 	call	0xa1f6	; 0xa1f6 <usb_callback_cdc_set_rts>
    b634:	81 e0       	ldi	r24, 0x01	; 1
    b636:	0b c0       	rjmp	.+22     	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b638:	80 e0       	ldi	r24, 0x00	; 0
    b63a:	09 c0       	rjmp	.+18     	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b63c:	80 e0       	ldi	r24, 0x00	; 0
    b63e:	07 c0       	rjmp	.+14     	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b640:	80 e0       	ldi	r24, 0x00	; 0
    b642:	05 c0       	rjmp	.+10     	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b644:	80 e0       	ldi	r24, 0x00	; 0
    b646:	03 c0       	rjmp	.+6      	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b648:	80 e0       	ldi	r24, 0x00	; 0
    b64a:	01 c0       	rjmp	.+2      	; 0xb64e <udi_cdc_comm_setup+0xbc>
    b64c:	80 e0       	ldi	r24, 0x00	; 0
    b64e:	df 91       	pop	r29
    b650:	cf 91       	pop	r28
    b652:	08 95       	ret

0000b654 <udi_cdc_multi_get_nb_received_data>:
    b654:	cf 93       	push	r28
    b656:	df 93       	push	r29
    b658:	1f 92       	push	r1
    b65a:	cd b7       	in	r28, 0x3d	; 61
    b65c:	de b7       	in	r29, 0x3e	; 62
    b65e:	8f b7       	in	r24, 0x3f	; 63
    b660:	89 83       	std	Y+1, r24	; 0x01
    b662:	f8 94       	cli
    b664:	49 81       	ldd	r20, Y+1	; 0x01
    b666:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b66a:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b66e:	e0 91 e5 26 	lds	r30, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b672:	f0 e0       	ldi	r31, 0x00	; 0
    b674:	ee 0f       	add	r30, r30
    b676:	ff 1f       	adc	r31, r31
    b678:	ea 51       	subi	r30, 0x1A	; 26
    b67a:	f9 4d       	sbci	r31, 0xD9	; 217
    b67c:	80 81       	ld	r24, Z
    b67e:	91 81       	ldd	r25, Z+1	; 0x01
    b680:	4f bf       	out	0x3f, r20	; 63
    b682:	82 1b       	sub	r24, r18
    b684:	93 0b       	sbc	r25, r19
    b686:	0f 90       	pop	r0
    b688:	df 91       	pop	r29
    b68a:	cf 91       	pop	r28
    b68c:	08 95       	ret

0000b68e <udi_cdc_get_nb_received_data>:
    b68e:	80 e0       	ldi	r24, 0x00	; 0
    b690:	e1 cf       	rjmp	.-62     	; 0xb654 <udi_cdc_multi_get_nb_received_data>
    b692:	08 95       	ret

0000b694 <udi_cdc_multi_is_rx_ready>:
    b694:	df df       	rcall	.-66     	; 0xb654 <udi_cdc_multi_get_nb_received_data>
    b696:	21 e0       	ldi	r18, 0x01	; 1
    b698:	89 2b       	or	r24, r25
    b69a:	09 f4       	brne	.+2      	; 0xb69e <udi_cdc_multi_is_rx_ready+0xa>
    b69c:	20 e0       	ldi	r18, 0x00	; 0
    b69e:	82 2f       	mov	r24, r18
    b6a0:	08 95       	ret

0000b6a2 <udi_cdc_rx_start>:
    b6a2:	0f 93       	push	r16
    b6a4:	1f 93       	push	r17
    b6a6:	cf 93       	push	r28
    b6a8:	df 93       	push	r29
    b6aa:	1f 92       	push	r1
    b6ac:	cd b7       	in	r28, 0x3d	; 61
    b6ae:	de b7       	in	r29, 0x3e	; 62
    b6b0:	8f b7       	in	r24, 0x3f	; 63
    b6b2:	89 83       	std	Y+1, r24	; 0x01
    b6b4:	f8 94       	cli
    b6b6:	99 81       	ldd	r25, Y+1	; 0x01
    b6b8:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b6bc:	80 91 e2 26 	lds	r24, 0x26E2	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b6c0:	81 11       	cpse	r24, r1
    b6c2:	10 c0       	rjmp	.+32     	; 0xb6e4 <udi_cdc_rx_start+0x42>
    b6c4:	60 91 e3 26 	lds	r22, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b6c8:	70 91 e4 26 	lds	r23, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b6cc:	02 2f       	mov	r16, r18
    b6ce:	10 e0       	ldi	r17, 0x00	; 0
    b6d0:	f8 01       	movw	r30, r16
    b6d2:	ee 0f       	add	r30, r30
    b6d4:	ff 1f       	adc	r31, r31
    b6d6:	ea 51       	subi	r30, 0x1A	; 26
    b6d8:	f9 4d       	sbci	r31, 0xD9	; 217
    b6da:	40 81       	ld	r20, Z
    b6dc:	51 81       	ldd	r21, Z+1	; 0x01
    b6de:	64 17       	cp	r22, r20
    b6e0:	75 07       	cpc	r23, r21
    b6e2:	18 f4       	brcc	.+6      	; 0xb6ea <udi_cdc_rx_start+0x48>
    b6e4:	9f bf       	out	0x3f, r25	; 63
    b6e6:	80 e0       	ldi	r24, 0x00	; 0
    b6e8:	28 c0       	rjmp	.+80     	; 0xb73a <udi_cdc_rx_start+0x98>
    b6ea:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b6ee:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b6f2:	81 e0       	ldi	r24, 0x01	; 1
    b6f4:	21 11       	cpse	r18, r1
    b6f6:	80 e0       	ldi	r24, 0x00	; 0
    b6f8:	80 93 e5 26 	sts	0x26E5, r24	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b6fc:	81 e0       	ldi	r24, 0x01	; 1
    b6fe:	80 93 e2 26 	sts	0x26E2, r24	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b702:	9f bf       	out	0x3f, r25	; 63
    b704:	80 e0       	ldi	r24, 0x00	; 0
    b706:	c6 df       	rcall	.-116    	; 0xb694 <udi_cdc_multi_is_rx_ready>
    b708:	88 23       	and	r24, r24
    b70a:	19 f0       	breq	.+6      	; 0xb712 <udi_cdc_rx_start+0x70>
    b70c:	80 e0       	ldi	r24, 0x00	; 0
    b70e:	0e 94 fc 50 	call	0xa1f8	; 0xa1f8 <usb_callback_rx_notify>
    b712:	a8 01       	movw	r20, r16
    b714:	00 24       	eor	r0, r0
    b716:	56 95       	lsr	r21
    b718:	47 95       	ror	r20
    b71a:	07 94       	ror	r0
    b71c:	56 95       	lsr	r21
    b71e:	47 95       	ror	r20
    b720:	07 94       	ror	r0
    b722:	54 2f       	mov	r21, r20
    b724:	40 2d       	mov	r20, r0
    b726:	46 51       	subi	r20, 0x16	; 22
    b728:	59 4d       	sbci	r21, 0xD9	; 217
    b72a:	05 ed       	ldi	r16, 0xD5	; 213
    b72c:	1b e5       	ldi	r17, 0x5B	; 91
    b72e:	20 e4       	ldi	r18, 0x40	; 64
    b730:	30 e0       	ldi	r19, 0x00	; 0
    b732:	61 e0       	ldi	r22, 0x01	; 1
    b734:	82 e0       	ldi	r24, 0x02	; 2
    b736:	0e 94 f6 44 	call	0x89ec	; 0x89ec <udd_ep_run>
    b73a:	0f 90       	pop	r0
    b73c:	df 91       	pop	r29
    b73e:	cf 91       	pop	r28
    b740:	1f 91       	pop	r17
    b742:	0f 91       	pop	r16
    b744:	08 95       	ret

0000b746 <udi_cdc_data_enable>:
    b746:	10 92 6b 27 	sts	0x276B, r1	; 0x80276b <udi_cdc_nb_data_enabled>
    b74a:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b74e:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b752:	10 92 5d 26 	sts	0x265D, r1	; 0x80265d <udi_cdc_tx_buf_sel>
    b756:	ee e5       	ldi	r30, 0x5E	; 94
    b758:	f6 e2       	ldi	r31, 0x26	; 38
    b75a:	10 82       	st	Z, r1
    b75c:	11 82       	std	Z+1, r1	; 0x01
    b75e:	12 82       	std	Z+2, r1	; 0x02
    b760:	13 82       	std	Z+3, r1	; 0x03
    b762:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num>
    b766:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b76a:	80 e0       	ldi	r24, 0x00	; 0
    b76c:	34 de       	rcall	.-920    	; 0xb3d6 <udi_cdc_tx_send>
    b76e:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b772:	10 92 e5 26 	sts	0x26E5, r1	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b776:	e6 ee       	ldi	r30, 0xE6	; 230
    b778:	f6 e2       	ldi	r31, 0x26	; 38
    b77a:	10 82       	st	Z, r1
    b77c:	11 82       	std	Z+1, r1	; 0x01
    b77e:	12 82       	std	Z+2, r1	; 0x02
    b780:	13 82       	std	Z+3, r1	; 0x03
    b782:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b786:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b78a:	80 e0       	ldi	r24, 0x00	; 0
    b78c:	8a df       	rcall	.-236    	; 0xb6a2 <udi_cdc_rx_start>
    b78e:	88 23       	and	r24, r24
    b790:	59 f0       	breq	.+22     	; 0xb7a8 <udi_cdc_data_enable+0x62>
    b792:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b796:	9f 5f       	subi	r25, 0xFF	; 255
    b798:	90 93 6b 27 	sts	0x276B, r25	; 0x80276b <udi_cdc_nb_data_enabled>
    b79c:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b7a0:	91 30       	cpi	r25, 0x01	; 1
    b7a2:	11 f4       	brne	.+4      	; 0xb7a8 <udi_cdc_data_enable+0x62>
    b7a4:	90 93 6a 27 	sts	0x276A, r25	; 0x80276a <udi_cdc_data_running>
    b7a8:	08 95       	ret

0000b7aa <udi_cdc_data_received>:
    b7aa:	0f 93       	push	r16
    b7ac:	1f 93       	push	r17
    b7ae:	81 11       	cpse	r24, r1
    b7b0:	29 c0       	rjmp	.+82     	; 0xb804 <udi_cdc_data_received+0x5a>
    b7b2:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b7b6:	e1 e0       	ldi	r30, 0x01	; 1
    b7b8:	81 11       	cpse	r24, r1
    b7ba:	e0 e0       	ldi	r30, 0x00	; 0
    b7bc:	84 2f       	mov	r24, r20
    b7be:	61 15       	cp	r22, r1
    b7c0:	71 05       	cpc	r23, r1
    b7c2:	a9 f4       	brne	.+42     	; 0xb7ee <udi_cdc_data_received+0x44>
    b7c4:	4e 2f       	mov	r20, r30
    b7c6:	50 e0       	ldi	r21, 0x00	; 0
    b7c8:	00 24       	eor	r0, r0
    b7ca:	56 95       	lsr	r21
    b7cc:	47 95       	ror	r20
    b7ce:	07 94       	ror	r0
    b7d0:	56 95       	lsr	r21
    b7d2:	47 95       	ror	r20
    b7d4:	07 94       	ror	r0
    b7d6:	54 2f       	mov	r21, r20
    b7d8:	40 2d       	mov	r20, r0
    b7da:	46 51       	subi	r20, 0x16	; 22
    b7dc:	59 4d       	sbci	r21, 0xD9	; 217
    b7de:	05 ed       	ldi	r16, 0xD5	; 213
    b7e0:	1b e5       	ldi	r17, 0x5B	; 91
    b7e2:	20 e4       	ldi	r18, 0x40	; 64
    b7e4:	30 e0       	ldi	r19, 0x00	; 0
    b7e6:	61 e0       	ldi	r22, 0x01	; 1
    b7e8:	0e 94 f6 44 	call	0x89ec	; 0x89ec <udd_ep_run>
    b7ec:	0b c0       	rjmp	.+22     	; 0xb804 <udi_cdc_data_received+0x5a>
    b7ee:	f0 e0       	ldi	r31, 0x00	; 0
    b7f0:	ee 0f       	add	r30, r30
    b7f2:	ff 1f       	adc	r31, r31
    b7f4:	ea 51       	subi	r30, 0x1A	; 26
    b7f6:	f9 4d       	sbci	r31, 0xD9	; 217
    b7f8:	60 83       	st	Z, r22
    b7fa:	71 83       	std	Z+1, r23	; 0x01
    b7fc:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b800:	80 e0       	ldi	r24, 0x00	; 0
    b802:	4f df       	rcall	.-354    	; 0xb6a2 <udi_cdc_rx_start>
    b804:	1f 91       	pop	r17
    b806:	0f 91       	pop	r16
    b808:	08 95       	ret

0000b80a <udi_cdc_multi_getc>:
    b80a:	ef 92       	push	r14
    b80c:	ff 92       	push	r15
    b80e:	1f 93       	push	r17
    b810:	cf 93       	push	r28
    b812:	df 93       	push	r29
    b814:	1f 92       	push	r1
    b816:	cd b7       	in	r28, 0x3d	; 61
    b818:	de b7       	in	r29, 0x3e	; 62
    b81a:	11 e0       	ldi	r17, 0x01	; 1
    b81c:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    b820:	89 30       	cpi	r24, 0x09	; 9
    b822:	09 f0       	breq	.+2      	; 0xb826 <udi_cdc_multi_getc+0x1c>
    b824:	10 e0       	ldi	r17, 0x00	; 0
    b826:	40 e0       	ldi	r20, 0x00	; 0
    b828:	50 e0       	ldi	r21, 0x00	; 0
    b82a:	8f b7       	in	r24, 0x3f	; 63
    b82c:	89 83       	std	Y+1, r24	; 0x01
    b82e:	f8 94       	cli
    b830:	a9 81       	ldd	r26, Y+1	; 0x01
    b832:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b836:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b83a:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b83e:	90 e0       	ldi	r25, 0x00	; 0
    b840:	fc 01       	movw	r30, r24
    b842:	ee 0f       	add	r30, r30
    b844:	ff 1f       	adc	r31, r31
    b846:	ea 51       	subi	r30, 0x1A	; 26
    b848:	f9 4d       	sbci	r31, 0xD9	; 217
    b84a:	60 81       	ld	r22, Z
    b84c:	71 81       	ldd	r23, Z+1	; 0x01
    b84e:	af bf       	out	0x3f, r26	; 63
    b850:	26 17       	cp	r18, r22
    b852:	37 07       	cpc	r19, r23
    b854:	30 f0       	brcs	.+12     	; 0xb862 <udi_cdc_multi_getc+0x58>
    b856:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    b85a:	81 11       	cpse	r24, r1
    b85c:	e6 cf       	rjmp	.-52     	; 0xb82a <udi_cdc_multi_getc+0x20>
    b85e:	90 e0       	ldi	r25, 0x00	; 0
    b860:	21 c0       	rjmp	.+66     	; 0xb8a4 <udi_cdc_multi_getc+0x9a>
    b862:	fc 01       	movw	r30, r24
    b864:	00 24       	eor	r0, r0
    b866:	f6 95       	lsr	r31
    b868:	e7 95       	ror	r30
    b86a:	07 94       	ror	r0
    b86c:	f6 95       	lsr	r31
    b86e:	e7 95       	ror	r30
    b870:	07 94       	ror	r0
    b872:	fe 2f       	mov	r31, r30
    b874:	e0 2d       	mov	r30, r0
    b876:	e6 51       	subi	r30, 0x16	; 22
    b878:	f9 4d       	sbci	r31, 0xD9	; 217
    b87a:	e2 0f       	add	r30, r18
    b87c:	f3 1f       	adc	r31, r19
    b87e:	80 81       	ld	r24, Z
    b880:	7a 01       	movw	r14, r20
    b882:	e8 2a       	or	r14, r24
    b884:	2f 5f       	subi	r18, 0xFF	; 255
    b886:	3f 4f       	sbci	r19, 0xFF	; 255
    b888:	20 93 e3 26 	sts	0x26E3, r18	; 0x8026e3 <udi_cdc_rx_pos>
    b88c:	30 93 e4 26 	sts	0x26E4, r19	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b890:	80 e0       	ldi	r24, 0x00	; 0
    b892:	07 df       	rcall	.-498    	; 0xb6a2 <udi_cdc_rx_start>
    b894:	11 23       	and	r17, r17
    b896:	21 f0       	breq	.+8      	; 0xb8a0 <udi_cdc_multi_getc+0x96>
    b898:	5e 2d       	mov	r21, r14
    b89a:	44 27       	eor	r20, r20
    b89c:	10 e0       	ldi	r17, 0x00	; 0
    b89e:	c5 cf       	rjmp	.-118    	; 0xb82a <udi_cdc_multi_getc+0x20>
    b8a0:	8e 2d       	mov	r24, r14
    b8a2:	9f 2d       	mov	r25, r15
    b8a4:	0f 90       	pop	r0
    b8a6:	df 91       	pop	r29
    b8a8:	cf 91       	pop	r28
    b8aa:	1f 91       	pop	r17
    b8ac:	ff 90       	pop	r15
    b8ae:	ef 90       	pop	r14
    b8b0:	08 95       	ret

0000b8b2 <udi_cdc_getc>:
    b8b2:	80 e0       	ldi	r24, 0x00	; 0
    b8b4:	aa cf       	rjmp	.-172    	; 0xb80a <udi_cdc_multi_getc>
    b8b6:	08 95       	ret

0000b8b8 <udi_cdc_read_no_polling>:
    b8b8:	ef 92       	push	r14
    b8ba:	ff 92       	push	r15
    b8bc:	0f 93       	push	r16
    b8be:	1f 93       	push	r17
    b8c0:	cf 93       	push	r28
    b8c2:	df 93       	push	r29
    b8c4:	1f 92       	push	r1
    b8c6:	1f 92       	push	r1
    b8c8:	cd b7       	in	r28, 0x3d	; 61
    b8ca:	de b7       	in	r29, 0x3e	; 62
    b8cc:	dc 01       	movw	r26, r24
    b8ce:	90 91 6a 27 	lds	r25, 0x276A	; 0x80276a <udi_cdc_data_running>
    b8d2:	99 23       	and	r25, r25
    b8d4:	09 f4       	brne	.+2      	; 0xb8d8 <udi_cdc_read_no_polling+0x20>
    b8d6:	44 c0       	rjmp	.+136    	; 0xb960 <udi_cdc_read_no_polling+0xa8>
    b8d8:	8f b7       	in	r24, 0x3f	; 63
    b8da:	89 83       	std	Y+1, r24	; 0x01
    b8dc:	f8 94       	cli
    b8de:	89 81       	ldd	r24, Y+1	; 0x01
    b8e0:	40 91 e3 26 	lds	r20, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b8e4:	50 91 e4 26 	lds	r21, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b8e8:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b8ec:	30 e0       	ldi	r19, 0x00	; 0
    b8ee:	f9 01       	movw	r30, r18
    b8f0:	ee 0f       	add	r30, r30
    b8f2:	ff 1f       	adc	r31, r31
    b8f4:	ea 51       	subi	r30, 0x1A	; 26
    b8f6:	f9 4d       	sbci	r31, 0xD9	; 217
    b8f8:	e0 80       	ld	r14, Z
    b8fa:	f1 80       	ldd	r15, Z+1	; 0x01
    b8fc:	e4 1a       	sub	r14, r20
    b8fe:	f5 0a       	sbc	r15, r21
    b900:	8f bf       	out	0x3f, r24	; 63
    b902:	06 2f       	mov	r16, r22
    b904:	17 2f       	mov	r17, r23
    b906:	e0 16       	cp	r14, r16
    b908:	f1 06       	cpc	r15, r17
    b90a:	08 f4       	brcc	.+2      	; 0xb90e <udi_cdc_read_no_polling+0x56>
    b90c:	87 01       	movw	r16, r14
    b90e:	01 15       	cp	r16, r1
    b910:	11 05       	cpc	r17, r1
    b912:	49 f1       	breq	.+82     	; 0xb966 <udi_cdc_read_no_polling+0xae>
    b914:	cd 01       	movw	r24, r26
    b916:	00 24       	eor	r0, r0
    b918:	36 95       	lsr	r19
    b91a:	27 95       	ror	r18
    b91c:	07 94       	ror	r0
    b91e:	36 95       	lsr	r19
    b920:	27 95       	ror	r18
    b922:	07 94       	ror	r0
    b924:	32 2f       	mov	r19, r18
    b926:	20 2d       	mov	r18, r0
    b928:	b9 01       	movw	r22, r18
    b92a:	64 0f       	add	r22, r20
    b92c:	75 1f       	adc	r23, r21
    b92e:	66 51       	subi	r22, 0x16	; 22
    b930:	79 4d       	sbci	r23, 0xD9	; 217
    b932:	a8 01       	movw	r20, r16
    b934:	0e 94 cc 67 	call	0xcf98	; 0xcf98 <memcpy>
    b938:	8f b7       	in	r24, 0x3f	; 63
    b93a:	8a 83       	std	Y+2, r24	; 0x02
    b93c:	f8 94       	cli
    b93e:	8a 81       	ldd	r24, Y+2	; 0x02
    b940:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b944:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b948:	02 0f       	add	r16, r18
    b94a:	13 1f       	adc	r17, r19
    b94c:	00 93 e3 26 	sts	0x26E3, r16	; 0x8026e3 <udi_cdc_rx_pos>
    b950:	10 93 e4 26 	sts	0x26E4, r17	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b954:	8f bf       	out	0x3f, r24	; 63
    b956:	80 e0       	ldi	r24, 0x00	; 0
    b958:	a4 de       	rcall	.-696    	; 0xb6a2 <udi_cdc_rx_start>
    b95a:	8e 2d       	mov	r24, r14
    b95c:	9f 2d       	mov	r25, r15
    b95e:	05 c0       	rjmp	.+10     	; 0xb96a <udi_cdc_read_no_polling+0xb2>
    b960:	80 e0       	ldi	r24, 0x00	; 0
    b962:	90 e0       	ldi	r25, 0x00	; 0
    b964:	02 c0       	rjmp	.+4      	; 0xb96a <udi_cdc_read_no_polling+0xb2>
    b966:	8e 2d       	mov	r24, r14
    b968:	9f 2d       	mov	r25, r15
    b96a:	0f 90       	pop	r0
    b96c:	0f 90       	pop	r0
    b96e:	df 91       	pop	r29
    b970:	cf 91       	pop	r28
    b972:	1f 91       	pop	r17
    b974:	0f 91       	pop	r16
    b976:	ff 90       	pop	r15
    b978:	ef 90       	pop	r14
    b97a:	08 95       	ret

0000b97c <udi_cdc_multi_get_free_tx_buffer>:
    b97c:	cf 93       	push	r28
    b97e:	df 93       	push	r29
    b980:	1f 92       	push	r1
    b982:	cd b7       	in	r28, 0x3d	; 61
    b984:	de b7       	in	r29, 0x3e	; 62
    b986:	8f b7       	in	r24, 0x3f	; 63
    b988:	89 83       	std	Y+1, r24	; 0x01
    b98a:	f8 94       	cli
    b98c:	99 81       	ldd	r25, Y+1	; 0x01
    b98e:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    b992:	e8 2f       	mov	r30, r24
    b994:	f0 e0       	ldi	r31, 0x00	; 0
    b996:	ee 0f       	add	r30, r30
    b998:	ff 1f       	adc	r31, r31
    b99a:	e2 5a       	subi	r30, 0xA2	; 162
    b99c:	f9 4d       	sbci	r31, 0xD9	; 217
    b99e:	20 81       	ld	r18, Z
    b9a0:	31 81       	ldd	r19, Z+1	; 0x01
    b9a2:	20 34       	cpi	r18, 0x40	; 64
    b9a4:	31 05       	cpc	r19, r1
    b9a6:	89 f4       	brne	.+34     	; 0xb9ca <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b9a8:	40 91 5a 26 	lds	r20, 0x265A	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b9ac:	41 11       	cpse	r20, r1
    b9ae:	0d c0       	rjmp	.+26     	; 0xb9ca <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b9b0:	40 91 59 26 	lds	r20, 0x2659	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b9b4:	41 11       	cpse	r20, r1
    b9b6:	09 c0       	rjmp	.+18     	; 0xb9ca <udi_cdc_multi_get_free_tx_buffer+0x4e>
    b9b8:	21 e0       	ldi	r18, 0x01	; 1
    b9ba:	20 93 59 26 	sts	0x2659, r18	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b9be:	81 11       	cpse	r24, r1
    b9c0:	20 e0       	ldi	r18, 0x00	; 0
    b9c2:	20 93 5d 26 	sts	0x265D, r18	; 0x80265d <udi_cdc_tx_buf_sel>
    b9c6:	20 e0       	ldi	r18, 0x00	; 0
    b9c8:	30 e0       	ldi	r19, 0x00	; 0
    b9ca:	9f bf       	out	0x3f, r25	; 63
    b9cc:	80 e4       	ldi	r24, 0x40	; 64
    b9ce:	90 e0       	ldi	r25, 0x00	; 0
    b9d0:	82 1b       	sub	r24, r18
    b9d2:	93 0b       	sbc	r25, r19
    b9d4:	0f 90       	pop	r0
    b9d6:	df 91       	pop	r29
    b9d8:	cf 91       	pop	r28
    b9da:	08 95       	ret

0000b9dc <udi_cdc_multi_is_tx_ready>:
    b9dc:	cf df       	rcall	.-98     	; 0xb97c <udi_cdc_multi_get_free_tx_buffer>
    b9de:	21 e0       	ldi	r18, 0x01	; 1
    b9e0:	89 2b       	or	r24, r25
    b9e2:	09 f4       	brne	.+2      	; 0xb9e6 <udi_cdc_multi_is_tx_ready+0xa>
    b9e4:	20 e0       	ldi	r18, 0x00	; 0
    b9e6:	82 2f       	mov	r24, r18
    b9e8:	08 95       	ret

0000b9ea <udi_cdc_is_tx_ready>:
    b9ea:	80 e0       	ldi	r24, 0x00	; 0
    b9ec:	f7 cf       	rjmp	.-18     	; 0xb9dc <udi_cdc_multi_is_tx_ready>
    b9ee:	08 95       	ret

0000b9f0 <udi_cdc_multi_putc>:
    b9f0:	ff 92       	push	r15
    b9f2:	0f 93       	push	r16
    b9f4:	1f 93       	push	r17
    b9f6:	cf 93       	push	r28
    b9f8:	df 93       	push	r29
    b9fa:	1f 92       	push	r1
    b9fc:	cd b7       	in	r28, 0x3d	; 61
    b9fe:	de b7       	in	r29, 0x3e	; 62
    ba00:	f6 2e       	mov	r15, r22
    ba02:	17 2f       	mov	r17, r23
    ba04:	01 e0       	ldi	r16, 0x01	; 1
    ba06:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    ba0a:	89 30       	cpi	r24, 0x09	; 9
    ba0c:	09 f0       	breq	.+2      	; 0xba10 <udi_cdc_multi_putc+0x20>
    ba0e:	00 e0       	ldi	r16, 0x00	; 0
    ba10:	80 e0       	ldi	r24, 0x00	; 0
    ba12:	e4 df       	rcall	.-56     	; 0xb9dc <udi_cdc_multi_is_tx_ready>
    ba14:	81 11       	cpse	r24, r1
    ba16:	07 c0       	rjmp	.+14     	; 0xba26 <udi_cdc_multi_putc+0x36>
    ba18:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    ba1c:	81 11       	cpse	r24, r1
    ba1e:	f8 cf       	rjmp	.-16     	; 0xba10 <udi_cdc_multi_putc+0x20>
    ba20:	80 e0       	ldi	r24, 0x00	; 0
    ba22:	90 e0       	ldi	r25, 0x00	; 0
    ba24:	2c c0       	rjmp	.+88     	; 0xba7e <udi_cdc_multi_putc+0x8e>
    ba26:	8f b7       	in	r24, 0x3f	; 63
    ba28:	89 83       	std	Y+1, r24	; 0x01
    ba2a:	f8 94       	cli
    ba2c:	49 81       	ldd	r20, Y+1	; 0x01
    ba2e:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    ba32:	90 e0       	ldi	r25, 0x00	; 0
    ba34:	fc 01       	movw	r30, r24
    ba36:	ee 0f       	add	r30, r30
    ba38:	ff 1f       	adc	r31, r31
    ba3a:	e2 5a       	subi	r30, 0xA2	; 162
    ba3c:	f9 4d       	sbci	r31, 0xD9	; 217
    ba3e:	20 81       	ld	r18, Z
    ba40:	31 81       	ldd	r19, Z+1	; 0x01
    ba42:	b9 01       	movw	r22, r18
    ba44:	6f 5f       	subi	r22, 0xFF	; 255
    ba46:	7f 4f       	sbci	r23, 0xFF	; 255
    ba48:	60 83       	st	Z, r22
    ba4a:	71 83       	std	Z+1, r23	; 0x01
    ba4c:	00 24       	eor	r0, r0
    ba4e:	96 95       	lsr	r25
    ba50:	87 95       	ror	r24
    ba52:	07 94       	ror	r0
    ba54:	96 95       	lsr	r25
    ba56:	87 95       	ror	r24
    ba58:	07 94       	ror	r0
    ba5a:	98 2f       	mov	r25, r24
    ba5c:	80 2d       	mov	r24, r0
    ba5e:	8e 59       	subi	r24, 0x9E	; 158
    ba60:	99 4d       	sbci	r25, 0xD9	; 217
    ba62:	fc 01       	movw	r30, r24
    ba64:	e2 0f       	add	r30, r18
    ba66:	f3 1f       	adc	r31, r19
    ba68:	f0 82       	st	Z, r15
    ba6a:	4f bf       	out	0x3f, r20	; 63
    ba6c:	00 23       	and	r16, r16
    ba6e:	29 f0       	breq	.+10     	; 0xba7a <udi_cdc_multi_putc+0x8a>
    ba70:	f1 2e       	mov	r15, r17
    ba72:	11 0f       	add	r17, r17
    ba74:	11 0b       	sbc	r17, r17
    ba76:	00 e0       	ldi	r16, 0x00	; 0
    ba78:	cb cf       	rjmp	.-106    	; 0xba10 <udi_cdc_multi_putc+0x20>
    ba7a:	81 e0       	ldi	r24, 0x01	; 1
    ba7c:	90 e0       	ldi	r25, 0x00	; 0
    ba7e:	0f 90       	pop	r0
    ba80:	df 91       	pop	r29
    ba82:	cf 91       	pop	r28
    ba84:	1f 91       	pop	r17
    ba86:	0f 91       	pop	r16
    ba88:	ff 90       	pop	r15
    ba8a:	08 95       	ret

0000ba8c <udi_cdc_putc>:
    ba8c:	bc 01       	movw	r22, r24
    ba8e:	80 e0       	ldi	r24, 0x00	; 0
    ba90:	af cf       	rjmp	.-162    	; 0xb9f0 <udi_cdc_multi_putc>
    ba92:	08 95       	ret

0000ba94 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    ba94:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    ba98:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    ba9c:	01 90       	ld	r0, Z+
    ba9e:	f0 81       	ld	r31, Z
    baa0:	e0 2d       	mov	r30, r0
    baa2:	22 81       	ldd	r18, Z+2	; 0x02
    baa4:	33 81       	ldd	r19, Z+3	; 0x03
    baa6:	2e 0f       	add	r18, r30
    baa8:	3f 1f       	adc	r19, r31
    baaa:	fc 01       	movw	r30, r24
    baac:	40 81       	ld	r20, Z
    baae:	e4 0f       	add	r30, r20
    bab0:	f1 1d       	adc	r31, r1
    bab2:	e2 17       	cp	r30, r18
    bab4:	f3 07       	cpc	r31, r19
    bab6:	a0 f4       	brcc	.+40     	; 0xbae0 <udc_next_desc_in_iface+0x4c>
    bab8:	81 81       	ldd	r24, Z+1	; 0x01
    baba:	84 30       	cpi	r24, 0x04	; 4
    babc:	a1 f0       	breq	.+40     	; 0xbae6 <udc_next_desc_in_iface+0x52>
    babe:	86 13       	cpse	r24, r22
    bac0:	06 c0       	rjmp	.+12     	; 0xbace <udc_next_desc_in_iface+0x3a>
    bac2:	14 c0       	rjmp	.+40     	; 0xbaec <udc_next_desc_in_iface+0x58>
    bac4:	81 81       	ldd	r24, Z+1	; 0x01
    bac6:	84 30       	cpi	r24, 0x04	; 4
    bac8:	a1 f0       	breq	.+40     	; 0xbaf2 <udc_next_desc_in_iface+0x5e>
    baca:	86 17       	cp	r24, r22
    bacc:	a9 f0       	breq	.+42     	; 0xbaf8 <udc_next_desc_in_iface+0x64>
    bace:	80 81       	ld	r24, Z
    bad0:	e8 0f       	add	r30, r24
    bad2:	f1 1d       	adc	r31, r1
    bad4:	e2 17       	cp	r30, r18
    bad6:	f3 07       	cpc	r31, r19
    bad8:	a8 f3       	brcs	.-22     	; 0xbac4 <udc_next_desc_in_iface+0x30>
    bada:	80 e0       	ldi	r24, 0x00	; 0
    badc:	90 e0       	ldi	r25, 0x00	; 0
    bade:	08 95       	ret
    bae0:	80 e0       	ldi	r24, 0x00	; 0
    bae2:	90 e0       	ldi	r25, 0x00	; 0
    bae4:	08 95       	ret
    bae6:	80 e0       	ldi	r24, 0x00	; 0
    bae8:	90 e0       	ldi	r25, 0x00	; 0
    baea:	08 95       	ret
    baec:	8e 2f       	mov	r24, r30
    baee:	9f 2f       	mov	r25, r31
    baf0:	08 95       	ret
    baf2:	80 e0       	ldi	r24, 0x00	; 0
    baf4:	90 e0       	ldi	r25, 0x00	; 0
    baf6:	08 95       	ret
    baf8:	8e 2f       	mov	r24, r30
    bafa:	9f 2f       	mov	r25, r31
    bafc:	08 95       	ret

0000bafe <udc_valid_address>:
    bafe:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bb02:	8f 77       	andi	r24, 0x7F	; 127
    bb04:	0c 94 07 44 	jmp	0x880e	; 0x880e <udd_set_address>
    bb08:	08 95       	ret

0000bb0a <udc_update_iface_desc>:
    bb0a:	90 91 88 27 	lds	r25, 0x2788	; 0x802788 <udc_num_configuration>
    bb0e:	99 23       	and	r25, r25
    bb10:	81 f1       	breq	.+96     	; 0xbb72 <udc_update_iface_desc+0x68>
    bb12:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    bb16:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bb1a:	01 90       	ld	r0, Z+
    bb1c:	f0 81       	ld	r31, Z
    bb1e:	e0 2d       	mov	r30, r0
    bb20:	94 81       	ldd	r25, Z+4	; 0x04
    bb22:	89 17       	cp	r24, r25
    bb24:	40 f5       	brcc	.+80     	; 0xbb76 <udc_update_iface_desc+0x6c>
    bb26:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bb2a:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bb2e:	22 81       	ldd	r18, Z+2	; 0x02
    bb30:	33 81       	ldd	r19, Z+3	; 0x03
    bb32:	2e 0f       	add	r18, r30
    bb34:	3f 1f       	adc	r19, r31
    bb36:	e2 17       	cp	r30, r18
    bb38:	f3 07       	cpc	r31, r19
    bb3a:	f8 f4       	brcc	.+62     	; 0xbb7a <udc_update_iface_desc+0x70>
    bb3c:	91 81       	ldd	r25, Z+1	; 0x01
    bb3e:	94 30       	cpi	r25, 0x04	; 4
    bb40:	61 f4       	brne	.+24     	; 0xbb5a <udc_update_iface_desc+0x50>
    bb42:	92 81       	ldd	r25, Z+2	; 0x02
    bb44:	89 13       	cpse	r24, r25
    bb46:	09 c0       	rjmp	.+18     	; 0xbb5a <udc_update_iface_desc+0x50>
    bb48:	93 81       	ldd	r25, Z+3	; 0x03
    bb4a:	96 13       	cpse	r25, r22
    bb4c:	06 c0       	rjmp	.+12     	; 0xbb5a <udc_update_iface_desc+0x50>
    bb4e:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bb52:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bb56:	81 e0       	ldi	r24, 0x01	; 1
    bb58:	08 95       	ret
    bb5a:	90 81       	ld	r25, Z
    bb5c:	e9 0f       	add	r30, r25
    bb5e:	f1 1d       	adc	r31, r1
    bb60:	e2 17       	cp	r30, r18
    bb62:	f3 07       	cpc	r31, r19
    bb64:	58 f3       	brcs	.-42     	; 0xbb3c <udc_update_iface_desc+0x32>
    bb66:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bb6a:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bb6e:	80 e0       	ldi	r24, 0x00	; 0
    bb70:	08 95       	ret
    bb72:	80 e0       	ldi	r24, 0x00	; 0
    bb74:	08 95       	ret
    bb76:	80 e0       	ldi	r24, 0x00	; 0
    bb78:	08 95       	ret
    bb7a:	80 e0       	ldi	r24, 0x00	; 0
    bb7c:	08 95       	ret

0000bb7e <udc_iface_disable>:
    bb7e:	ef 92       	push	r14
    bb80:	ff 92       	push	r15
    bb82:	1f 93       	push	r17
    bb84:	cf 93       	push	r28
    bb86:	df 93       	push	r29
    bb88:	c8 2f       	mov	r28, r24
    bb8a:	60 e0       	ldi	r22, 0x00	; 0
    bb8c:	be df       	rcall	.-132    	; 0xbb0a <udc_update_iface_desc>
    bb8e:	18 2f       	mov	r17, r24
    bb90:	88 23       	and	r24, r24
    bb92:	81 f1       	breq	.+96     	; 0xbbf4 <udc_iface_disable+0x76>
    bb94:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bb98:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bb9c:	ec 2f       	mov	r30, r28
    bb9e:	f0 e0       	ldi	r31, 0x00	; 0
    bba0:	ee 0f       	add	r30, r30
    bba2:	ff 1f       	adc	r31, r31
    bba4:	12 96       	adiw	r26, 0x02	; 2
    bba6:	8d 91       	ld	r24, X+
    bba8:	9c 91       	ld	r25, X
    bbaa:	13 97       	sbiw	r26, 0x03	; 3
    bbac:	e8 0f       	add	r30, r24
    bbae:	f9 1f       	adc	r31, r25
    bbb0:	e0 80       	ld	r14, Z
    bbb2:	f1 80       	ldd	r15, Z+1	; 0x01
    bbb4:	d7 01       	movw	r26, r14
    bbb6:	16 96       	adiw	r26, 0x06	; 6
    bbb8:	ed 91       	ld	r30, X+
    bbba:	fc 91       	ld	r31, X
    bbbc:	17 97       	sbiw	r26, 0x07	; 7
    bbbe:	19 95       	eicall
    bbc0:	68 2f       	mov	r22, r24
    bbc2:	8c 2f       	mov	r24, r28
    bbc4:	a2 df       	rcall	.-188    	; 0xbb0a <udc_update_iface_desc>
    bbc6:	18 2f       	mov	r17, r24
    bbc8:	88 23       	and	r24, r24
    bbca:	a1 f0       	breq	.+40     	; 0xbbf4 <udc_iface_disable+0x76>
    bbcc:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    bbd0:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    bbd4:	65 e0       	ldi	r22, 0x05	; 5
    bbd6:	ce 01       	movw	r24, r28
    bbd8:	5d df       	rcall	.-326    	; 0xba94 <udc_next_desc_in_iface>
    bbda:	ec 01       	movw	r28, r24
    bbdc:	89 2b       	or	r24, r25
    bbde:	21 f0       	breq	.+8      	; 0xbbe8 <udc_iface_disable+0x6a>
    bbe0:	8a 81       	ldd	r24, Y+2	; 0x02
    bbe2:	0e 94 10 46 	call	0x8c20	; 0x8c20 <udd_ep_free>
    bbe6:	f6 cf       	rjmp	.-20     	; 0xbbd4 <udc_iface_disable+0x56>
    bbe8:	d7 01       	movw	r26, r14
    bbea:	12 96       	adiw	r26, 0x02	; 2
    bbec:	ed 91       	ld	r30, X+
    bbee:	fc 91       	ld	r31, X
    bbf0:	13 97       	sbiw	r26, 0x03	; 3
    bbf2:	19 95       	eicall
    bbf4:	81 2f       	mov	r24, r17
    bbf6:	df 91       	pop	r29
    bbf8:	cf 91       	pop	r28
    bbfa:	1f 91       	pop	r17
    bbfc:	ff 90       	pop	r15
    bbfe:	ef 90       	pop	r14
    bc00:	08 95       	ret

0000bc02 <udc_iface_enable>:
    bc02:	1f 93       	push	r17
    bc04:	cf 93       	push	r28
    bc06:	df 93       	push	r29
    bc08:	18 2f       	mov	r17, r24
    bc0a:	7f df       	rcall	.-258    	; 0xbb0a <udc_update_iface_desc>
    bc0c:	88 23       	and	r24, r24
    bc0e:	41 f1       	breq	.+80     	; 0xbc60 <udc_iface_enable+0x5e>
    bc10:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    bc14:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    bc18:	65 e0       	ldi	r22, 0x05	; 5
    bc1a:	ce 01       	movw	r24, r28
    bc1c:	3b df       	rcall	.-394    	; 0xba94 <udc_next_desc_in_iface>
    bc1e:	ec 01       	movw	r28, r24
    bc20:	89 2b       	or	r24, r25
    bc22:	49 f0       	breq	.+18     	; 0xbc36 <udc_iface_enable+0x34>
    bc24:	4c 81       	ldd	r20, Y+4	; 0x04
    bc26:	5d 81       	ldd	r21, Y+5	; 0x05
    bc28:	6b 81       	ldd	r22, Y+3	; 0x03
    bc2a:	8a 81       	ldd	r24, Y+2	; 0x02
    bc2c:	0e 94 1c 44 	call	0x8838	; 0x8838 <udd_ep_alloc>
    bc30:	81 11       	cpse	r24, r1
    bc32:	f2 cf       	rjmp	.-28     	; 0xbc18 <udc_iface_enable+0x16>
    bc34:	15 c0       	rjmp	.+42     	; 0xbc60 <udc_iface_enable+0x5e>
    bc36:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bc3a:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bc3e:	e1 2f       	mov	r30, r17
    bc40:	f0 e0       	ldi	r31, 0x00	; 0
    bc42:	ee 0f       	add	r30, r30
    bc44:	ff 1f       	adc	r31, r31
    bc46:	12 96       	adiw	r26, 0x02	; 2
    bc48:	8d 91       	ld	r24, X+
    bc4a:	9c 91       	ld	r25, X
    bc4c:	13 97       	sbiw	r26, 0x03	; 3
    bc4e:	e8 0f       	add	r30, r24
    bc50:	f9 1f       	adc	r31, r25
    bc52:	01 90       	ld	r0, Z+
    bc54:	f0 81       	ld	r31, Z
    bc56:	e0 2d       	mov	r30, r0
    bc58:	01 90       	ld	r0, Z+
    bc5a:	f0 81       	ld	r31, Z
    bc5c:	e0 2d       	mov	r30, r0
    bc5e:	19 95       	eicall
    bc60:	df 91       	pop	r29
    bc62:	cf 91       	pop	r28
    bc64:	1f 91       	pop	r17
    bc66:	08 95       	ret

0000bc68 <udc_start>:
    bc68:	0c 94 80 43 	jmp	0x8700	; 0x8700 <udd_enable>
    bc6c:	08 95       	ret

0000bc6e <udc_reset>:
    bc6e:	cf 93       	push	r28
    bc70:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bc74:	88 23       	and	r24, r24
    bc76:	c1 f0       	breq	.+48     	; 0xbca8 <udc_reset+0x3a>
    bc78:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    bc7c:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bc80:	01 90       	ld	r0, Z+
    bc82:	f0 81       	ld	r31, Z
    bc84:	e0 2d       	mov	r30, r0
    bc86:	84 81       	ldd	r24, Z+4	; 0x04
    bc88:	88 23       	and	r24, r24
    bc8a:	71 f0       	breq	.+28     	; 0xbca8 <udc_reset+0x3a>
    bc8c:	c0 e0       	ldi	r28, 0x00	; 0
    bc8e:	8c 2f       	mov	r24, r28
    bc90:	76 df       	rcall	.-276    	; 0xbb7e <udc_iface_disable>
    bc92:	cf 5f       	subi	r28, 0xFF	; 255
    bc94:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    bc98:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bc9c:	01 90       	ld	r0, Z+
    bc9e:	f0 81       	ld	r31, Z
    bca0:	e0 2d       	mov	r30, r0
    bca2:	84 81       	ldd	r24, Z+4	; 0x04
    bca4:	c8 17       	cp	r28, r24
    bca6:	98 f3       	brcs	.-26     	; 0xbc8e <udc_reset+0x20>
    bca8:	10 92 88 27 	sts	0x2788, r1	; 0x802788 <udc_num_configuration>
    bcac:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    bcb0:	81 fd       	sbrc	r24, 1
    bcb2:	0e 94 f1 50 	call	0xa1e2	; 0xa1e2 <usb_callback_remotewakeup_disable>
    bcb6:	10 92 8c 27 	sts	0x278C, r1	; 0x80278c <udc_device_status>
    bcba:	10 92 8d 27 	sts	0x278D, r1	; 0x80278d <udc_device_status+0x1>
    bcbe:	cf 91       	pop	r28
    bcc0:	08 95       	ret

0000bcc2 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    bcc2:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    bcc4:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bcc8:	88 23       	and	r24, r24
    bcca:	49 f1       	breq	.+82     	; 0xbd1e <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bccc:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bcd0:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bcd4:	ed 91       	ld	r30, X+
    bcd6:	fc 91       	ld	r31, X
    bcd8:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    bcda:	84 81       	ldd	r24, Z+4	; 0x04
    bcdc:	88 23       	and	r24, r24
    bcde:	f9 f0       	breq	.+62     	; 0xbd1e <udc_sof_notify+0x5c>
    bce0:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    bce2:	ec 2f       	mov	r30, r28
    bce4:	f0 e0       	ldi	r31, 0x00	; 0
    bce6:	ee 0f       	add	r30, r30
    bce8:	ff 1f       	adc	r31, r31
    bcea:	12 96       	adiw	r26, 0x02	; 2
    bcec:	8d 91       	ld	r24, X+
    bcee:	9c 91       	ld	r25, X
    bcf0:	13 97       	sbiw	r26, 0x03	; 3
    bcf2:	e8 0f       	add	r30, r24
    bcf4:	f9 1f       	adc	r31, r25
    bcf6:	01 90       	ld	r0, Z+
    bcf8:	f0 81       	ld	r31, Z
    bcfa:	e0 2d       	mov	r30, r0
    bcfc:	00 84       	ldd	r0, Z+8	; 0x08
    bcfe:	f1 85       	ldd	r31, Z+9	; 0x09
    bd00:	e0 2d       	mov	r30, r0
    bd02:	30 97       	sbiw	r30, 0x00	; 0
    bd04:	09 f0       	breq	.+2      	; 0xbd08 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    bd06:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    bd08:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bd0a:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bd0e:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bd12:	ed 91       	ld	r30, X+
    bd14:	fc 91       	ld	r31, X
    bd16:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    bd18:	84 81       	ldd	r24, Z+4	; 0x04
    bd1a:	c8 17       	cp	r28, r24
    bd1c:	10 f3       	brcs	.-60     	; 0xbce2 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    bd1e:	cf 91       	pop	r28
    bd20:	08 95       	ret

0000bd22 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    bd22:	0f 93       	push	r16
    bd24:	1f 93       	push	r17
    bd26:	cf 93       	push	r28
    bd28:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    bd2a:	ed e9       	ldi	r30, 0x9D	; 157
    bd2c:	f7 e2       	ldi	r31, 0x27	; 39
    bd2e:	12 86       	std	Z+10, r1	; 0x0a
    bd30:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    bd32:	14 86       	std	Z+12, r1	; 0x0c
    bd34:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    bd36:	16 86       	std	Z+14, r1	; 0x0e
    bd38:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    bd3a:	80 81       	ld	r24, Z
    bd3c:	88 23       	and	r24, r24
    bd3e:	0c f0       	brlt	.+2      	; 0xbd42 <udc_process_setup+0x20>
    bd40:	95 c2       	rjmp	.+1322   	; 0xc26c <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    bd42:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bd46:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bd4a:	21 15       	cp	r18, r1
    bd4c:	31 05       	cpc	r19, r1
    bd4e:	09 f0       	breq	.+2      	; 0xbd52 <udc_process_setup+0x30>
    bd50:	88 c2       	rjmp	.+1296   	; 0xc262 <udc_process_setup+0x540>
    bd52:	7f c2       	rjmp	.+1278   	; 0xc252 <udc_process_setup+0x530>
    bd54:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    bd56:	09 f0       	breq	.+2      	; 0xbd5a <udc_process_setup+0x38>
    bd58:	ab c0       	rjmp	.+342    	; 0xbeb0 <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    bd5a:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bd5e:	96 30       	cpi	r25, 0x06	; 6
    bd60:	81 f0       	breq	.+32     	; 0xbd82 <udc_process_setup+0x60>
    bd62:	98 30       	cpi	r25, 0x08	; 8
    bd64:	09 f4       	brne	.+2      	; 0xbd68 <udc_process_setup+0x46>
    bd66:	99 c0       	rjmp	.+306    	; 0xbe9a <udc_process_setup+0x178>
    bd68:	91 11       	cpse	r25, r1
    bd6a:	a2 c0       	rjmp	.+324    	; 0xbeb0 <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    bd6c:	22 30       	cpi	r18, 0x02	; 2
    bd6e:	31 05       	cpc	r19, r1
    bd70:	09 f0       	breq	.+2      	; 0xbd74 <udc_process_setup+0x52>
    bd72:	2b c2       	rjmp	.+1110   	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    bd74:	62 e0       	ldi	r22, 0x02	; 2
    bd76:	70 e0       	ldi	r23, 0x00	; 0
    bd78:	8c e8       	ldi	r24, 0x8C	; 140
    bd7a:	97 e2       	ldi	r25, 0x27	; 39
    bd7c:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    bd80:	7e c2       	rjmp	.+1276   	; 0xc27e <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    bd82:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bd86:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    bd8a:	29 2f       	mov	r18, r25
    bd8c:	33 27       	eor	r19, r19
    bd8e:	22 30       	cpi	r18, 0x02	; 2
    bd90:	31 05       	cpc	r19, r1
    bd92:	b1 f0       	breq	.+44     	; 0xbdc0 <udc_process_setup+0x9e>
    bd94:	20 f4       	brcc	.+8      	; 0xbd9e <udc_process_setup+0x7c>
    bd96:	21 30       	cpi	r18, 0x01	; 1
    bd98:	31 05       	cpc	r19, r1
    bd9a:	41 f0       	breq	.+16     	; 0xbdac <udc_process_setup+0x8a>
    bd9c:	d8 c1       	rjmp	.+944    	; 0xc14e <udc_process_setup+0x42c>
    bd9e:	23 30       	cpi	r18, 0x03	; 3
    bda0:	31 05       	cpc	r19, r1
    bda2:	f1 f1       	breq	.+124    	; 0xbe20 <udc_process_setup+0xfe>
    bda4:	2f 30       	cpi	r18, 0x0F	; 15
    bda6:	31 05       	cpc	r19, r1
    bda8:	61 f1       	breq	.+88     	; 0xbe02 <udc_process_setup+0xe0>
    bdaa:	d1 c1       	rjmp	.+930    	; 0xc14e <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    bdac:	80 91 77 20 	lds	r24, 0x2077	; 0x802077 <udc_config>
    bdb0:	90 91 78 20 	lds	r25, 0x2078	; 0x802078 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    bdb4:	dc 01       	movw	r26, r24
    bdb6:	6c 91       	ld	r22, X
    bdb8:	70 e0       	ldi	r23, 0x00	; 0
    bdba:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    bdbe:	5e c0       	rjmp	.+188    	; 0xbe7c <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    bdc0:	e0 91 77 20 	lds	r30, 0x2077	; 0x802077 <udc_config>
    bdc4:	f0 91 78 20 	lds	r31, 0x2078	; 0x802078 <udc_config+0x1>
    bdc8:	21 89       	ldd	r18, Z+17	; 0x11
    bdca:	82 17       	cp	r24, r18
    bdcc:	08 f0       	brcs	.+2      	; 0xbdd0 <udc_process_setup+0xae>
    bdce:	fd c1       	rjmp	.+1018   	; 0xc1ca <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    bdd0:	99 27       	eor	r25, r25
    bdd2:	88 0f       	add	r24, r24
    bdd4:	99 1f       	adc	r25, r25
    bdd6:	88 0f       	add	r24, r24
    bdd8:	99 1f       	adc	r25, r25
    bdda:	e0 91 79 20 	lds	r30, 0x2079	; 0x802079 <udc_config+0x2>
    bdde:	f0 91 7a 20 	lds	r31, 0x207A	; 0x80207a <udc_config+0x3>
    bde2:	e8 0f       	add	r30, r24
    bde4:	f9 1f       	adc	r31, r25
    bde6:	80 81       	ld	r24, Z
    bde8:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    bdea:	fc 01       	movw	r30, r24
    bdec:	62 81       	ldd	r22, Z+2	; 0x02
    bdee:	73 81       	ldd	r23, Z+3	; 0x03
    bdf0:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    bdf4:	e0 91 a5 27 	lds	r30, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    bdf8:	f0 91 a6 27 	lds	r31, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    bdfc:	82 e0       	ldi	r24, 0x02	; 2
    bdfe:	81 83       	std	Z+1, r24	; 0x01
    be00:	3d c0       	rjmp	.+122    	; 0xbe7c <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    be02:	80 91 7b 20 	lds	r24, 0x207B	; 0x80207b <udc_config+0x4>
    be06:	90 91 7c 20 	lds	r25, 0x207C	; 0x80207c <udc_config+0x5>
    be0a:	00 97       	sbiw	r24, 0x00	; 0
    be0c:	09 f4       	brne	.+2      	; 0xbe10 <udc_process_setup+0xee>
    be0e:	dd c1       	rjmp	.+954    	; 0xc1ca <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    be10:	dc 01       	movw	r26, r24
    be12:	12 96       	adiw	r26, 0x02	; 2
    be14:	6d 91       	ld	r22, X+
    be16:	7c 91       	ld	r23, X
    be18:	13 97       	sbiw	r26, 0x03	; 3
    be1a:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    be1e:	2e c0       	rjmp	.+92     	; 0xbe7c <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    be20:	99 27       	eor	r25, r25
    be22:	81 30       	cpi	r24, 0x01	; 1
    be24:	91 05       	cpc	r25, r1
    be26:	99 f0       	breq	.+38     	; 0xbe4e <udc_process_setup+0x12c>
    be28:	58 f0       	brcs	.+22     	; 0xbe40 <udc_process_setup+0x11e>
    be2a:	82 30       	cpi	r24, 0x02	; 2
    be2c:	91 05       	cpc	r25, r1
    be2e:	09 f4       	brne	.+2      	; 0xbe32 <udc_process_setup+0x110>
    be30:	22 c2       	rjmp	.+1092   	; 0xc276 <udc_process_setup+0x554>
    be32:	03 97       	sbiw	r24, 0x03	; 3
    be34:	09 f0       	breq	.+2      	; 0xbe38 <udc_process_setup+0x116>
    be36:	94 c1       	rjmp	.+808    	; 0xc160 <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    be38:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    be3a:	eb ee       	ldi	r30, 0xEB	; 235
    be3c:	f1 e2       	ldi	r31, 0x21	; 33
    be3e:	0a c0       	rjmp	.+20     	; 0xbe54 <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    be40:	64 e0       	ldi	r22, 0x04	; 4
    be42:	70 e0       	ldi	r23, 0x00	; 0
    be44:	8c e1       	ldi	r24, 0x1C	; 28
    be46:	91 e2       	ldi	r25, 0x21	; 33
    be48:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    be4c:	17 c0       	rjmp	.+46     	; 0xbe7c <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    be4e:	eb e0       	ldi	r30, 0x0B	; 11
    be50:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    be52:	30 e1       	ldi	r19, 0x10	; 16
    be54:	ae ed       	ldi	r26, 0xDE	; 222
    be56:	b0 e2       	ldi	r27, 0x20	; 32
    be58:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    be5a:	81 91       	ld	r24, Z+
    be5c:	90 e0       	ldi	r25, 0x00	; 0
    be5e:	8d 93       	st	X+, r24
    be60:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    be62:	2f 5f       	subi	r18, 0xFF	; 255
    be64:	23 17       	cp	r18, r19
    be66:	c8 f3       	brcs	.-14     	; 0xbe5a <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    be68:	63 2f       	mov	r22, r19
    be6a:	66 0f       	add	r22, r22
    be6c:	6e 5f       	subi	r22, 0xFE	; 254
    be6e:	60 93 dc 20 	sts	0x20DC, r22	; 0x8020dc <udc_string_desc>
		udd_set_setup_payload(
    be72:	70 e0       	ldi	r23, 0x00	; 0
    be74:	8c ed       	ldi	r24, 0xDC	; 220
    be76:	90 e2       	ldi	r25, 0x20	; 32
    be78:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    be7c:	ed e9       	ldi	r30, 0x9D	; 157
    be7e:	f7 e2       	ldi	r31, 0x27	; 39
    be80:	86 81       	ldd	r24, Z+6	; 0x06
    be82:	97 81       	ldd	r25, Z+7	; 0x07
    be84:	22 85       	ldd	r18, Z+10	; 0x0a
    be86:	33 85       	ldd	r19, Z+11	; 0x0b
    be88:	82 17       	cp	r24, r18
    be8a:	93 07       	cpc	r25, r19
    be8c:	08 f0       	brcs	.+2      	; 0xbe90 <udc_process_setup+0x16e>
    be8e:	f7 c1       	rjmp	.+1006   	; 0xc27e <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    be90:	80 93 a7 27 	sts	0x27A7, r24	; 0x8027a7 <udd_g_ctrlreq+0xa>
    be94:	90 93 a8 27 	sts	0x27A8, r25	; 0x8027a8 <udd_g_ctrlreq+0xb>
    be98:	f2 c1       	rjmp	.+996    	; 0xc27e <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    be9a:	21 30       	cpi	r18, 0x01	; 1
    be9c:	31 05       	cpc	r19, r1
    be9e:	09 f0       	breq	.+2      	; 0xbea2 <udc_process_setup+0x180>
    bea0:	94 c1       	rjmp	.+808    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    bea2:	61 e0       	ldi	r22, 0x01	; 1
    bea4:	70 e0       	ldi	r23, 0x00	; 0
    bea6:	88 e8       	ldi	r24, 0x88	; 136
    bea8:	97 e2       	ldi	r25, 0x27	; 39
    beaa:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    beae:	e7 c1       	rjmp	.+974    	; 0xc27e <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    beb0:	81 30       	cpi	r24, 0x01	; 1
    beb2:	e9 f5       	brne	.+122    	; 0xbf2e <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    beb4:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    beb8:	9a 30       	cpi	r25, 0x0A	; 10
    beba:	c9 f5       	brne	.+114    	; 0xbf2e <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    bebc:	21 30       	cpi	r18, 0x01	; 1
    bebe:	31 05       	cpc	r19, r1
    bec0:	09 f0       	breq	.+2      	; 0xbec4 <udc_process_setup+0x1a2>
    bec2:	53 c1       	rjmp	.+678    	; 0xc16a <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    bec4:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bec8:	88 23       	and	r24, r24
    beca:	09 f4       	brne	.+2      	; 0xbece <udc_process_setup+0x1ac>
    becc:	4e c1       	rjmp	.+668    	; 0xc16a <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    bece:	c0 91 a1 27 	lds	r28, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bed2:	d0 91 a2 27 	lds	r29, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    bed6:	00 91 86 27 	lds	r16, 0x2786	; 0x802786 <udc_ptr_conf>
    beda:	10 91 87 27 	lds	r17, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bede:	d8 01       	movw	r26, r16
    bee0:	ed 91       	ld	r30, X+
    bee2:	fc 91       	ld	r31, X
    bee4:	84 81       	ldd	r24, Z+4	; 0x04
    bee6:	c8 17       	cp	r28, r24
    bee8:	08 f0       	brcs	.+2      	; 0xbeec <udc_process_setup+0x1ca>
    beea:	3f c1       	rjmp	.+638    	; 0xc16a <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    beec:	60 e0       	ldi	r22, 0x00	; 0
    beee:	8c 2f       	mov	r24, r28
    bef0:	0c de       	rcall	.-1000   	; 0xbb0a <udc_update_iface_desc>
    bef2:	88 23       	and	r24, r24
    bef4:	09 f4       	brne	.+2      	; 0xbef8 <udc_process_setup+0x1d6>
    bef6:	34 c1       	rjmp	.+616    	; 0xc160 <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    bef8:	ce 01       	movw	r24, r28
    befa:	99 27       	eor	r25, r25
    befc:	88 0f       	add	r24, r24
    befe:	99 1f       	adc	r25, r25
    bf00:	d8 01       	movw	r26, r16
    bf02:	12 96       	adiw	r26, 0x02	; 2
    bf04:	ed 91       	ld	r30, X+
    bf06:	fc 91       	ld	r31, X
    bf08:	13 97       	sbiw	r26, 0x03	; 3
    bf0a:	e8 0f       	add	r30, r24
    bf0c:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    bf0e:	01 90       	ld	r0, Z+
    bf10:	f0 81       	ld	r31, Z
    bf12:	e0 2d       	mov	r30, r0
    bf14:	86 81       	ldd	r24, Z+6	; 0x06
    bf16:	97 81       	ldd	r25, Z+7	; 0x07
    bf18:	fc 01       	movw	r30, r24
    bf1a:	19 95       	eicall
    bf1c:	80 93 8a 27 	sts	0x278A, r24	; 0x80278a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    bf20:	61 e0       	ldi	r22, 0x01	; 1
    bf22:	70 e0       	ldi	r23, 0x00	; 0
    bf24:	8a e8       	ldi	r24, 0x8A	; 138
    bf26:	97 e2       	ldi	r25, 0x27	; 39
    bf28:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    bf2c:	a8 c1       	rjmp	.+848    	; 0xc27e <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    bf2e:	82 30       	cpi	r24, 0x02	; 2
    bf30:	09 f0       	breq	.+2      	; 0xbf34 <udc_process_setup+0x212>
    bf32:	16 c1       	rjmp	.+556    	; 0xc160 <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    bf34:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bf38:	81 11       	cpse	r24, r1
    bf3a:	0b c1       	rjmp	.+534    	; 0xc152 <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    bf3c:	22 30       	cpi	r18, 0x02	; 2
    bf3e:	31 05       	cpc	r19, r1
    bf40:	09 f0       	breq	.+2      	; 0xbf44 <udc_process_setup+0x222>
    bf42:	43 c1       	rjmp	.+646    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    bf44:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    bf48:	0e 94 a4 44 	call	0x8948	; 0x8948 <udd_ep_is_halted>
    bf4c:	90 e0       	ldi	r25, 0x00	; 0
    bf4e:	80 93 82 27 	sts	0x2782, r24	; 0x802782 <udc_ep_status.4757>
    bf52:	90 93 83 27 	sts	0x2783, r25	; 0x802783 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    bf56:	62 e0       	ldi	r22, 0x02	; 2
    bf58:	70 e0       	ldi	r23, 0x00	; 0
    bf5a:	82 e8       	ldi	r24, 0x82	; 130
    bf5c:	97 e2       	ldi	r25, 0x27	; 39
    bf5e:	0e 94 15 44 	call	0x882a	; 0x882a <udd_set_setup_payload>
    bf62:	8d c1       	rjmp	.+794    	; 0xc27e <udc_process_setup+0x55c>
    bf64:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    bf66:	09 f0       	breq	.+2      	; 0xbf6a <udc_process_setup+0x248>
    bf68:	a0 c0       	rjmp	.+320    	; 0xc0aa <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    bf6a:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bf6e:	93 30       	cpi	r25, 0x03	; 3
    bf70:	91 f1       	breq	.+100    	; 0xbfd6 <udc_process_setup+0x2b4>
    bf72:	18 f4       	brcc	.+6      	; 0xbf7a <udc_process_setup+0x258>
    bf74:	91 30       	cpi	r25, 0x01	; 1
    bf76:	a9 f0       	breq	.+42     	; 0xbfa2 <udc_process_setup+0x280>
    bf78:	98 c0       	rjmp	.+304    	; 0xc0aa <udc_process_setup+0x388>
    bf7a:	95 30       	cpi	r25, 0x05	; 5
    bf7c:	21 f0       	breq	.+8      	; 0xbf86 <udc_process_setup+0x264>
    bf7e:	99 30       	cpi	r25, 0x09	; 9
    bf80:	09 f4       	brne	.+2      	; 0xbf84 <udc_process_setup+0x262>
    bf82:	43 c0       	rjmp	.+134    	; 0xc00a <udc_process_setup+0x2e8>
    bf84:	92 c0       	rjmp	.+292    	; 0xc0aa <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bf86:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bf8a:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bf8e:	89 2b       	or	r24, r25
    bf90:	09 f0       	breq	.+2      	; 0xbf94 <udc_process_setup+0x272>
    bf92:	1b c1       	rjmp	.+566    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    bf94:	8f e7       	ldi	r24, 0x7F	; 127
    bf96:	9d e5       	ldi	r25, 0x5D	; 93
    bf98:	80 93 a9 27 	sts	0x27A9, r24	; 0x8027a9 <udd_g_ctrlreq+0xc>
    bf9c:	90 93 aa 27 	sts	0x27AA, r25	; 0x8027aa <udd_g_ctrlreq+0xd>
    bfa0:	6e c1       	rjmp	.+732    	; 0xc27e <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bfa2:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bfa6:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bfaa:	89 2b       	or	r24, r25
    bfac:	09 f0       	breq	.+2      	; 0xbfb0 <udc_process_setup+0x28e>
    bfae:	0d c1       	rjmp	.+538    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    bfb0:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bfb4:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bfb8:	01 97       	sbiw	r24, 0x01	; 1
    bfba:	09 f0       	breq	.+2      	; 0xbfbe <udc_process_setup+0x29c>
    bfbc:	06 c1       	rjmp	.+524    	; 0xc1ca <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    bfbe:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    bfc2:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    bfc6:	8d 7f       	andi	r24, 0xFD	; 253
    bfc8:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    bfcc:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    bfd0:	0e 94 f1 50 	call	0xa1e2	; 0xa1e2 <usb_callback_remotewakeup_disable>
    bfd4:	54 c1       	rjmp	.+680    	; 0xc27e <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    bfd6:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bfda:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bfde:	89 2b       	or	r24, r25
    bfe0:	09 f0       	breq	.+2      	; 0xbfe4 <udc_process_setup+0x2c2>
    bfe2:	f3 c0       	rjmp	.+486    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    bfe4:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bfe8:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    bfec:	01 97       	sbiw	r24, 0x01	; 1
    bfee:	09 f0       	breq	.+2      	; 0xbff2 <udc_process_setup+0x2d0>
    bff0:	b2 c0       	rjmp	.+356    	; 0xc156 <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    bff2:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    bff6:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    bffa:	82 60       	ori	r24, 0x02	; 2
    bffc:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    c000:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    c004:	0e 94 f0 50 	call	0xa1e0	; 0xa1e0 <usb_callback_remotewakeup_enable>
    c008:	3a c1       	rjmp	.+628    	; 0xc27e <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    c00a:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c00e:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c012:	89 2b       	or	r24, r25
    c014:	09 f0       	breq	.+2      	; 0xc018 <udc_process_setup+0x2f6>
    c016:	d9 c0       	rjmp	.+434    	; 0xc1ca <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    c018:	0e 94 0a 44 	call	0x8814	; 0x8814 <udd_getaddress>
    c01c:	88 23       	and	r24, r24
    c01e:	09 f4       	brne	.+2      	; 0xc022 <udc_process_setup+0x300>
    c020:	9f c0       	rjmp	.+318    	; 0xc160 <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    c022:	20 91 9f 27 	lds	r18, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c026:	30 91 a0 27 	lds	r19, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c02a:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    c02c:	e0 91 77 20 	lds	r30, 0x2077	; 0x802077 <udc_config>
    c030:	f0 91 78 20 	lds	r31, 0x2078	; 0x802078 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    c034:	81 89       	ldd	r24, Z+17	; 0x11
    c036:	90 e0       	ldi	r25, 0x00	; 0
    c038:	82 17       	cp	r24, r18
    c03a:	93 07       	cpc	r25, r19
    c03c:	08 f4       	brcc	.+2      	; 0xc040 <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    c03e:	90 c0       	rjmp	.+288    	; 0xc160 <udc_process_setup+0x43e>
    c040:	16 de       	rcall	.-980    	; 0xbc6e <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    c042:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c046:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c04a:	80 93 88 27 	sts	0x2788, r24	; 0x802788 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    c04e:	88 23       	and	r24, r24
    c050:	09 f4       	brne	.+2      	; 0xc054 <udc_process_setup+0x332>
    c052:	15 c1       	rjmp	.+554    	; 0xc27e <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    c054:	99 27       	eor	r25, r25
    c056:	81 50       	subi	r24, 0x01	; 1
    c058:	90 4c       	sbci	r25, 0xC0	; 192
    c05a:	88 0f       	add	r24, r24
    c05c:	99 1f       	adc	r25, r25
    c05e:	88 0f       	add	r24, r24
    c060:	99 1f       	adc	r25, r25
    c062:	e0 91 79 20 	lds	r30, 0x2079	; 0x802079 <udc_config+0x2>
    c066:	f0 91 7a 20 	lds	r31, 0x207A	; 0x80207a <udc_config+0x3>
    c06a:	e8 0f       	add	r30, r24
    c06c:	f9 1f       	adc	r31, r25
    c06e:	e0 93 86 27 	sts	0x2786, r30	; 0x802786 <udc_ptr_conf>
    c072:	f0 93 87 27 	sts	0x2787, r31	; 0x802787 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c076:	01 90       	ld	r0, Z+
    c078:	f0 81       	ld	r31, Z
    c07a:	e0 2d       	mov	r30, r0
    c07c:	84 81       	ldd	r24, Z+4	; 0x04
    c07e:	88 23       	and	r24, r24
    c080:	09 f4       	brne	.+2      	; 0xc084 <udc_process_setup+0x362>
    c082:	fd c0       	rjmp	.+506    	; 0xc27e <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    c084:	c0 e0       	ldi	r28, 0x00	; 0
    c086:	60 e0       	ldi	r22, 0x00	; 0
    c088:	8c 2f       	mov	r24, r28
    c08a:	bb dd       	rcall	.-1162   	; 0xbc02 <udc_iface_enable>
    c08c:	88 23       	and	r24, r24
    c08e:	09 f4       	brne	.+2      	; 0xc092 <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    c090:	67 c0       	rjmp	.+206    	; 0xc160 <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c092:	cf 5f       	subi	r28, 0xFF	; 255
    c094:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    c098:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c09c:	01 90       	ld	r0, Z+
    c09e:	f0 81       	ld	r31, Z
    c0a0:	e0 2d       	mov	r30, r0
    c0a2:	84 81       	ldd	r24, Z+4	; 0x04
    c0a4:	c8 17       	cp	r28, r24
    c0a6:	78 f3       	brcs	.-34     	; 0xc086 <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    c0a8:	ea c0       	rjmp	.+468    	; 0xc27e <udc_process_setup+0x55c>
    c0aa:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    c0ac:	e9 f4       	brne	.+58     	; 0xc0e8 <udc_process_setup+0x3c6>
    c0ae:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c0b2:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    c0b4:	c9 f4       	brne	.+50     	; 0xc0e8 <udc_process_setup+0x3c6>
    c0b6:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c0ba:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c0be:	89 2b       	or	r24, r25
    c0c0:	09 f0       	breq	.+2      	; 0xc0c4 <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    c0c2:	53 c0       	rjmp	.+166    	; 0xc16a <udc_process_setup+0x448>
    c0c4:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c0c8:	88 23       	and	r24, r24
    c0ca:	09 f4       	brne	.+2      	; 0xc0ce <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c0cc:	4e c0       	rjmp	.+156    	; 0xc16a <udc_process_setup+0x448>
    c0ce:	ed e9       	ldi	r30, 0x9D	; 157
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    c0d0:	f7 e2       	ldi	r31, 0x27	; 39

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    c0d2:	c4 81       	ldd	r28, Z+4	; 0x04
    c0d4:	d2 81       	ldd	r29, Z+2	; 0x02
    c0d6:	8c 2f       	mov	r24, r28
    c0d8:	52 dd       	rcall	.-1372   	; 0xbb7e <udc_iface_disable>
    c0da:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    c0dc:	09 f4       	brne	.+2      	; 0xc0e0 <udc_process_setup+0x3be>
    c0de:	40 c0       	rjmp	.+128    	; 0xc160 <udc_process_setup+0x43e>
    c0e0:	6d 2f       	mov	r22, r29
    c0e2:	8c 2f       	mov	r24, r28
    c0e4:	8e dd       	rcall	.-1252   	; 0xbc02 <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    c0e6:	3a c0       	rjmp	.+116    	; 0xc15c <udc_process_setup+0x43a>
    c0e8:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    c0ea:	d1 f5       	brne	.+116    	; 0xc160 <udc_process_setup+0x43e>
    c0ec:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c0f0:	81 30       	cpi	r24, 0x01	; 1
    c0f2:	19 f0       	breq	.+6      	; 0xc0fa <udc_process_setup+0x3d8>
    c0f4:	83 30       	cpi	r24, 0x03	; 3
    c0f6:	a1 f0       	breq	.+40     	; 0xc120 <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c0f8:	30 c0       	rjmp	.+96     	; 0xc15a <udc_process_setup+0x438>
    c0fa:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c0fe:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c102:	89 2b       	or	r24, r25
    c104:	09 f0       	breq	.+2      	; 0xc108 <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    c106:	61 c0       	rjmp	.+194    	; 0xc1ca <udc_process_setup+0x4a8>
    c108:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c10c:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c110:	89 2b       	or	r24, r25
    c112:	09 f0       	breq	.+2      	; 0xc116 <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    c114:	5a c0       	rjmp	.+180    	; 0xc1ca <udc_process_setup+0x4a8>
    c116:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c11a:	0e 94 bf 44 	call	0x897e	; 0x897e <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c11e:	1e c0       	rjmp	.+60     	; 0xc15c <udc_process_setup+0x43a>
    c120:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c124:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c128:	89 2b       	or	r24, r25
    c12a:	09 f0       	breq	.+2      	; 0xc12e <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    c12c:	4e c0       	rjmp	.+156    	; 0xc1ca <udc_process_setup+0x4a8>
    c12e:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c132:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c136:	89 2b       	or	r24, r25
    c138:	09 f0       	breq	.+2      	; 0xc13c <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    c13a:	47 c0       	rjmp	.+142    	; 0xc1ca <udc_process_setup+0x4a8>
    c13c:	cd e9       	ldi	r28, 0x9D	; 157
    c13e:	d7 e2       	ldi	r29, 0x27	; 39
    c140:	8c 81       	ldd	r24, Y+4	; 0x04
    c142:	0e 94 c1 45 	call	0x8b82	; 0x8b82 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    c146:	8c 81       	ldd	r24, Y+4	; 0x04
    c148:	0e 94 2c 46 	call	0x8c58	; 0x8c58 <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    c14c:	07 c0       	rjmp	.+14     	; 0xc15c <udc_process_setup+0x43a>
    c14e:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    c150:	05 c0       	rjmp	.+10     	; 0xc15c <udc_process_setup+0x43a>
    c152:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    c154:	03 c0       	rjmp	.+6      	; 0xc15c <udc_process_setup+0x43a>
    c156:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    c158:	01 c0       	rjmp	.+2      	; 0xc15c <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    c15a:	80 e0       	ldi	r24, 0x00	; 0
    c15c:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    c15e:	90 c0       	rjmp	.+288    	; 0xc280 <udc_process_setup+0x55e>
    c160:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    c164:	8f 71       	andi	r24, 0x1F	; 31
    c166:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    c168:	81 f5       	brne	.+96     	; 0xc1ca <udc_process_setup+0x4a8>
    c16a:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c16e:	88 23       	and	r24, r24
    c170:	09 f4       	brne	.+2      	; 0xc174 <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c172:	71 c0       	rjmp	.+226    	; 0xc256 <udc_process_setup+0x534>
    c174:	00 91 a1 27 	lds	r16, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c178:	10 91 a2 27 	lds	r17, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    c17c:	c0 91 86 27 	lds	r28, 0x2786	; 0x802786 <udc_ptr_conf>
    c180:	d0 91 87 27 	lds	r29, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c184:	e8 81       	ld	r30, Y
    c186:	f9 81       	ldd	r31, Y+1	; 0x01
    c188:	84 81       	ldd	r24, Z+4	; 0x04
    c18a:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    c18c:	08 f0       	brcs	.+2      	; 0xc190 <udc_process_setup+0x46e>
    c18e:	65 c0       	rjmp	.+202    	; 0xc25a <udc_process_setup+0x538>
    c190:	60 e0       	ldi	r22, 0x00	; 0
    c192:	80 2f       	mov	r24, r16
    c194:	ba dc       	rcall	.-1676   	; 0xbb0a <udc_update_iface_desc>
    c196:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    c198:	c1 f0       	breq	.+48     	; 0xc1ca <udc_process_setup+0x4a8>
    c19a:	f8 01       	movw	r30, r16
    c19c:	ff 27       	eor	r31, r31
    c19e:	cf 01       	movw	r24, r30
    c1a0:	88 0f       	add	r24, r24
    c1a2:	99 1f       	adc	r25, r25
    c1a4:	ea 81       	ldd	r30, Y+2	; 0x02
    c1a6:	fb 81       	ldd	r31, Y+3	; 0x03
    c1a8:	e8 0f       	add	r30, r24
    c1aa:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    c1ac:	c0 81       	ld	r28, Z
    c1ae:	d1 81       	ldd	r29, Z+1	; 0x01
    c1b0:	ee 81       	ldd	r30, Y+6	; 0x06
    c1b2:	ff 81       	ldd	r31, Y+7	; 0x07
    c1b4:	19 95       	eicall
    c1b6:	68 2f       	mov	r22, r24
    c1b8:	80 2f       	mov	r24, r16
    c1ba:	a7 dc       	rcall	.-1714   	; 0xbb0a <udc_update_iface_desc>
    c1bc:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    c1be:	29 f0       	breq	.+10     	; 0xc1ca <udc_process_setup+0x4a8>
    c1c0:	ec 81       	ldd	r30, Y+4	; 0x04
    c1c2:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    c1c4:	19 95       	eicall
    c1c6:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    c1c8:	5b c0       	rjmp	.+182    	; 0xc280 <udc_process_setup+0x55e>
    c1ca:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    c1ce:	8f 71       	andi	r24, 0x1F	; 31
    c1d0:	82 30       	cpi	r24, 0x02	; 2
    c1d2:	09 f0       	breq	.+2      	; 0xc1d6 <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    c1d4:	44 c0       	rjmp	.+136    	; 0xc25e <udc_process_setup+0x53c>
    c1d6:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c1da:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c1dc:	b1 f1       	breq	.+108    	; 0xc24a <udc_process_setup+0x528>
    c1de:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    c1e2:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c1e6:	ed 91       	ld	r30, X+
    c1e8:	fc 91       	ld	r31, X
    c1ea:	11 97       	sbiw	r26, 0x01	; 1
    c1ec:	84 81       	ldd	r24, Z+4	; 0x04
    c1ee:	88 23       	and	r24, r24
    c1f0:	71 f1       	breq	.+92     	; 0xc24e <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    c1f2:	c0 e0       	ldi	r28, 0x00	; 0
    c1f4:	ec 2f       	mov	r30, r28
    c1f6:	f0 e0       	ldi	r31, 0x00	; 0
    c1f8:	ee 0f       	add	r30, r30
    c1fa:	ff 1f       	adc	r31, r31
    c1fc:	12 96       	adiw	r26, 0x02	; 2
    c1fe:	8d 91       	ld	r24, X+
    c200:	9c 91       	ld	r25, X
    c202:	13 97       	sbiw	r26, 0x03	; 3
    c204:	e8 0f       	add	r30, r24
    c206:	f9 1f       	adc	r31, r25
    c208:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    c20a:	11 81       	ldd	r17, Z+1	; 0x01
    c20c:	d8 01       	movw	r26, r16
    c20e:	16 96       	adiw	r26, 0x06	; 6
    c210:	ed 91       	ld	r30, X+
    c212:	fc 91       	ld	r31, X
    c214:	17 97       	sbiw	r26, 0x07	; 7
    c216:	19 95       	eicall
    c218:	68 2f       	mov	r22, r24
    c21a:	8c 2f       	mov	r24, r28
    c21c:	76 dc       	rcall	.-1812   	; 0xbb0a <udc_update_iface_desc>
    c21e:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    c220:	79 f1       	breq	.+94     	; 0xc280 <udc_process_setup+0x55e>
    c222:	d8 01       	movw	r26, r16
    c224:	14 96       	adiw	r26, 0x04	; 4
    c226:	ed 91       	ld	r30, X+
    c228:	fc 91       	ld	r31, X
    c22a:	15 97       	sbiw	r26, 0x05	; 5
    c22c:	19 95       	eicall
    c22e:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    c230:	27 c0       	rjmp	.+78     	; 0xc280 <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c232:	cf 5f       	subi	r28, 0xFF	; 255
    c234:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    c238:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c23c:	ed 91       	ld	r30, X+
    c23e:	fc 91       	ld	r31, X
    c240:	11 97       	sbiw	r26, 0x01	; 1
    c242:	94 81       	ldd	r25, Z+4	; 0x04
    c244:	c9 17       	cp	r28, r25
    c246:	b0 f2       	brcs	.-84     	; 0xc1f4 <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    c248:	1b c0       	rjmp	.+54     	; 0xc280 <udc_process_setup+0x55e>
    c24a:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    c24c:	19 c0       	rjmp	.+50     	; 0xc280 <udc_process_setup+0x55e>
    c24e:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    c250:	17 c0       	rjmp	.+46     	; 0xc280 <udc_process_setup+0x55e>
    c252:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    c254:	15 c0       	rjmp	.+42     	; 0xc280 <udc_process_setup+0x55e>
    c256:	80 e0       	ldi	r24, 0x00	; 0
    c258:	13 c0       	rjmp	.+38     	; 0xc280 <udc_process_setup+0x55e>
    c25a:	80 e0       	ldi	r24, 0x00	; 0
    c25c:	11 c0       	rjmp	.+34     	; 0xc280 <udc_process_setup+0x55e>
    c25e:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    c260:	0f c0       	rjmp	.+30     	; 0xc280 <udc_process_setup+0x55e>
    c262:	98 2f       	mov	r25, r24
    c264:	90 76       	andi	r25, 0x60	; 96
    c266:	09 f0       	breq	.+2      	; 0xc26a <udc_process_setup+0x548>
    c268:	7b cf       	rjmp	.-266    	; 0xc160 <udc_process_setup+0x43e>
    c26a:	74 cd       	rjmp	.-1304   	; 0xbd54 <udc_process_setup+0x32>
    c26c:	98 2f       	mov	r25, r24
    c26e:	90 76       	andi	r25, 0x60	; 96
    c270:	09 f0       	breq	.+2      	; 0xc274 <udc_process_setup+0x552>
    c272:	76 cf       	rjmp	.-276    	; 0xc160 <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    c274:	77 ce       	rjmp	.-786    	; 0xbf64 <udc_process_setup+0x242>
		str = udc_string_product_name;
    c276:	3c e0       	ldi	r19, 0x0C	; 12
    c278:	ee ef       	ldi	r30, 0xFE	; 254
    c27a:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    c27c:	eb cd       	rjmp	.-1066   	; 0xbe54 <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    c27e:	81 e0       	ldi	r24, 0x01	; 1
    c280:	df 91       	pop	r29
    c282:	cf 91       	pop	r28
    c284:	1f 91       	pop	r17
    c286:	0f 91       	pop	r16
    c288:	08 95       	ret

0000c28a <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    c28a:	cf 93       	push	r28
    c28c:	df 93       	push	r29
    c28e:	1f 92       	push	r1
    c290:	cd b7       	in	r28, 0x3d	; 61
    c292:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    c294:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c298:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c29c:	e0 91 b3 27 	lds	r30, 0x27B3	; 0x8027b3 <ptr_get>
    c2a0:	f0 91 b4 27 	lds	r31, 0x27B4	; 0x8027b4 <ptr_get+0x1>
    c2a4:	be 01       	movw	r22, r28
    c2a6:	6f 5f       	subi	r22, 0xFF	; 255
    c2a8:	7f 4f       	sbci	r23, 0xFF	; 255
    c2aa:	19 95       	eicall
	return c;
    c2ac:	89 81       	ldd	r24, Y+1	; 0x01
}
    c2ae:	08 2e       	mov	r0, r24
    c2b0:	00 0c       	add	r0, r0
    c2b2:	99 0b       	sbc	r25, r25
    c2b4:	0f 90       	pop	r0
    c2b6:	df 91       	pop	r29
    c2b8:	cf 91       	pop	r28
    c2ba:	08 95       	ret

0000c2bc <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    c2bc:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c2c0:	88 23       	and	r24, r24
    c2c2:	81 f0       	breq	.+32     	; 0xc2e4 <stdio_usb_putchar+0x28>
    c2c4:	86 2f       	mov	r24, r22
    c2c6:	08 2e       	mov	r0, r24
    c2c8:	00 0c       	add	r0, r0
    c2ca:	99 0b       	sbc	r25, r25
    c2cc:	df db       	rcall	.-2114   	; 0xba8c <udi_cdc_putc>
    c2ce:	21 e0       	ldi	r18, 0x01	; 1
    c2d0:	30 e0       	ldi	r19, 0x00	; 0
    c2d2:	89 2b       	or	r24, r25
    c2d4:	11 f0       	breq	.+4      	; 0xc2da <stdio_usb_putchar+0x1e>
    c2d6:	20 e0       	ldi	r18, 0x00	; 0
    c2d8:	30 e0       	ldi	r19, 0x00	; 0
    c2da:	88 27       	eor	r24, r24
    c2dc:	99 27       	eor	r25, r25
    c2de:	82 1b       	sub	r24, r18
    c2e0:	93 0b       	sbc	r25, r19
    c2e2:	08 95       	ret
    c2e4:	80 e0       	ldi	r24, 0x00	; 0
    c2e6:	90 e0       	ldi	r25, 0x00	; 0
    c2e8:	08 95       	ret

0000c2ea <stdio_usb_getchar>:
    c2ea:	cf 93       	push	r28
    c2ec:	df 93       	push	r29
    c2ee:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c2f2:	81 11       	cpse	r24, r1
    c2f4:	03 c0       	rjmp	.+6      	; 0xc2fc <stdio_usb_getchar+0x12>
    c2f6:	fb 01       	movw	r30, r22
    c2f8:	10 82       	st	Z, r1
    c2fa:	03 c0       	rjmp	.+6      	; 0xc302 <stdio_usb_getchar+0x18>
    c2fc:	eb 01       	movw	r28, r22
    c2fe:	d9 da       	rcall	.-2638   	; 0xb8b2 <udi_cdc_getc>
    c300:	88 83       	st	Y, r24
    c302:	df 91       	pop	r29
    c304:	cf 91       	pop	r28
    c306:	08 95       	ret

0000c308 <stdio_usb_enable>:
    c308:	81 e0       	ldi	r24, 0x01	; 1
    c30a:	80 93 8e 27 	sts	0x278E, r24	; 0x80278e <stdio_usb_interface_enable>
    c30e:	08 95       	ret

0000c310 <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    c310:	10 92 b7 27 	sts	0x27B7, r1	; 0x8027b7 <stdio_base>
    c314:	10 92 b8 27 	sts	0x27B8, r1	; 0x8027b8 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    c318:	8e e5       	ldi	r24, 0x5E	; 94
    c31a:	91 e6       	ldi	r25, 0x61	; 97
    c31c:	80 93 b5 27 	sts	0x27B5, r24	; 0x8027b5 <ptr_put>
    c320:	90 93 b6 27 	sts	0x27B6, r25	; 0x8027b6 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    c324:	85 e7       	ldi	r24, 0x75	; 117
    c326:	91 e6       	ldi	r25, 0x61	; 97
    c328:	80 93 b3 27 	sts	0x27B3, r24	; 0x8027b3 <ptr_get>
    c32c:	90 93 b4 27 	sts	0x27B4, r25	; 0x8027b4 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    c330:	9b dc       	rcall	.-1738   	; 0xbc68 <udc_start>
    c332:	65 e4       	ldi	r22, 0x45	; 69
    c334:	71 e6       	ldi	r23, 0x61	; 97
    c336:	8f e9       	ldi	r24, 0x9F	; 159
    c338:	91 e6       	ldi	r25, 0x61	; 97
    c33a:	37 c6       	rjmp	.+3182   	; 0xcfaa <fdevopen>
    c33c:	08 95       	ret

0000c33e <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    c33e:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    c340:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c344:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c348:	e0 91 b5 27 	lds	r30, 0x27B5	; 0x8027b5 <ptr_put>
    c34c:	f0 91 b6 27 	lds	r31, 0x27B6	; 0x8027b6 <ptr_put+0x1>
    c350:	19 95       	eicall
    c352:	99 23       	and	r25, r25
    c354:	1c f0       	brlt	.+6      	; 0xc35c <_write+0x1e>
		return -1;
	}
	return 1;
    c356:	81 e0       	ldi	r24, 0x01	; 1
    c358:	90 e0       	ldi	r25, 0x00	; 0
    c35a:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    c35c:	8f ef       	ldi	r24, 0xFF	; 255
    c35e:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    c360:	08 95       	ret

0000c362 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    c362:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    c366:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    c368:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    c36a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    c36e:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    c370:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    c374:	08 95       	ret

0000c376 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    c376:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    c378:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    c37a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    c37c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    c37e:	60 83       	st	Z, r22
	ret                             // Return to caller
    c380:	08 95       	ret

0000c382 <__mulsi3>:
    c382:	db 01       	movw	r26, r22
    c384:	8f 93       	push	r24
    c386:	9f 93       	push	r25
    c388:	93 d0       	rcall	.+294    	; 0xc4b0 <__muluhisi3>
    c38a:	bf 91       	pop	r27
    c38c:	af 91       	pop	r26
    c38e:	a2 9f       	mul	r26, r18
    c390:	80 0d       	add	r24, r0
    c392:	91 1d       	adc	r25, r1
    c394:	a3 9f       	mul	r26, r19
    c396:	90 0d       	add	r25, r0
    c398:	b2 9f       	mul	r27, r18
    c39a:	90 0d       	add	r25, r0
    c39c:	11 24       	eor	r1, r1
    c39e:	08 95       	ret

0000c3a0 <__udivmodhi4>:
    c3a0:	aa 1b       	sub	r26, r26
    c3a2:	bb 1b       	sub	r27, r27
    c3a4:	51 e1       	ldi	r21, 0x11	; 17
    c3a6:	07 c0       	rjmp	.+14     	; 0xc3b6 <__udivmodhi4_ep>

0000c3a8 <__udivmodhi4_loop>:
    c3a8:	aa 1f       	adc	r26, r26
    c3aa:	bb 1f       	adc	r27, r27
    c3ac:	a6 17       	cp	r26, r22
    c3ae:	b7 07       	cpc	r27, r23
    c3b0:	10 f0       	brcs	.+4      	; 0xc3b6 <__udivmodhi4_ep>
    c3b2:	a6 1b       	sub	r26, r22
    c3b4:	b7 0b       	sbc	r27, r23

0000c3b6 <__udivmodhi4_ep>:
    c3b6:	88 1f       	adc	r24, r24
    c3b8:	99 1f       	adc	r25, r25
    c3ba:	5a 95       	dec	r21
    c3bc:	a9 f7       	brne	.-22     	; 0xc3a8 <__udivmodhi4_loop>
    c3be:	80 95       	com	r24
    c3c0:	90 95       	com	r25
    c3c2:	bc 01       	movw	r22, r24
    c3c4:	cd 01       	movw	r24, r26
    c3c6:	08 95       	ret

0000c3c8 <__divmodhi4>:
    c3c8:	97 fb       	bst	r25, 7
    c3ca:	07 2e       	mov	r0, r23
    c3cc:	16 f4       	brtc	.+4      	; 0xc3d2 <__divmodhi4+0xa>
    c3ce:	00 94       	com	r0
    c3d0:	06 d0       	rcall	.+12     	; 0xc3de <__divmodhi4_neg1>
    c3d2:	77 fd       	sbrc	r23, 7
    c3d4:	08 d0       	rcall	.+16     	; 0xc3e6 <__divmodhi4_neg2>
    c3d6:	e4 df       	rcall	.-56     	; 0xc3a0 <__udivmodhi4>
    c3d8:	07 fc       	sbrc	r0, 7
    c3da:	05 d0       	rcall	.+10     	; 0xc3e6 <__divmodhi4_neg2>
    c3dc:	3e f4       	brtc	.+14     	; 0xc3ec <__divmodhi4_exit>

0000c3de <__divmodhi4_neg1>:
    c3de:	90 95       	com	r25
    c3e0:	81 95       	neg	r24
    c3e2:	9f 4f       	sbci	r25, 0xFF	; 255
    c3e4:	08 95       	ret

0000c3e6 <__divmodhi4_neg2>:
    c3e6:	70 95       	com	r23
    c3e8:	61 95       	neg	r22
    c3ea:	7f 4f       	sbci	r23, 0xFF	; 255

0000c3ec <__divmodhi4_exit>:
    c3ec:	08 95       	ret

0000c3ee <__udivmodsi4>:
    c3ee:	a1 e2       	ldi	r26, 0x21	; 33
    c3f0:	1a 2e       	mov	r1, r26
    c3f2:	aa 1b       	sub	r26, r26
    c3f4:	bb 1b       	sub	r27, r27
    c3f6:	fd 01       	movw	r30, r26
    c3f8:	0d c0       	rjmp	.+26     	; 0xc414 <__udivmodsi4_ep>

0000c3fa <__udivmodsi4_loop>:
    c3fa:	aa 1f       	adc	r26, r26
    c3fc:	bb 1f       	adc	r27, r27
    c3fe:	ee 1f       	adc	r30, r30
    c400:	ff 1f       	adc	r31, r31
    c402:	a2 17       	cp	r26, r18
    c404:	b3 07       	cpc	r27, r19
    c406:	e4 07       	cpc	r30, r20
    c408:	f5 07       	cpc	r31, r21
    c40a:	20 f0       	brcs	.+8      	; 0xc414 <__udivmodsi4_ep>
    c40c:	a2 1b       	sub	r26, r18
    c40e:	b3 0b       	sbc	r27, r19
    c410:	e4 0b       	sbc	r30, r20
    c412:	f5 0b       	sbc	r31, r21

0000c414 <__udivmodsi4_ep>:
    c414:	66 1f       	adc	r22, r22
    c416:	77 1f       	adc	r23, r23
    c418:	88 1f       	adc	r24, r24
    c41a:	99 1f       	adc	r25, r25
    c41c:	1a 94       	dec	r1
    c41e:	69 f7       	brne	.-38     	; 0xc3fa <__udivmodsi4_loop>
    c420:	60 95       	com	r22
    c422:	70 95       	com	r23
    c424:	80 95       	com	r24
    c426:	90 95       	com	r25
    c428:	9b 01       	movw	r18, r22
    c42a:	ac 01       	movw	r20, r24
    c42c:	bd 01       	movw	r22, r26
    c42e:	cf 01       	movw	r24, r30
    c430:	08 95       	ret

0000c432 <__divmodsi4>:
    c432:	05 2e       	mov	r0, r21
    c434:	97 fb       	bst	r25, 7
    c436:	16 f4       	brtc	.+4      	; 0xc43c <__divmodsi4+0xa>
    c438:	00 94       	com	r0
    c43a:	0f d0       	rcall	.+30     	; 0xc45a <__negsi2>
    c43c:	57 fd       	sbrc	r21, 7
    c43e:	05 d0       	rcall	.+10     	; 0xc44a <__divmodsi4_neg2>
    c440:	d6 df       	rcall	.-84     	; 0xc3ee <__udivmodsi4>
    c442:	07 fc       	sbrc	r0, 7
    c444:	02 d0       	rcall	.+4      	; 0xc44a <__divmodsi4_neg2>
    c446:	46 f4       	brtc	.+16     	; 0xc458 <__divmodsi4_exit>
    c448:	08 c0       	rjmp	.+16     	; 0xc45a <__negsi2>

0000c44a <__divmodsi4_neg2>:
    c44a:	50 95       	com	r21
    c44c:	40 95       	com	r20
    c44e:	30 95       	com	r19
    c450:	21 95       	neg	r18
    c452:	3f 4f       	sbci	r19, 0xFF	; 255
    c454:	4f 4f       	sbci	r20, 0xFF	; 255
    c456:	5f 4f       	sbci	r21, 0xFF	; 255

0000c458 <__divmodsi4_exit>:
    c458:	08 95       	ret

0000c45a <__negsi2>:
    c45a:	90 95       	com	r25
    c45c:	80 95       	com	r24
    c45e:	70 95       	com	r23
    c460:	61 95       	neg	r22
    c462:	7f 4f       	sbci	r23, 0xFF	; 255
    c464:	8f 4f       	sbci	r24, 0xFF	; 255
    c466:	9f 4f       	sbci	r25, 0xFF	; 255
    c468:	08 95       	ret

0000c46a <__tablejump2__>:
    c46a:	ee 0f       	add	r30, r30
    c46c:	ff 1f       	adc	r31, r31
    c46e:	88 1f       	adc	r24, r24
    c470:	8b bf       	out	0x3b, r24	; 59
    c472:	07 90       	elpm	r0, Z+
    c474:	f6 91       	elpm	r31, Z
    c476:	e0 2d       	mov	r30, r0
    c478:	19 94       	eijmp

0000c47a <__mulhisi3>:
    c47a:	05 d0       	rcall	.+10     	; 0xc486 <__umulhisi3>
    c47c:	33 23       	and	r19, r19
    c47e:	12 f4       	brpl	.+4      	; 0xc484 <__mulhisi3+0xa>
    c480:	8a 1b       	sub	r24, r26
    c482:	9b 0b       	sbc	r25, r27
    c484:	10 c0       	rjmp	.+32     	; 0xc4a6 <__usmulhisi3_tail>

0000c486 <__umulhisi3>:
    c486:	a2 9f       	mul	r26, r18
    c488:	b0 01       	movw	r22, r0
    c48a:	b3 9f       	mul	r27, r19
    c48c:	c0 01       	movw	r24, r0
    c48e:	a3 9f       	mul	r26, r19
    c490:	70 0d       	add	r23, r0
    c492:	81 1d       	adc	r24, r1
    c494:	11 24       	eor	r1, r1
    c496:	91 1d       	adc	r25, r1
    c498:	b2 9f       	mul	r27, r18
    c49a:	70 0d       	add	r23, r0
    c49c:	81 1d       	adc	r24, r1
    c49e:	11 24       	eor	r1, r1
    c4a0:	91 1d       	adc	r25, r1
    c4a2:	08 95       	ret

0000c4a4 <__usmulhisi3>:
    c4a4:	f0 df       	rcall	.-32     	; 0xc486 <__umulhisi3>

0000c4a6 <__usmulhisi3_tail>:
    c4a6:	b7 ff       	sbrs	r27, 7
    c4a8:	08 95       	ret
    c4aa:	82 1b       	sub	r24, r18
    c4ac:	93 0b       	sbc	r25, r19
    c4ae:	08 95       	ret

0000c4b0 <__muluhisi3>:
    c4b0:	ea df       	rcall	.-44     	; 0xc486 <__umulhisi3>
    c4b2:	a5 9f       	mul	r26, r21
    c4b4:	90 0d       	add	r25, r0
    c4b6:	b4 9f       	mul	r27, r20
    c4b8:	90 0d       	add	r25, r0
    c4ba:	a4 9f       	mul	r26, r20
    c4bc:	80 0d       	add	r24, r0
    c4be:	91 1d       	adc	r25, r1
    c4c0:	11 24       	eor	r1, r1
    c4c2:	08 95       	ret

0000c4c4 <__muldi3>:
    c4c4:	df 93       	push	r29
    c4c6:	cf 93       	push	r28
    c4c8:	1f 93       	push	r17
    c4ca:	0f 93       	push	r16
    c4cc:	9a 9d       	mul	r25, r10
    c4ce:	f0 2d       	mov	r31, r0
    c4d0:	21 9f       	mul	r18, r17
    c4d2:	f0 0d       	add	r31, r0
    c4d4:	8b 9d       	mul	r24, r11
    c4d6:	f0 0d       	add	r31, r0
    c4d8:	8a 9d       	mul	r24, r10
    c4da:	e0 2d       	mov	r30, r0
    c4dc:	f1 0d       	add	r31, r1
    c4de:	03 9f       	mul	r16, r19
    c4e0:	f0 0d       	add	r31, r0
    c4e2:	02 9f       	mul	r16, r18
    c4e4:	e0 0d       	add	r30, r0
    c4e6:	f1 1d       	adc	r31, r1
    c4e8:	4e 9d       	mul	r20, r14
    c4ea:	e0 0d       	add	r30, r0
    c4ec:	f1 1d       	adc	r31, r1
    c4ee:	5e 9d       	mul	r21, r14
    c4f0:	f0 0d       	add	r31, r0
    c4f2:	4f 9d       	mul	r20, r15
    c4f4:	f0 0d       	add	r31, r0
    c4f6:	7f 93       	push	r23
    c4f8:	6f 93       	push	r22
    c4fa:	bf 92       	push	r11
    c4fc:	af 92       	push	r10
    c4fe:	5f 93       	push	r21
    c500:	4f 93       	push	r20
    c502:	d5 01       	movw	r26, r10
    c504:	c0 df       	rcall	.-128    	; 0xc486 <__umulhisi3>
    c506:	8b 01       	movw	r16, r22
    c508:	ac 01       	movw	r20, r24
    c50a:	d7 01       	movw	r26, r14
    c50c:	bc df       	rcall	.-136    	; 0xc486 <__umulhisi3>
    c50e:	eb 01       	movw	r28, r22
    c510:	e8 0f       	add	r30, r24
    c512:	f9 1f       	adc	r31, r25
    c514:	d6 01       	movw	r26, r12
    c516:	1f d0       	rcall	.+62     	; 0xc556 <__muldi3_6>
    c518:	2f 91       	pop	r18
    c51a:	3f 91       	pop	r19
    c51c:	d6 01       	movw	r26, r12
    c51e:	b3 df       	rcall	.-154    	; 0xc486 <__umulhisi3>
    c520:	c6 0f       	add	r28, r22
    c522:	d7 1f       	adc	r29, r23
    c524:	e8 1f       	adc	r30, r24
    c526:	f9 1f       	adc	r31, r25
    c528:	af 91       	pop	r26
    c52a:	bf 91       	pop	r27
    c52c:	14 d0       	rcall	.+40     	; 0xc556 <__muldi3_6>
    c52e:	2f 91       	pop	r18
    c530:	3f 91       	pop	r19
    c532:	a9 df       	rcall	.-174    	; 0xc486 <__umulhisi3>
    c534:	c6 0f       	add	r28, r22
    c536:	d7 1f       	adc	r29, r23
    c538:	e8 1f       	adc	r30, r24
    c53a:	f9 1f       	adc	r31, r25
    c53c:	d6 01       	movw	r26, r12
    c53e:	a3 df       	rcall	.-186    	; 0xc486 <__umulhisi3>
    c540:	e6 0f       	add	r30, r22
    c542:	f7 1f       	adc	r31, r23
    c544:	98 01       	movw	r18, r16
    c546:	be 01       	movw	r22, r28
    c548:	cf 01       	movw	r24, r30
    c54a:	11 24       	eor	r1, r1
    c54c:	0f 91       	pop	r16
    c54e:	1f 91       	pop	r17
    c550:	cf 91       	pop	r28
    c552:	df 91       	pop	r29
    c554:	08 95       	ret

0000c556 <__muldi3_6>:
    c556:	97 df       	rcall	.-210    	; 0xc486 <__umulhisi3>
    c558:	46 0f       	add	r20, r22
    c55a:	57 1f       	adc	r21, r23
    c55c:	c8 1f       	adc	r28, r24
    c55e:	d9 1f       	adc	r29, r25
    c560:	08 f4       	brcc	.+2      	; 0xc564 <__muldi3_6+0xe>
    c562:	31 96       	adiw	r30, 0x01	; 1
    c564:	08 95       	ret

0000c566 <__moddi3>:
    c566:	68 94       	set
    c568:	01 c0       	rjmp	.+2      	; 0xc56c <__divdi3_moddi3>

0000c56a <__divdi3>:
    c56a:	e8 94       	clt

0000c56c <__divdi3_moddi3>:
    c56c:	f9 2f       	mov	r31, r25
    c56e:	f1 2b       	or	r31, r17
    c570:	0a f0       	brmi	.+2      	; 0xc574 <__divdi3_moddi3+0x8>
    c572:	27 c0       	rjmp	.+78     	; 0xc5c2 <__udivdi3_umoddi3>
    c574:	a0 e0       	ldi	r26, 0x00	; 0
    c576:	b0 e0       	ldi	r27, 0x00	; 0
    c578:	ef eb       	ldi	r30, 0xBF	; 191
    c57a:	f2 e6       	ldi	r31, 0x62	; 98
    c57c:	93 c0       	rjmp	.+294    	; 0xc6a4 <__prologue_saves__+0xc>
    c57e:	09 2e       	mov	r0, r25
    c580:	05 94       	asr	r0
    c582:	1a f4       	brpl	.+6      	; 0xc58a <__divdi3_moddi3+0x1e>
    c584:	79 d0       	rcall	.+242    	; 0xc678 <__negdi2>
    c586:	11 23       	and	r17, r17
    c588:	92 f4       	brpl	.+36     	; 0xc5ae <__divdi3_moddi3+0x42>
    c58a:	f0 e8       	ldi	r31, 0x80	; 128
    c58c:	0f 26       	eor	r0, r31
    c58e:	ff ef       	ldi	r31, 0xFF	; 255
    c590:	e0 94       	com	r14
    c592:	f0 94       	com	r15
    c594:	00 95       	com	r16
    c596:	10 95       	com	r17
    c598:	b0 94       	com	r11
    c59a:	c0 94       	com	r12
    c59c:	d0 94       	com	r13
    c59e:	a1 94       	neg	r10
    c5a0:	bf 0a       	sbc	r11, r31
    c5a2:	cf 0a       	sbc	r12, r31
    c5a4:	df 0a       	sbc	r13, r31
    c5a6:	ef 0a       	sbc	r14, r31
    c5a8:	ff 0a       	sbc	r15, r31
    c5aa:	0f 0b       	sbc	r16, r31
    c5ac:	1f 0b       	sbc	r17, r31
    c5ae:	13 d0       	rcall	.+38     	; 0xc5d6 <__udivmod64>
    c5b0:	07 fc       	sbrc	r0, 7
    c5b2:	62 d0       	rcall	.+196    	; 0xc678 <__negdi2>
    c5b4:	cd b7       	in	r28, 0x3d	; 61
    c5b6:	de b7       	in	r29, 0x3e	; 62
    c5b8:	ec e0       	ldi	r30, 0x0C	; 12
    c5ba:	8d c0       	rjmp	.+282    	; 0xc6d6 <__epilogue_restores__+0xc>

0000c5bc <__umoddi3>:
    c5bc:	68 94       	set
    c5be:	01 c0       	rjmp	.+2      	; 0xc5c2 <__udivdi3_umoddi3>

0000c5c0 <__udivdi3>:
    c5c0:	e8 94       	clt

0000c5c2 <__udivdi3_umoddi3>:
    c5c2:	8f 92       	push	r8
    c5c4:	9f 92       	push	r9
    c5c6:	cf 93       	push	r28
    c5c8:	df 93       	push	r29
    c5ca:	05 d0       	rcall	.+10     	; 0xc5d6 <__udivmod64>
    c5cc:	df 91       	pop	r29
    c5ce:	cf 91       	pop	r28
    c5d0:	9f 90       	pop	r9
    c5d2:	8f 90       	pop	r8
    c5d4:	08 95       	ret

0000c5d6 <__udivmod64>:
    c5d6:	88 24       	eor	r8, r8
    c5d8:	99 24       	eor	r9, r9
    c5da:	f4 01       	movw	r30, r8
    c5dc:	e4 01       	movw	r28, r8
    c5de:	b0 e4       	ldi	r27, 0x40	; 64
    c5e0:	9f 93       	push	r25
    c5e2:	aa 27       	eor	r26, r26
    c5e4:	9a 15       	cp	r25, r10
    c5e6:	8b 04       	cpc	r8, r11
    c5e8:	9c 04       	cpc	r9, r12
    c5ea:	ed 05       	cpc	r30, r13
    c5ec:	fe 05       	cpc	r31, r14
    c5ee:	cf 05       	cpc	r28, r15
    c5f0:	d0 07       	cpc	r29, r16
    c5f2:	a1 07       	cpc	r26, r17
    c5f4:	98 f4       	brcc	.+38     	; 0xc61c <__udivmod64+0x46>
    c5f6:	ad 2f       	mov	r26, r29
    c5f8:	dc 2f       	mov	r29, r28
    c5fa:	cf 2f       	mov	r28, r31
    c5fc:	fe 2f       	mov	r31, r30
    c5fe:	e9 2d       	mov	r30, r9
    c600:	98 2c       	mov	r9, r8
    c602:	89 2e       	mov	r8, r25
    c604:	98 2f       	mov	r25, r24
    c606:	87 2f       	mov	r24, r23
    c608:	76 2f       	mov	r23, r22
    c60a:	65 2f       	mov	r22, r21
    c60c:	54 2f       	mov	r21, r20
    c60e:	43 2f       	mov	r20, r19
    c610:	32 2f       	mov	r19, r18
    c612:	22 27       	eor	r18, r18
    c614:	b8 50       	subi	r27, 0x08	; 8
    c616:	31 f7       	brne	.-52     	; 0xc5e4 <__udivmod64+0xe>
    c618:	bf 91       	pop	r27
    c61a:	27 c0       	rjmp	.+78     	; 0xc66a <__udivmod64+0x94>
    c61c:	1b 2e       	mov	r1, r27
    c61e:	bf 91       	pop	r27
    c620:	bb 27       	eor	r27, r27
    c622:	22 0f       	add	r18, r18
    c624:	33 1f       	adc	r19, r19
    c626:	44 1f       	adc	r20, r20
    c628:	55 1f       	adc	r21, r21
    c62a:	66 1f       	adc	r22, r22
    c62c:	77 1f       	adc	r23, r23
    c62e:	88 1f       	adc	r24, r24
    c630:	99 1f       	adc	r25, r25
    c632:	88 1c       	adc	r8, r8
    c634:	99 1c       	adc	r9, r9
    c636:	ee 1f       	adc	r30, r30
    c638:	ff 1f       	adc	r31, r31
    c63a:	cc 1f       	adc	r28, r28
    c63c:	dd 1f       	adc	r29, r29
    c63e:	aa 1f       	adc	r26, r26
    c640:	bb 1f       	adc	r27, r27
    c642:	8a 14       	cp	r8, r10
    c644:	9b 04       	cpc	r9, r11
    c646:	ec 05       	cpc	r30, r12
    c648:	fd 05       	cpc	r31, r13
    c64a:	ce 05       	cpc	r28, r14
    c64c:	df 05       	cpc	r29, r15
    c64e:	a0 07       	cpc	r26, r16
    c650:	b1 07       	cpc	r27, r17
    c652:	48 f0       	brcs	.+18     	; 0xc666 <__udivmod64+0x90>
    c654:	8a 18       	sub	r8, r10
    c656:	9b 08       	sbc	r9, r11
    c658:	ec 09       	sbc	r30, r12
    c65a:	fd 09       	sbc	r31, r13
    c65c:	ce 09       	sbc	r28, r14
    c65e:	df 09       	sbc	r29, r15
    c660:	a0 0b       	sbc	r26, r16
    c662:	b1 0b       	sbc	r27, r17
    c664:	21 60       	ori	r18, 0x01	; 1
    c666:	1a 94       	dec	r1
    c668:	e1 f6       	brne	.-72     	; 0xc622 <__udivmod64+0x4c>
    c66a:	2e f4       	brtc	.+10     	; 0xc676 <__udivmod64+0xa0>
    c66c:	94 01       	movw	r18, r8
    c66e:	af 01       	movw	r20, r30
    c670:	be 01       	movw	r22, r28
    c672:	cd 01       	movw	r24, r26
    c674:	00 0c       	add	r0, r0
    c676:	08 95       	ret

0000c678 <__negdi2>:
    c678:	60 95       	com	r22
    c67a:	70 95       	com	r23
    c67c:	80 95       	com	r24
    c67e:	90 95       	com	r25
    c680:	30 95       	com	r19
    c682:	40 95       	com	r20
    c684:	50 95       	com	r21
    c686:	21 95       	neg	r18
    c688:	3f 4f       	sbci	r19, 0xFF	; 255
    c68a:	4f 4f       	sbci	r20, 0xFF	; 255
    c68c:	5f 4f       	sbci	r21, 0xFF	; 255
    c68e:	6f 4f       	sbci	r22, 0xFF	; 255
    c690:	7f 4f       	sbci	r23, 0xFF	; 255
    c692:	8f 4f       	sbci	r24, 0xFF	; 255
    c694:	9f 4f       	sbci	r25, 0xFF	; 255
    c696:	08 95       	ret

0000c698 <__prologue_saves__>:
    c698:	2f 92       	push	r2
    c69a:	3f 92       	push	r3
    c69c:	4f 92       	push	r4
    c69e:	5f 92       	push	r5
    c6a0:	6f 92       	push	r6
    c6a2:	7f 92       	push	r7
    c6a4:	8f 92       	push	r8
    c6a6:	9f 92       	push	r9
    c6a8:	af 92       	push	r10
    c6aa:	bf 92       	push	r11
    c6ac:	cf 92       	push	r12
    c6ae:	df 92       	push	r13
    c6b0:	ef 92       	push	r14
    c6b2:	ff 92       	push	r15
    c6b4:	0f 93       	push	r16
    c6b6:	1f 93       	push	r17
    c6b8:	cf 93       	push	r28
    c6ba:	df 93       	push	r29
    c6bc:	cd b7       	in	r28, 0x3d	; 61
    c6be:	de b7       	in	r29, 0x3e	; 62
    c6c0:	ca 1b       	sub	r28, r26
    c6c2:	db 0b       	sbc	r29, r27
    c6c4:	cd bf       	out	0x3d, r28	; 61
    c6c6:	de bf       	out	0x3e, r29	; 62
    c6c8:	19 94       	eijmp

0000c6ca <__epilogue_restores__>:
    c6ca:	2a 88       	ldd	r2, Y+18	; 0x12
    c6cc:	39 88       	ldd	r3, Y+17	; 0x11
    c6ce:	48 88       	ldd	r4, Y+16	; 0x10
    c6d0:	5f 84       	ldd	r5, Y+15	; 0x0f
    c6d2:	6e 84       	ldd	r6, Y+14	; 0x0e
    c6d4:	7d 84       	ldd	r7, Y+13	; 0x0d
    c6d6:	8c 84       	ldd	r8, Y+12	; 0x0c
    c6d8:	9b 84       	ldd	r9, Y+11	; 0x0b
    c6da:	aa 84       	ldd	r10, Y+10	; 0x0a
    c6dc:	b9 84       	ldd	r11, Y+9	; 0x09
    c6de:	c8 84       	ldd	r12, Y+8	; 0x08
    c6e0:	df 80       	ldd	r13, Y+7	; 0x07
    c6e2:	ee 80       	ldd	r14, Y+6	; 0x06
    c6e4:	fd 80       	ldd	r15, Y+5	; 0x05
    c6e6:	0c 81       	ldd	r16, Y+4	; 0x04
    c6e8:	1b 81       	ldd	r17, Y+3	; 0x03
    c6ea:	aa 81       	ldd	r26, Y+2	; 0x02
    c6ec:	b9 81       	ldd	r27, Y+1	; 0x01
    c6ee:	ce 0f       	add	r28, r30
    c6f0:	d1 1d       	adc	r29, r1
    c6f2:	cd bf       	out	0x3d, r28	; 61
    c6f4:	de bf       	out	0x3e, r29	; 62
    c6f6:	ed 01       	movw	r28, r26
    c6f8:	08 95       	ret

0000c6fa <__ashldi3>:
    c6fa:	0f 93       	push	r16
    c6fc:	08 30       	cpi	r16, 0x08	; 8
    c6fe:	90 f0       	brcs	.+36     	; 0xc724 <__ashldi3+0x2a>
    c700:	98 2f       	mov	r25, r24
    c702:	87 2f       	mov	r24, r23
    c704:	76 2f       	mov	r23, r22
    c706:	65 2f       	mov	r22, r21
    c708:	54 2f       	mov	r21, r20
    c70a:	43 2f       	mov	r20, r19
    c70c:	32 2f       	mov	r19, r18
    c70e:	22 27       	eor	r18, r18
    c710:	08 50       	subi	r16, 0x08	; 8
    c712:	f4 cf       	rjmp	.-24     	; 0xc6fc <__ashldi3+0x2>
    c714:	22 0f       	add	r18, r18
    c716:	33 1f       	adc	r19, r19
    c718:	44 1f       	adc	r20, r20
    c71a:	55 1f       	adc	r21, r21
    c71c:	66 1f       	adc	r22, r22
    c71e:	77 1f       	adc	r23, r23
    c720:	88 1f       	adc	r24, r24
    c722:	99 1f       	adc	r25, r25
    c724:	0a 95       	dec	r16
    c726:	b2 f7       	brpl	.-20     	; 0xc714 <__ashldi3+0x1a>
    c728:	0f 91       	pop	r16
    c72a:	08 95       	ret

0000c72c <__ashrdi3>:
    c72c:	97 fb       	bst	r25, 7
    c72e:	10 f8       	bld	r1, 0

0000c730 <__lshrdi3>:
    c730:	16 94       	lsr	r1
    c732:	00 08       	sbc	r0, r0
    c734:	0f 93       	push	r16
    c736:	08 30       	cpi	r16, 0x08	; 8
    c738:	98 f0       	brcs	.+38     	; 0xc760 <__lshrdi3+0x30>
    c73a:	08 50       	subi	r16, 0x08	; 8
    c73c:	23 2f       	mov	r18, r19
    c73e:	34 2f       	mov	r19, r20
    c740:	45 2f       	mov	r20, r21
    c742:	56 2f       	mov	r21, r22
    c744:	67 2f       	mov	r22, r23
    c746:	78 2f       	mov	r23, r24
    c748:	89 2f       	mov	r24, r25
    c74a:	90 2d       	mov	r25, r0
    c74c:	f4 cf       	rjmp	.-24     	; 0xc736 <__lshrdi3+0x6>
    c74e:	05 94       	asr	r0
    c750:	97 95       	ror	r25
    c752:	87 95       	ror	r24
    c754:	77 95       	ror	r23
    c756:	67 95       	ror	r22
    c758:	57 95       	ror	r21
    c75a:	47 95       	ror	r20
    c75c:	37 95       	ror	r19
    c75e:	27 95       	ror	r18
    c760:	0a 95       	dec	r16
    c762:	aa f7       	brpl	.-22     	; 0xc74e <__lshrdi3+0x1e>
    c764:	0f 91       	pop	r16
    c766:	08 95       	ret

0000c768 <__adddi3>:
    c768:	2a 0d       	add	r18, r10
    c76a:	3b 1d       	adc	r19, r11
    c76c:	4c 1d       	adc	r20, r12
    c76e:	5d 1d       	adc	r21, r13
    c770:	6e 1d       	adc	r22, r14
    c772:	7f 1d       	adc	r23, r15
    c774:	80 1f       	adc	r24, r16
    c776:	91 1f       	adc	r25, r17
    c778:	08 95       	ret

0000c77a <__subdi3>:
    c77a:	2a 19       	sub	r18, r10
    c77c:	3b 09       	sbc	r19, r11
    c77e:	4c 09       	sbc	r20, r12
    c780:	5d 09       	sbc	r21, r13
    c782:	6e 09       	sbc	r22, r14
    c784:	7f 09       	sbc	r23, r15
    c786:	80 0b       	sbc	r24, r16
    c788:	91 0b       	sbc	r25, r17
    c78a:	08 95       	ret

0000c78c <__subsf3>:
    c78c:	50 58       	subi	r21, 0x80	; 128

0000c78e <__addsf3>:
    c78e:	bb 27       	eor	r27, r27
    c790:	aa 27       	eor	r26, r26
    c792:	0e d0       	rcall	.+28     	; 0xc7b0 <__addsf3x>
    c794:	a0 c1       	rjmp	.+832    	; 0xcad6 <__fp_round>
    c796:	69 d1       	rcall	.+722    	; 0xca6a <__fp_pscA>
    c798:	30 f0       	brcs	.+12     	; 0xc7a6 <__addsf3+0x18>
    c79a:	6e d1       	rcall	.+732    	; 0xca78 <__fp_pscB>
    c79c:	20 f0       	brcs	.+8      	; 0xc7a6 <__addsf3+0x18>
    c79e:	31 f4       	brne	.+12     	; 0xc7ac <__addsf3+0x1e>
    c7a0:	9f 3f       	cpi	r25, 0xFF	; 255
    c7a2:	11 f4       	brne	.+4      	; 0xc7a8 <__addsf3+0x1a>
    c7a4:	1e f4       	brtc	.+6      	; 0xc7ac <__addsf3+0x1e>
    c7a6:	5e c1       	rjmp	.+700    	; 0xca64 <__fp_nan>
    c7a8:	0e f4       	brtc	.+2      	; 0xc7ac <__addsf3+0x1e>
    c7aa:	e0 95       	com	r30
    c7ac:	e7 fb       	bst	r30, 7
    c7ae:	54 c1       	rjmp	.+680    	; 0xca58 <__fp_inf>

0000c7b0 <__addsf3x>:
    c7b0:	e9 2f       	mov	r30, r25
    c7b2:	b3 d1       	rcall	.+870    	; 0xcb1a <__fp_split3>
    c7b4:	80 f3       	brcs	.-32     	; 0xc796 <__addsf3+0x8>
    c7b6:	ba 17       	cp	r27, r26
    c7b8:	62 07       	cpc	r22, r18
    c7ba:	73 07       	cpc	r23, r19
    c7bc:	84 07       	cpc	r24, r20
    c7be:	95 07       	cpc	r25, r21
    c7c0:	18 f0       	brcs	.+6      	; 0xc7c8 <__addsf3x+0x18>
    c7c2:	71 f4       	brne	.+28     	; 0xc7e0 <__addsf3x+0x30>
    c7c4:	9e f5       	brtc	.+102    	; 0xc82c <__addsf3x+0x7c>
    c7c6:	cb c1       	rjmp	.+918    	; 0xcb5e <__fp_zero>
    c7c8:	0e f4       	brtc	.+2      	; 0xc7cc <__addsf3x+0x1c>
    c7ca:	e0 95       	com	r30
    c7cc:	0b 2e       	mov	r0, r27
    c7ce:	ba 2f       	mov	r27, r26
    c7d0:	a0 2d       	mov	r26, r0
    c7d2:	0b 01       	movw	r0, r22
    c7d4:	b9 01       	movw	r22, r18
    c7d6:	90 01       	movw	r18, r0
    c7d8:	0c 01       	movw	r0, r24
    c7da:	ca 01       	movw	r24, r20
    c7dc:	a0 01       	movw	r20, r0
    c7de:	11 24       	eor	r1, r1
    c7e0:	ff 27       	eor	r31, r31
    c7e2:	59 1b       	sub	r21, r25
    c7e4:	99 f0       	breq	.+38     	; 0xc80c <__addsf3x+0x5c>
    c7e6:	59 3f       	cpi	r21, 0xF9	; 249
    c7e8:	50 f4       	brcc	.+20     	; 0xc7fe <__addsf3x+0x4e>
    c7ea:	50 3e       	cpi	r21, 0xE0	; 224
    c7ec:	68 f1       	brcs	.+90     	; 0xc848 <__addsf3x+0x98>
    c7ee:	1a 16       	cp	r1, r26
    c7f0:	f0 40       	sbci	r31, 0x00	; 0
    c7f2:	a2 2f       	mov	r26, r18
    c7f4:	23 2f       	mov	r18, r19
    c7f6:	34 2f       	mov	r19, r20
    c7f8:	44 27       	eor	r20, r20
    c7fa:	58 5f       	subi	r21, 0xF8	; 248
    c7fc:	f3 cf       	rjmp	.-26     	; 0xc7e4 <__addsf3x+0x34>
    c7fe:	46 95       	lsr	r20
    c800:	37 95       	ror	r19
    c802:	27 95       	ror	r18
    c804:	a7 95       	ror	r26
    c806:	f0 40       	sbci	r31, 0x00	; 0
    c808:	53 95       	inc	r21
    c80a:	c9 f7       	brne	.-14     	; 0xc7fe <__addsf3x+0x4e>
    c80c:	7e f4       	brtc	.+30     	; 0xc82c <__addsf3x+0x7c>
    c80e:	1f 16       	cp	r1, r31
    c810:	ba 0b       	sbc	r27, r26
    c812:	62 0b       	sbc	r22, r18
    c814:	73 0b       	sbc	r23, r19
    c816:	84 0b       	sbc	r24, r20
    c818:	ba f0       	brmi	.+46     	; 0xc848 <__addsf3x+0x98>
    c81a:	91 50       	subi	r25, 0x01	; 1
    c81c:	a1 f0       	breq	.+40     	; 0xc846 <__addsf3x+0x96>
    c81e:	ff 0f       	add	r31, r31
    c820:	bb 1f       	adc	r27, r27
    c822:	66 1f       	adc	r22, r22
    c824:	77 1f       	adc	r23, r23
    c826:	88 1f       	adc	r24, r24
    c828:	c2 f7       	brpl	.-16     	; 0xc81a <__addsf3x+0x6a>
    c82a:	0e c0       	rjmp	.+28     	; 0xc848 <__addsf3x+0x98>
    c82c:	ba 0f       	add	r27, r26
    c82e:	62 1f       	adc	r22, r18
    c830:	73 1f       	adc	r23, r19
    c832:	84 1f       	adc	r24, r20
    c834:	48 f4       	brcc	.+18     	; 0xc848 <__addsf3x+0x98>
    c836:	87 95       	ror	r24
    c838:	77 95       	ror	r23
    c83a:	67 95       	ror	r22
    c83c:	b7 95       	ror	r27
    c83e:	f7 95       	ror	r31
    c840:	9e 3f       	cpi	r25, 0xFE	; 254
    c842:	08 f0       	brcs	.+2      	; 0xc846 <__addsf3x+0x96>
    c844:	b3 cf       	rjmp	.-154    	; 0xc7ac <__addsf3+0x1e>
    c846:	93 95       	inc	r25
    c848:	88 0f       	add	r24, r24
    c84a:	08 f0       	brcs	.+2      	; 0xc84e <__addsf3x+0x9e>
    c84c:	99 27       	eor	r25, r25
    c84e:	ee 0f       	add	r30, r30
    c850:	97 95       	ror	r25
    c852:	87 95       	ror	r24
    c854:	08 95       	ret

0000c856 <__cmpsf2>:
    c856:	dc d0       	rcall	.+440    	; 0xca10 <__fp_cmp>
    c858:	08 f4       	brcc	.+2      	; 0xc85c <__cmpsf2+0x6>
    c85a:	81 e0       	ldi	r24, 0x01	; 1
    c85c:	08 95       	ret

0000c85e <cos>:
    c85e:	14 d1       	rcall	.+552    	; 0xca88 <__fp_rempio2>
    c860:	e3 95       	inc	r30
    c862:	4a c1       	rjmp	.+660    	; 0xcaf8 <__fp_sinus>

0000c864 <__divsf3>:
    c864:	0c d0       	rcall	.+24     	; 0xc87e <__divsf3x>
    c866:	37 c1       	rjmp	.+622    	; 0xcad6 <__fp_round>
    c868:	07 d1       	rcall	.+526    	; 0xca78 <__fp_pscB>
    c86a:	40 f0       	brcs	.+16     	; 0xc87c <__divsf3+0x18>
    c86c:	fe d0       	rcall	.+508    	; 0xca6a <__fp_pscA>
    c86e:	30 f0       	brcs	.+12     	; 0xc87c <__divsf3+0x18>
    c870:	21 f4       	brne	.+8      	; 0xc87a <__divsf3+0x16>
    c872:	5f 3f       	cpi	r21, 0xFF	; 255
    c874:	19 f0       	breq	.+6      	; 0xc87c <__divsf3+0x18>
    c876:	f0 c0       	rjmp	.+480    	; 0xca58 <__fp_inf>
    c878:	51 11       	cpse	r21, r1
    c87a:	72 c1       	rjmp	.+740    	; 0xcb60 <__fp_szero>
    c87c:	f3 c0       	rjmp	.+486    	; 0xca64 <__fp_nan>

0000c87e <__divsf3x>:
    c87e:	4d d1       	rcall	.+666    	; 0xcb1a <__fp_split3>
    c880:	98 f3       	brcs	.-26     	; 0xc868 <__divsf3+0x4>

0000c882 <__divsf3_pse>:
    c882:	99 23       	and	r25, r25
    c884:	c9 f3       	breq	.-14     	; 0xc878 <__divsf3+0x14>
    c886:	55 23       	and	r21, r21
    c888:	b1 f3       	breq	.-20     	; 0xc876 <__divsf3+0x12>
    c88a:	95 1b       	sub	r25, r21
    c88c:	55 0b       	sbc	r21, r21
    c88e:	bb 27       	eor	r27, r27
    c890:	aa 27       	eor	r26, r26
    c892:	62 17       	cp	r22, r18
    c894:	73 07       	cpc	r23, r19
    c896:	84 07       	cpc	r24, r20
    c898:	38 f0       	brcs	.+14     	; 0xc8a8 <__divsf3_pse+0x26>
    c89a:	9f 5f       	subi	r25, 0xFF	; 255
    c89c:	5f 4f       	sbci	r21, 0xFF	; 255
    c89e:	22 0f       	add	r18, r18
    c8a0:	33 1f       	adc	r19, r19
    c8a2:	44 1f       	adc	r20, r20
    c8a4:	aa 1f       	adc	r26, r26
    c8a6:	a9 f3       	breq	.-22     	; 0xc892 <__divsf3_pse+0x10>
    c8a8:	33 d0       	rcall	.+102    	; 0xc910 <__divsf3_pse+0x8e>
    c8aa:	0e 2e       	mov	r0, r30
    c8ac:	3a f0       	brmi	.+14     	; 0xc8bc <__divsf3_pse+0x3a>
    c8ae:	e0 e8       	ldi	r30, 0x80	; 128
    c8b0:	30 d0       	rcall	.+96     	; 0xc912 <__divsf3_pse+0x90>
    c8b2:	91 50       	subi	r25, 0x01	; 1
    c8b4:	50 40       	sbci	r21, 0x00	; 0
    c8b6:	e6 95       	lsr	r30
    c8b8:	00 1c       	adc	r0, r0
    c8ba:	ca f7       	brpl	.-14     	; 0xc8ae <__divsf3_pse+0x2c>
    c8bc:	29 d0       	rcall	.+82     	; 0xc910 <__divsf3_pse+0x8e>
    c8be:	fe 2f       	mov	r31, r30
    c8c0:	27 d0       	rcall	.+78     	; 0xc910 <__divsf3_pse+0x8e>
    c8c2:	66 0f       	add	r22, r22
    c8c4:	77 1f       	adc	r23, r23
    c8c6:	88 1f       	adc	r24, r24
    c8c8:	bb 1f       	adc	r27, r27
    c8ca:	26 17       	cp	r18, r22
    c8cc:	37 07       	cpc	r19, r23
    c8ce:	48 07       	cpc	r20, r24
    c8d0:	ab 07       	cpc	r26, r27
    c8d2:	b0 e8       	ldi	r27, 0x80	; 128
    c8d4:	09 f0       	breq	.+2      	; 0xc8d8 <__divsf3_pse+0x56>
    c8d6:	bb 0b       	sbc	r27, r27
    c8d8:	80 2d       	mov	r24, r0
    c8da:	bf 01       	movw	r22, r30
    c8dc:	ff 27       	eor	r31, r31
    c8de:	93 58       	subi	r25, 0x83	; 131
    c8e0:	5f 4f       	sbci	r21, 0xFF	; 255
    c8e2:	2a f0       	brmi	.+10     	; 0xc8ee <__divsf3_pse+0x6c>
    c8e4:	9e 3f       	cpi	r25, 0xFE	; 254
    c8e6:	51 05       	cpc	r21, r1
    c8e8:	68 f0       	brcs	.+26     	; 0xc904 <__divsf3_pse+0x82>
    c8ea:	b6 c0       	rjmp	.+364    	; 0xca58 <__fp_inf>
    c8ec:	39 c1       	rjmp	.+626    	; 0xcb60 <__fp_szero>
    c8ee:	5f 3f       	cpi	r21, 0xFF	; 255
    c8f0:	ec f3       	brlt	.-6      	; 0xc8ec <__divsf3_pse+0x6a>
    c8f2:	98 3e       	cpi	r25, 0xE8	; 232
    c8f4:	dc f3       	brlt	.-10     	; 0xc8ec <__divsf3_pse+0x6a>
    c8f6:	86 95       	lsr	r24
    c8f8:	77 95       	ror	r23
    c8fa:	67 95       	ror	r22
    c8fc:	b7 95       	ror	r27
    c8fe:	f7 95       	ror	r31
    c900:	9f 5f       	subi	r25, 0xFF	; 255
    c902:	c9 f7       	brne	.-14     	; 0xc8f6 <__divsf3_pse+0x74>
    c904:	88 0f       	add	r24, r24
    c906:	91 1d       	adc	r25, r1
    c908:	96 95       	lsr	r25
    c90a:	87 95       	ror	r24
    c90c:	97 f9       	bld	r25, 7
    c90e:	08 95       	ret
    c910:	e1 e0       	ldi	r30, 0x01	; 1
    c912:	66 0f       	add	r22, r22
    c914:	77 1f       	adc	r23, r23
    c916:	88 1f       	adc	r24, r24
    c918:	bb 1f       	adc	r27, r27
    c91a:	62 17       	cp	r22, r18
    c91c:	73 07       	cpc	r23, r19
    c91e:	84 07       	cpc	r24, r20
    c920:	ba 07       	cpc	r27, r26
    c922:	20 f0       	brcs	.+8      	; 0xc92c <__divsf3_pse+0xaa>
    c924:	62 1b       	sub	r22, r18
    c926:	73 0b       	sbc	r23, r19
    c928:	84 0b       	sbc	r24, r20
    c92a:	ba 0b       	sbc	r27, r26
    c92c:	ee 1f       	adc	r30, r30
    c92e:	88 f7       	brcc	.-30     	; 0xc912 <__divsf3_pse+0x90>
    c930:	e0 95       	com	r30
    c932:	08 95       	ret

0000c934 <__fixsfsi>:
    c934:	04 d0       	rcall	.+8      	; 0xc93e <__fixunssfsi>
    c936:	68 94       	set
    c938:	b1 11       	cpse	r27, r1
    c93a:	12 c1       	rjmp	.+548    	; 0xcb60 <__fp_szero>
    c93c:	08 95       	ret

0000c93e <__fixunssfsi>:
    c93e:	f5 d0       	rcall	.+490    	; 0xcb2a <__fp_splitA>
    c940:	88 f0       	brcs	.+34     	; 0xc964 <__fixunssfsi+0x26>
    c942:	9f 57       	subi	r25, 0x7F	; 127
    c944:	90 f0       	brcs	.+36     	; 0xc96a <__fixunssfsi+0x2c>
    c946:	b9 2f       	mov	r27, r25
    c948:	99 27       	eor	r25, r25
    c94a:	b7 51       	subi	r27, 0x17	; 23
    c94c:	a0 f0       	brcs	.+40     	; 0xc976 <__fixunssfsi+0x38>
    c94e:	d1 f0       	breq	.+52     	; 0xc984 <__fixunssfsi+0x46>
    c950:	66 0f       	add	r22, r22
    c952:	77 1f       	adc	r23, r23
    c954:	88 1f       	adc	r24, r24
    c956:	99 1f       	adc	r25, r25
    c958:	1a f0       	brmi	.+6      	; 0xc960 <__fixunssfsi+0x22>
    c95a:	ba 95       	dec	r27
    c95c:	c9 f7       	brne	.-14     	; 0xc950 <__fixunssfsi+0x12>
    c95e:	12 c0       	rjmp	.+36     	; 0xc984 <__fixunssfsi+0x46>
    c960:	b1 30       	cpi	r27, 0x01	; 1
    c962:	81 f0       	breq	.+32     	; 0xc984 <__fixunssfsi+0x46>
    c964:	fc d0       	rcall	.+504    	; 0xcb5e <__fp_zero>
    c966:	b1 e0       	ldi	r27, 0x01	; 1
    c968:	08 95       	ret
    c96a:	f9 c0       	rjmp	.+498    	; 0xcb5e <__fp_zero>
    c96c:	67 2f       	mov	r22, r23
    c96e:	78 2f       	mov	r23, r24
    c970:	88 27       	eor	r24, r24
    c972:	b8 5f       	subi	r27, 0xF8	; 248
    c974:	39 f0       	breq	.+14     	; 0xc984 <__fixunssfsi+0x46>
    c976:	b9 3f       	cpi	r27, 0xF9	; 249
    c978:	cc f3       	brlt	.-14     	; 0xc96c <__fixunssfsi+0x2e>
    c97a:	86 95       	lsr	r24
    c97c:	77 95       	ror	r23
    c97e:	67 95       	ror	r22
    c980:	b3 95       	inc	r27
    c982:	d9 f7       	brne	.-10     	; 0xc97a <__fixunssfsi+0x3c>
    c984:	3e f4       	brtc	.+14     	; 0xc994 <__fixunssfsi+0x56>
    c986:	90 95       	com	r25
    c988:	80 95       	com	r24
    c98a:	70 95       	com	r23
    c98c:	61 95       	neg	r22
    c98e:	7f 4f       	sbci	r23, 0xFF	; 255
    c990:	8f 4f       	sbci	r24, 0xFF	; 255
    c992:	9f 4f       	sbci	r25, 0xFF	; 255
    c994:	08 95       	ret

0000c996 <__floatunsisf>:
    c996:	e8 94       	clt
    c998:	09 c0       	rjmp	.+18     	; 0xc9ac <__floatsisf+0x12>

0000c99a <__floatsisf>:
    c99a:	97 fb       	bst	r25, 7
    c99c:	3e f4       	brtc	.+14     	; 0xc9ac <__floatsisf+0x12>
    c99e:	90 95       	com	r25
    c9a0:	80 95       	com	r24
    c9a2:	70 95       	com	r23
    c9a4:	61 95       	neg	r22
    c9a6:	7f 4f       	sbci	r23, 0xFF	; 255
    c9a8:	8f 4f       	sbci	r24, 0xFF	; 255
    c9aa:	9f 4f       	sbci	r25, 0xFF	; 255
    c9ac:	99 23       	and	r25, r25
    c9ae:	a9 f0       	breq	.+42     	; 0xc9da <__floatsisf+0x40>
    c9b0:	f9 2f       	mov	r31, r25
    c9b2:	96 e9       	ldi	r25, 0x96	; 150
    c9b4:	bb 27       	eor	r27, r27
    c9b6:	93 95       	inc	r25
    c9b8:	f6 95       	lsr	r31
    c9ba:	87 95       	ror	r24
    c9bc:	77 95       	ror	r23
    c9be:	67 95       	ror	r22
    c9c0:	b7 95       	ror	r27
    c9c2:	f1 11       	cpse	r31, r1
    c9c4:	f8 cf       	rjmp	.-16     	; 0xc9b6 <__floatsisf+0x1c>
    c9c6:	fa f4       	brpl	.+62     	; 0xca06 <__floatsisf+0x6c>
    c9c8:	bb 0f       	add	r27, r27
    c9ca:	11 f4       	brne	.+4      	; 0xc9d0 <__floatsisf+0x36>
    c9cc:	60 ff       	sbrs	r22, 0
    c9ce:	1b c0       	rjmp	.+54     	; 0xca06 <__floatsisf+0x6c>
    c9d0:	6f 5f       	subi	r22, 0xFF	; 255
    c9d2:	7f 4f       	sbci	r23, 0xFF	; 255
    c9d4:	8f 4f       	sbci	r24, 0xFF	; 255
    c9d6:	9f 4f       	sbci	r25, 0xFF	; 255
    c9d8:	16 c0       	rjmp	.+44     	; 0xca06 <__floatsisf+0x6c>
    c9da:	88 23       	and	r24, r24
    c9dc:	11 f0       	breq	.+4      	; 0xc9e2 <__floatsisf+0x48>
    c9de:	96 e9       	ldi	r25, 0x96	; 150
    c9e0:	11 c0       	rjmp	.+34     	; 0xca04 <__floatsisf+0x6a>
    c9e2:	77 23       	and	r23, r23
    c9e4:	21 f0       	breq	.+8      	; 0xc9ee <__floatsisf+0x54>
    c9e6:	9e e8       	ldi	r25, 0x8E	; 142
    c9e8:	87 2f       	mov	r24, r23
    c9ea:	76 2f       	mov	r23, r22
    c9ec:	05 c0       	rjmp	.+10     	; 0xc9f8 <__floatsisf+0x5e>
    c9ee:	66 23       	and	r22, r22
    c9f0:	71 f0       	breq	.+28     	; 0xca0e <__floatsisf+0x74>
    c9f2:	96 e8       	ldi	r25, 0x86	; 134
    c9f4:	86 2f       	mov	r24, r22
    c9f6:	70 e0       	ldi	r23, 0x00	; 0
    c9f8:	60 e0       	ldi	r22, 0x00	; 0
    c9fa:	2a f0       	brmi	.+10     	; 0xca06 <__floatsisf+0x6c>
    c9fc:	9a 95       	dec	r25
    c9fe:	66 0f       	add	r22, r22
    ca00:	77 1f       	adc	r23, r23
    ca02:	88 1f       	adc	r24, r24
    ca04:	da f7       	brpl	.-10     	; 0xc9fc <__floatsisf+0x62>
    ca06:	88 0f       	add	r24, r24
    ca08:	96 95       	lsr	r25
    ca0a:	87 95       	ror	r24
    ca0c:	97 f9       	bld	r25, 7
    ca0e:	08 95       	ret

0000ca10 <__fp_cmp>:
    ca10:	99 0f       	add	r25, r25
    ca12:	00 08       	sbc	r0, r0
    ca14:	55 0f       	add	r21, r21
    ca16:	aa 0b       	sbc	r26, r26
    ca18:	e0 e8       	ldi	r30, 0x80	; 128
    ca1a:	fe ef       	ldi	r31, 0xFE	; 254
    ca1c:	16 16       	cp	r1, r22
    ca1e:	17 06       	cpc	r1, r23
    ca20:	e8 07       	cpc	r30, r24
    ca22:	f9 07       	cpc	r31, r25
    ca24:	c0 f0       	brcs	.+48     	; 0xca56 <__fp_cmp+0x46>
    ca26:	12 16       	cp	r1, r18
    ca28:	13 06       	cpc	r1, r19
    ca2a:	e4 07       	cpc	r30, r20
    ca2c:	f5 07       	cpc	r31, r21
    ca2e:	98 f0       	brcs	.+38     	; 0xca56 <__fp_cmp+0x46>
    ca30:	62 1b       	sub	r22, r18
    ca32:	73 0b       	sbc	r23, r19
    ca34:	84 0b       	sbc	r24, r20
    ca36:	95 0b       	sbc	r25, r21
    ca38:	39 f4       	brne	.+14     	; 0xca48 <__fp_cmp+0x38>
    ca3a:	0a 26       	eor	r0, r26
    ca3c:	61 f0       	breq	.+24     	; 0xca56 <__fp_cmp+0x46>
    ca3e:	23 2b       	or	r18, r19
    ca40:	24 2b       	or	r18, r20
    ca42:	25 2b       	or	r18, r21
    ca44:	21 f4       	brne	.+8      	; 0xca4e <__fp_cmp+0x3e>
    ca46:	08 95       	ret
    ca48:	0a 26       	eor	r0, r26
    ca4a:	09 f4       	brne	.+2      	; 0xca4e <__fp_cmp+0x3e>
    ca4c:	a1 40       	sbci	r26, 0x01	; 1
    ca4e:	a6 95       	lsr	r26
    ca50:	8f ef       	ldi	r24, 0xFF	; 255
    ca52:	81 1d       	adc	r24, r1
    ca54:	81 1d       	adc	r24, r1
    ca56:	08 95       	ret

0000ca58 <__fp_inf>:
    ca58:	97 f9       	bld	r25, 7
    ca5a:	9f 67       	ori	r25, 0x7F	; 127
    ca5c:	80 e8       	ldi	r24, 0x80	; 128
    ca5e:	70 e0       	ldi	r23, 0x00	; 0
    ca60:	60 e0       	ldi	r22, 0x00	; 0
    ca62:	08 95       	ret

0000ca64 <__fp_nan>:
    ca64:	9f ef       	ldi	r25, 0xFF	; 255
    ca66:	80 ec       	ldi	r24, 0xC0	; 192
    ca68:	08 95       	ret

0000ca6a <__fp_pscA>:
    ca6a:	00 24       	eor	r0, r0
    ca6c:	0a 94       	dec	r0
    ca6e:	16 16       	cp	r1, r22
    ca70:	17 06       	cpc	r1, r23
    ca72:	18 06       	cpc	r1, r24
    ca74:	09 06       	cpc	r0, r25
    ca76:	08 95       	ret

0000ca78 <__fp_pscB>:
    ca78:	00 24       	eor	r0, r0
    ca7a:	0a 94       	dec	r0
    ca7c:	12 16       	cp	r1, r18
    ca7e:	13 06       	cpc	r1, r19
    ca80:	14 06       	cpc	r1, r20
    ca82:	05 06       	cpc	r0, r21
    ca84:	08 95       	ret
    ca86:	ee cf       	rjmp	.-36     	; 0xca64 <__fp_nan>

0000ca88 <__fp_rempio2>:
    ca88:	50 d0       	rcall	.+160    	; 0xcb2a <__fp_splitA>
    ca8a:	e8 f3       	brcs	.-6      	; 0xca86 <__fp_pscB+0xe>
    ca8c:	e8 94       	clt
    ca8e:	e0 e0       	ldi	r30, 0x00	; 0
    ca90:	bb 27       	eor	r27, r27
    ca92:	9f 57       	subi	r25, 0x7F	; 127
    ca94:	f0 f0       	brcs	.+60     	; 0xcad2 <__fp_rempio2+0x4a>
    ca96:	2a ed       	ldi	r18, 0xDA	; 218
    ca98:	3f e0       	ldi	r19, 0x0F	; 15
    ca9a:	49 ec       	ldi	r20, 0xC9	; 201
    ca9c:	06 c0       	rjmp	.+12     	; 0xcaaa <__fp_rempio2+0x22>
    ca9e:	ee 0f       	add	r30, r30
    caa0:	bb 0f       	add	r27, r27
    caa2:	66 1f       	adc	r22, r22
    caa4:	77 1f       	adc	r23, r23
    caa6:	88 1f       	adc	r24, r24
    caa8:	28 f0       	brcs	.+10     	; 0xcab4 <__fp_rempio2+0x2c>
    caaa:	b2 3a       	cpi	r27, 0xA2	; 162
    caac:	62 07       	cpc	r22, r18
    caae:	73 07       	cpc	r23, r19
    cab0:	84 07       	cpc	r24, r20
    cab2:	28 f0       	brcs	.+10     	; 0xcabe <__fp_rempio2+0x36>
    cab4:	b2 5a       	subi	r27, 0xA2	; 162
    cab6:	62 0b       	sbc	r22, r18
    cab8:	73 0b       	sbc	r23, r19
    caba:	84 0b       	sbc	r24, r20
    cabc:	e3 95       	inc	r30
    cabe:	9a 95       	dec	r25
    cac0:	72 f7       	brpl	.-36     	; 0xca9e <__fp_rempio2+0x16>
    cac2:	80 38       	cpi	r24, 0x80	; 128
    cac4:	30 f4       	brcc	.+12     	; 0xcad2 <__fp_rempio2+0x4a>
    cac6:	9a 95       	dec	r25
    cac8:	bb 0f       	add	r27, r27
    caca:	66 1f       	adc	r22, r22
    cacc:	77 1f       	adc	r23, r23
    cace:	88 1f       	adc	r24, r24
    cad0:	d2 f7       	brpl	.-12     	; 0xcac6 <__fp_rempio2+0x3e>
    cad2:	90 48       	sbci	r25, 0x80	; 128
    cad4:	37 c1       	rjmp	.+622    	; 0xcd44 <__fp_mpack_finite>

0000cad6 <__fp_round>:
    cad6:	09 2e       	mov	r0, r25
    cad8:	03 94       	inc	r0
    cada:	00 0c       	add	r0, r0
    cadc:	11 f4       	brne	.+4      	; 0xcae2 <__fp_round+0xc>
    cade:	88 23       	and	r24, r24
    cae0:	52 f0       	brmi	.+20     	; 0xcaf6 <__fp_round+0x20>
    cae2:	bb 0f       	add	r27, r27
    cae4:	40 f4       	brcc	.+16     	; 0xcaf6 <__fp_round+0x20>
    cae6:	bf 2b       	or	r27, r31
    cae8:	11 f4       	brne	.+4      	; 0xcaee <__fp_round+0x18>
    caea:	60 ff       	sbrs	r22, 0
    caec:	04 c0       	rjmp	.+8      	; 0xcaf6 <__fp_round+0x20>
    caee:	6f 5f       	subi	r22, 0xFF	; 255
    caf0:	7f 4f       	sbci	r23, 0xFF	; 255
    caf2:	8f 4f       	sbci	r24, 0xFF	; 255
    caf4:	9f 4f       	sbci	r25, 0xFF	; 255
    caf6:	08 95       	ret

0000caf8 <__fp_sinus>:
    caf8:	ef 93       	push	r30
    cafa:	e0 ff       	sbrs	r30, 0
    cafc:	06 c0       	rjmp	.+12     	; 0xcb0a <__fp_sinus+0x12>
    cafe:	a2 ea       	ldi	r26, 0xA2	; 162
    cb00:	2a ed       	ldi	r18, 0xDA	; 218
    cb02:	3f e0       	ldi	r19, 0x0F	; 15
    cb04:	49 ec       	ldi	r20, 0xC9	; 201
    cb06:	5f eb       	ldi	r21, 0xBF	; 191
    cb08:	53 de       	rcall	.-858    	; 0xc7b0 <__addsf3x>
    cb0a:	e5 df       	rcall	.-54     	; 0xcad6 <__fp_round>
    cb0c:	0f 90       	pop	r0
    cb0e:	03 94       	inc	r0
    cb10:	01 fc       	sbrc	r0, 1
    cb12:	90 58       	subi	r25, 0x80	; 128
    cb14:	e8 e1       	ldi	r30, 0x18	; 24
    cb16:	f2 e0       	ldi	r31, 0x02	; 2
    cb18:	46 c1       	rjmp	.+652    	; 0xcda6 <__fp_powsodd>

0000cb1a <__fp_split3>:
    cb1a:	57 fd       	sbrc	r21, 7
    cb1c:	90 58       	subi	r25, 0x80	; 128
    cb1e:	44 0f       	add	r20, r20
    cb20:	55 1f       	adc	r21, r21
    cb22:	59 f0       	breq	.+22     	; 0xcb3a <__fp_splitA+0x10>
    cb24:	5f 3f       	cpi	r21, 0xFF	; 255
    cb26:	71 f0       	breq	.+28     	; 0xcb44 <__fp_splitA+0x1a>
    cb28:	47 95       	ror	r20

0000cb2a <__fp_splitA>:
    cb2a:	88 0f       	add	r24, r24
    cb2c:	97 fb       	bst	r25, 7
    cb2e:	99 1f       	adc	r25, r25
    cb30:	61 f0       	breq	.+24     	; 0xcb4a <__fp_splitA+0x20>
    cb32:	9f 3f       	cpi	r25, 0xFF	; 255
    cb34:	79 f0       	breq	.+30     	; 0xcb54 <__fp_splitA+0x2a>
    cb36:	87 95       	ror	r24
    cb38:	08 95       	ret
    cb3a:	12 16       	cp	r1, r18
    cb3c:	13 06       	cpc	r1, r19
    cb3e:	14 06       	cpc	r1, r20
    cb40:	55 1f       	adc	r21, r21
    cb42:	f2 cf       	rjmp	.-28     	; 0xcb28 <__fp_split3+0xe>
    cb44:	46 95       	lsr	r20
    cb46:	f1 df       	rcall	.-30     	; 0xcb2a <__fp_splitA>
    cb48:	08 c0       	rjmp	.+16     	; 0xcb5a <__fp_splitA+0x30>
    cb4a:	16 16       	cp	r1, r22
    cb4c:	17 06       	cpc	r1, r23
    cb4e:	18 06       	cpc	r1, r24
    cb50:	99 1f       	adc	r25, r25
    cb52:	f1 cf       	rjmp	.-30     	; 0xcb36 <__fp_splitA+0xc>
    cb54:	86 95       	lsr	r24
    cb56:	71 05       	cpc	r23, r1
    cb58:	61 05       	cpc	r22, r1
    cb5a:	08 94       	sec
    cb5c:	08 95       	ret

0000cb5e <__fp_zero>:
    cb5e:	e8 94       	clt

0000cb60 <__fp_szero>:
    cb60:	bb 27       	eor	r27, r27
    cb62:	66 27       	eor	r22, r22
    cb64:	77 27       	eor	r23, r23
    cb66:	cb 01       	movw	r24, r22
    cb68:	97 f9       	bld	r25, 7
    cb6a:	08 95       	ret

0000cb6c <__gesf2>:
    cb6c:	51 df       	rcall	.-350    	; 0xca10 <__fp_cmp>
    cb6e:	08 f4       	brcc	.+2      	; 0xcb72 <__gesf2+0x6>
    cb70:	8f ef       	ldi	r24, 0xFF	; 255
    cb72:	08 95       	ret

0000cb74 <__mulsf3>:
    cb74:	0b d0       	rcall	.+22     	; 0xcb8c <__mulsf3x>
    cb76:	af cf       	rjmp	.-162    	; 0xcad6 <__fp_round>
    cb78:	78 df       	rcall	.-272    	; 0xca6a <__fp_pscA>
    cb7a:	28 f0       	brcs	.+10     	; 0xcb86 <__mulsf3+0x12>
    cb7c:	7d df       	rcall	.-262    	; 0xca78 <__fp_pscB>
    cb7e:	18 f0       	brcs	.+6      	; 0xcb86 <__mulsf3+0x12>
    cb80:	95 23       	and	r25, r21
    cb82:	09 f0       	breq	.+2      	; 0xcb86 <__mulsf3+0x12>
    cb84:	69 cf       	rjmp	.-302    	; 0xca58 <__fp_inf>
    cb86:	6e cf       	rjmp	.-292    	; 0xca64 <__fp_nan>
    cb88:	11 24       	eor	r1, r1
    cb8a:	ea cf       	rjmp	.-44     	; 0xcb60 <__fp_szero>

0000cb8c <__mulsf3x>:
    cb8c:	c6 df       	rcall	.-116    	; 0xcb1a <__fp_split3>
    cb8e:	a0 f3       	brcs	.-24     	; 0xcb78 <__mulsf3+0x4>

0000cb90 <__mulsf3_pse>:
    cb90:	95 9f       	mul	r25, r21
    cb92:	d1 f3       	breq	.-12     	; 0xcb88 <__mulsf3+0x14>
    cb94:	95 0f       	add	r25, r21
    cb96:	50 e0       	ldi	r21, 0x00	; 0
    cb98:	55 1f       	adc	r21, r21
    cb9a:	62 9f       	mul	r22, r18
    cb9c:	f0 01       	movw	r30, r0
    cb9e:	72 9f       	mul	r23, r18
    cba0:	bb 27       	eor	r27, r27
    cba2:	f0 0d       	add	r31, r0
    cba4:	b1 1d       	adc	r27, r1
    cba6:	63 9f       	mul	r22, r19
    cba8:	aa 27       	eor	r26, r26
    cbaa:	f0 0d       	add	r31, r0
    cbac:	b1 1d       	adc	r27, r1
    cbae:	aa 1f       	adc	r26, r26
    cbb0:	64 9f       	mul	r22, r20
    cbb2:	66 27       	eor	r22, r22
    cbb4:	b0 0d       	add	r27, r0
    cbb6:	a1 1d       	adc	r26, r1
    cbb8:	66 1f       	adc	r22, r22
    cbba:	82 9f       	mul	r24, r18
    cbbc:	22 27       	eor	r18, r18
    cbbe:	b0 0d       	add	r27, r0
    cbc0:	a1 1d       	adc	r26, r1
    cbc2:	62 1f       	adc	r22, r18
    cbc4:	73 9f       	mul	r23, r19
    cbc6:	b0 0d       	add	r27, r0
    cbc8:	a1 1d       	adc	r26, r1
    cbca:	62 1f       	adc	r22, r18
    cbcc:	83 9f       	mul	r24, r19
    cbce:	a0 0d       	add	r26, r0
    cbd0:	61 1d       	adc	r22, r1
    cbd2:	22 1f       	adc	r18, r18
    cbd4:	74 9f       	mul	r23, r20
    cbd6:	33 27       	eor	r19, r19
    cbd8:	a0 0d       	add	r26, r0
    cbda:	61 1d       	adc	r22, r1
    cbdc:	23 1f       	adc	r18, r19
    cbde:	84 9f       	mul	r24, r20
    cbe0:	60 0d       	add	r22, r0
    cbe2:	21 1d       	adc	r18, r1
    cbe4:	82 2f       	mov	r24, r18
    cbe6:	76 2f       	mov	r23, r22
    cbe8:	6a 2f       	mov	r22, r26
    cbea:	11 24       	eor	r1, r1
    cbec:	9f 57       	subi	r25, 0x7F	; 127
    cbee:	50 40       	sbci	r21, 0x00	; 0
    cbf0:	8a f0       	brmi	.+34     	; 0xcc14 <__mulsf3_pse+0x84>
    cbf2:	e1 f0       	breq	.+56     	; 0xcc2c <__mulsf3_pse+0x9c>
    cbf4:	88 23       	and	r24, r24
    cbf6:	4a f0       	brmi	.+18     	; 0xcc0a <__mulsf3_pse+0x7a>
    cbf8:	ee 0f       	add	r30, r30
    cbfa:	ff 1f       	adc	r31, r31
    cbfc:	bb 1f       	adc	r27, r27
    cbfe:	66 1f       	adc	r22, r22
    cc00:	77 1f       	adc	r23, r23
    cc02:	88 1f       	adc	r24, r24
    cc04:	91 50       	subi	r25, 0x01	; 1
    cc06:	50 40       	sbci	r21, 0x00	; 0
    cc08:	a9 f7       	brne	.-22     	; 0xcbf4 <__mulsf3_pse+0x64>
    cc0a:	9e 3f       	cpi	r25, 0xFE	; 254
    cc0c:	51 05       	cpc	r21, r1
    cc0e:	70 f0       	brcs	.+28     	; 0xcc2c <__mulsf3_pse+0x9c>
    cc10:	23 cf       	rjmp	.-442    	; 0xca58 <__fp_inf>
    cc12:	a6 cf       	rjmp	.-180    	; 0xcb60 <__fp_szero>
    cc14:	5f 3f       	cpi	r21, 0xFF	; 255
    cc16:	ec f3       	brlt	.-6      	; 0xcc12 <__mulsf3_pse+0x82>
    cc18:	98 3e       	cpi	r25, 0xE8	; 232
    cc1a:	dc f3       	brlt	.-10     	; 0xcc12 <__mulsf3_pse+0x82>
    cc1c:	86 95       	lsr	r24
    cc1e:	77 95       	ror	r23
    cc20:	67 95       	ror	r22
    cc22:	b7 95       	ror	r27
    cc24:	f7 95       	ror	r31
    cc26:	e7 95       	ror	r30
    cc28:	9f 5f       	subi	r25, 0xFF	; 255
    cc2a:	c1 f7       	brne	.-16     	; 0xcc1c <__mulsf3_pse+0x8c>
    cc2c:	fe 2b       	or	r31, r30
    cc2e:	88 0f       	add	r24, r24
    cc30:	91 1d       	adc	r25, r1
    cc32:	96 95       	lsr	r25
    cc34:	87 95       	ror	r24
    cc36:	97 f9       	bld	r25, 7
    cc38:	08 95       	ret

0000cc3a <pow>:
    cc3a:	fa 01       	movw	r30, r20
    cc3c:	ee 0f       	add	r30, r30
    cc3e:	ff 1f       	adc	r31, r31
    cc40:	30 96       	adiw	r30, 0x00	; 0
    cc42:	21 05       	cpc	r18, r1
    cc44:	31 05       	cpc	r19, r1
    cc46:	99 f1       	breq	.+102    	; 0xccae <pow+0x74>
    cc48:	61 15       	cp	r22, r1
    cc4a:	71 05       	cpc	r23, r1
    cc4c:	61 f4       	brne	.+24     	; 0xcc66 <pow+0x2c>
    cc4e:	80 38       	cpi	r24, 0x80	; 128
    cc50:	bf e3       	ldi	r27, 0x3F	; 63
    cc52:	9b 07       	cpc	r25, r27
    cc54:	49 f1       	breq	.+82     	; 0xcca8 <pow+0x6e>
    cc56:	68 94       	set
    cc58:	90 38       	cpi	r25, 0x80	; 128
    cc5a:	81 05       	cpc	r24, r1
    cc5c:	61 f0       	breq	.+24     	; 0xcc76 <pow+0x3c>
    cc5e:	80 38       	cpi	r24, 0x80	; 128
    cc60:	bf ef       	ldi	r27, 0xFF	; 255
    cc62:	9b 07       	cpc	r25, r27
    cc64:	41 f0       	breq	.+16     	; 0xcc76 <pow+0x3c>
    cc66:	99 23       	and	r25, r25
    cc68:	42 f5       	brpl	.+80     	; 0xccba <pow+0x80>
    cc6a:	ff 3f       	cpi	r31, 0xFF	; 255
    cc6c:	e1 05       	cpc	r30, r1
    cc6e:	31 05       	cpc	r19, r1
    cc70:	21 05       	cpc	r18, r1
    cc72:	11 f1       	breq	.+68     	; 0xccb8 <pow+0x7e>
    cc74:	e8 94       	clt
    cc76:	08 94       	sec
    cc78:	e7 95       	ror	r30
    cc7a:	d9 01       	movw	r26, r18
    cc7c:	aa 23       	and	r26, r26
    cc7e:	29 f4       	brne	.+10     	; 0xcc8a <pow+0x50>
    cc80:	ab 2f       	mov	r26, r27
    cc82:	be 2f       	mov	r27, r30
    cc84:	f8 5f       	subi	r31, 0xF8	; 248
    cc86:	d0 f3       	brcs	.-12     	; 0xcc7c <pow+0x42>
    cc88:	10 c0       	rjmp	.+32     	; 0xccaa <pow+0x70>
    cc8a:	ff 5f       	subi	r31, 0xFF	; 255
    cc8c:	70 f4       	brcc	.+28     	; 0xccaa <pow+0x70>
    cc8e:	a6 95       	lsr	r26
    cc90:	e0 f7       	brcc	.-8      	; 0xcc8a <pow+0x50>
    cc92:	f7 39       	cpi	r31, 0x97	; 151
    cc94:	50 f0       	brcs	.+20     	; 0xccaa <pow+0x70>
    cc96:	19 f0       	breq	.+6      	; 0xcc9e <pow+0x64>
    cc98:	ff 3a       	cpi	r31, 0xAF	; 175
    cc9a:	38 f4       	brcc	.+14     	; 0xccaa <pow+0x70>
    cc9c:	9f 77       	andi	r25, 0x7F	; 127
    cc9e:	9f 93       	push	r25
    cca0:	0c d0       	rcall	.+24     	; 0xccba <pow+0x80>
    cca2:	0f 90       	pop	r0
    cca4:	07 fc       	sbrc	r0, 7
    cca6:	90 58       	subi	r25, 0x80	; 128
    cca8:	08 95       	ret
    ccaa:	3e f0       	brts	.+14     	; 0xccba <pow+0x80>
    ccac:	db ce       	rjmp	.-586    	; 0xca64 <__fp_nan>
    ccae:	60 e0       	ldi	r22, 0x00	; 0
    ccb0:	70 e0       	ldi	r23, 0x00	; 0
    ccb2:	80 e8       	ldi	r24, 0x80	; 128
    ccb4:	9f e3       	ldi	r25, 0x3F	; 63
    ccb6:	08 95       	ret
    ccb8:	4f e7       	ldi	r20, 0x7F	; 127
    ccba:	9f 77       	andi	r25, 0x7F	; 127
    ccbc:	5f 93       	push	r21
    ccbe:	4f 93       	push	r20
    ccc0:	3f 93       	push	r19
    ccc2:	2f 93       	push	r18
    ccc4:	c3 d0       	rcall	.+390    	; 0xce4c <log>
    ccc6:	2f 91       	pop	r18
    ccc8:	3f 91       	pop	r19
    ccca:	4f 91       	pop	r20
    cccc:	5f 91       	pop	r21
    ccce:	52 df       	rcall	.-348    	; 0xcb74 <__mulsf3>
    ccd0:	0b c0       	rjmp	.+22     	; 0xcce8 <exp>

0000ccd2 <sin>:
    ccd2:	9f 93       	push	r25
    ccd4:	d9 de       	rcall	.-590    	; 0xca88 <__fp_rempio2>
    ccd6:	0f 90       	pop	r0
    ccd8:	07 fc       	sbrc	r0, 7
    ccda:	ee 5f       	subi	r30, 0xFE	; 254
    ccdc:	0d cf       	rjmp	.-486    	; 0xcaf8 <__fp_sinus>
    ccde:	19 f4       	brne	.+6      	; 0xcce6 <sin+0x14>
    cce0:	0e f0       	brts	.+2      	; 0xcce4 <sin+0x12>
    cce2:	ba ce       	rjmp	.-652    	; 0xca58 <__fp_inf>
    cce4:	3c cf       	rjmp	.-392    	; 0xcb5e <__fp_zero>
    cce6:	be ce       	rjmp	.-644    	; 0xca64 <__fp_nan>

0000cce8 <exp>:
    cce8:	20 df       	rcall	.-448    	; 0xcb2a <__fp_splitA>
    ccea:	c8 f3       	brcs	.-14     	; 0xccde <sin+0xc>
    ccec:	96 38       	cpi	r25, 0x86	; 134
    ccee:	c0 f7       	brcc	.-16     	; 0xcce0 <sin+0xe>
    ccf0:	07 f8       	bld	r0, 7
    ccf2:	0f 92       	push	r0
    ccf4:	e8 94       	clt
    ccf6:	2b e3       	ldi	r18, 0x3B	; 59
    ccf8:	3a ea       	ldi	r19, 0xAA	; 170
    ccfa:	48 eb       	ldi	r20, 0xB8	; 184
    ccfc:	5f e7       	ldi	r21, 0x7F	; 127
    ccfe:	48 df       	rcall	.-368    	; 0xcb90 <__mulsf3_pse>
    cd00:	0f 92       	push	r0
    cd02:	0f 92       	push	r0
    cd04:	0f 92       	push	r0
    cd06:	4d b7       	in	r20, 0x3d	; 61
    cd08:	5e b7       	in	r21, 0x3e	; 62
    cd0a:	0f 92       	push	r0
    cd0c:	df d0       	rcall	.+446    	; 0xcecc <modf>
    cd0e:	e6 e3       	ldi	r30, 0x36	; 54
    cd10:	f2 e0       	ldi	r31, 0x02	; 2
    cd12:	24 d0       	rcall	.+72     	; 0xcd5c <__fp_powser>
    cd14:	4f 91       	pop	r20
    cd16:	5f 91       	pop	r21
    cd18:	ef 91       	pop	r30
    cd1a:	ff 91       	pop	r31
    cd1c:	e5 95       	asr	r30
    cd1e:	ee 1f       	adc	r30, r30
    cd20:	ff 1f       	adc	r31, r31
    cd22:	49 f0       	breq	.+18     	; 0xcd36 <exp+0x4e>
    cd24:	fe 57       	subi	r31, 0x7E	; 126
    cd26:	e0 68       	ori	r30, 0x80	; 128
    cd28:	44 27       	eor	r20, r20
    cd2a:	ee 0f       	add	r30, r30
    cd2c:	44 1f       	adc	r20, r20
    cd2e:	fa 95       	dec	r31
    cd30:	e1 f7       	brne	.-8      	; 0xcd2a <exp+0x42>
    cd32:	41 95       	neg	r20
    cd34:	55 0b       	sbc	r21, r21
    cd36:	51 d0       	rcall	.+162    	; 0xcdda <ldexp>
    cd38:	0f 90       	pop	r0
    cd3a:	07 fe       	sbrs	r0, 7
    cd3c:	45 c0       	rjmp	.+138    	; 0xcdc8 <inverse>
    cd3e:	08 95       	ret

0000cd40 <__fp_mpack>:
    cd40:	9f 3f       	cpi	r25, 0xFF	; 255
    cd42:	31 f0       	breq	.+12     	; 0xcd50 <__fp_mpack_finite+0xc>

0000cd44 <__fp_mpack_finite>:
    cd44:	91 50       	subi	r25, 0x01	; 1
    cd46:	20 f4       	brcc	.+8      	; 0xcd50 <__fp_mpack_finite+0xc>
    cd48:	87 95       	ror	r24
    cd4a:	77 95       	ror	r23
    cd4c:	67 95       	ror	r22
    cd4e:	b7 95       	ror	r27
    cd50:	88 0f       	add	r24, r24
    cd52:	91 1d       	adc	r25, r1
    cd54:	96 95       	lsr	r25
    cd56:	87 95       	ror	r24
    cd58:	97 f9       	bld	r25, 7
    cd5a:	08 95       	ret

0000cd5c <__fp_powser>:
    cd5c:	df 93       	push	r29
    cd5e:	cf 93       	push	r28
    cd60:	1f 93       	push	r17
    cd62:	0f 93       	push	r16
    cd64:	ff 92       	push	r15
    cd66:	ef 92       	push	r14
    cd68:	df 92       	push	r13
    cd6a:	7b 01       	movw	r14, r22
    cd6c:	8c 01       	movw	r16, r24
    cd6e:	68 94       	set
    cd70:	05 c0       	rjmp	.+10     	; 0xcd7c <__fp_powser+0x20>
    cd72:	da 2e       	mov	r13, r26
    cd74:	ef 01       	movw	r28, r30
    cd76:	0a df       	rcall	.-492    	; 0xcb8c <__mulsf3x>
    cd78:	fe 01       	movw	r30, r28
    cd7a:	e8 94       	clt
    cd7c:	a5 91       	lpm	r26, Z+
    cd7e:	25 91       	lpm	r18, Z+
    cd80:	35 91       	lpm	r19, Z+
    cd82:	45 91       	lpm	r20, Z+
    cd84:	55 91       	lpm	r21, Z+
    cd86:	ae f3       	brts	.-22     	; 0xcd72 <__fp_powser+0x16>
    cd88:	ef 01       	movw	r28, r30
    cd8a:	12 dd       	rcall	.-1500   	; 0xc7b0 <__addsf3x>
    cd8c:	fe 01       	movw	r30, r28
    cd8e:	97 01       	movw	r18, r14
    cd90:	a8 01       	movw	r20, r16
    cd92:	da 94       	dec	r13
    cd94:	79 f7       	brne	.-34     	; 0xcd74 <__fp_powser+0x18>
    cd96:	df 90       	pop	r13
    cd98:	ef 90       	pop	r14
    cd9a:	ff 90       	pop	r15
    cd9c:	0f 91       	pop	r16
    cd9e:	1f 91       	pop	r17
    cda0:	cf 91       	pop	r28
    cda2:	df 91       	pop	r29
    cda4:	08 95       	ret

0000cda6 <__fp_powsodd>:
    cda6:	9f 93       	push	r25
    cda8:	8f 93       	push	r24
    cdaa:	7f 93       	push	r23
    cdac:	6f 93       	push	r22
    cdae:	ff 93       	push	r31
    cdb0:	ef 93       	push	r30
    cdb2:	9b 01       	movw	r18, r22
    cdb4:	ac 01       	movw	r20, r24
    cdb6:	de de       	rcall	.-580    	; 0xcb74 <__mulsf3>
    cdb8:	ef 91       	pop	r30
    cdba:	ff 91       	pop	r31
    cdbc:	cf df       	rcall	.-98     	; 0xcd5c <__fp_powser>
    cdbe:	2f 91       	pop	r18
    cdc0:	3f 91       	pop	r19
    cdc2:	4f 91       	pop	r20
    cdc4:	5f 91       	pop	r21
    cdc6:	d6 ce       	rjmp	.-596    	; 0xcb74 <__mulsf3>

0000cdc8 <inverse>:
    cdc8:	9b 01       	movw	r18, r22
    cdca:	ac 01       	movw	r20, r24
    cdcc:	60 e0       	ldi	r22, 0x00	; 0
    cdce:	70 e0       	ldi	r23, 0x00	; 0
    cdd0:	80 e8       	ldi	r24, 0x80	; 128
    cdd2:	9f e3       	ldi	r25, 0x3F	; 63
    cdd4:	47 cd       	rjmp	.-1394   	; 0xc864 <__divsf3>
    cdd6:	40 ce       	rjmp	.-896    	; 0xca58 <__fp_inf>
    cdd8:	b3 cf       	rjmp	.-154    	; 0xcd40 <__fp_mpack>

0000cdda <ldexp>:
    cdda:	a7 de       	rcall	.-690    	; 0xcb2a <__fp_splitA>
    cddc:	e8 f3       	brcs	.-6      	; 0xcdd8 <inverse+0x10>
    cdde:	99 23       	and	r25, r25
    cde0:	d9 f3       	breq	.-10     	; 0xcdd8 <inverse+0x10>
    cde2:	94 0f       	add	r25, r20
    cde4:	51 1d       	adc	r21, r1
    cde6:	bb f3       	brvs	.-18     	; 0xcdd6 <inverse+0xe>
    cde8:	91 50       	subi	r25, 0x01	; 1
    cdea:	50 40       	sbci	r21, 0x00	; 0
    cdec:	94 f0       	brlt	.+36     	; 0xce12 <ldexp+0x38>
    cdee:	59 f0       	breq	.+22     	; 0xce06 <ldexp+0x2c>
    cdf0:	88 23       	and	r24, r24
    cdf2:	32 f0       	brmi	.+12     	; 0xce00 <ldexp+0x26>
    cdf4:	66 0f       	add	r22, r22
    cdf6:	77 1f       	adc	r23, r23
    cdf8:	88 1f       	adc	r24, r24
    cdfa:	91 50       	subi	r25, 0x01	; 1
    cdfc:	50 40       	sbci	r21, 0x00	; 0
    cdfe:	c1 f7       	brne	.-16     	; 0xcdf0 <ldexp+0x16>
    ce00:	9e 3f       	cpi	r25, 0xFE	; 254
    ce02:	51 05       	cpc	r21, r1
    ce04:	44 f7       	brge	.-48     	; 0xcdd6 <inverse+0xe>
    ce06:	88 0f       	add	r24, r24
    ce08:	91 1d       	adc	r25, r1
    ce0a:	96 95       	lsr	r25
    ce0c:	87 95       	ror	r24
    ce0e:	97 f9       	bld	r25, 7
    ce10:	08 95       	ret
    ce12:	5f 3f       	cpi	r21, 0xFF	; 255
    ce14:	ac f0       	brlt	.+42     	; 0xce40 <ldexp+0x66>
    ce16:	98 3e       	cpi	r25, 0xE8	; 232
    ce18:	9c f0       	brlt	.+38     	; 0xce40 <ldexp+0x66>
    ce1a:	bb 27       	eor	r27, r27
    ce1c:	86 95       	lsr	r24
    ce1e:	77 95       	ror	r23
    ce20:	67 95       	ror	r22
    ce22:	b7 95       	ror	r27
    ce24:	08 f4       	brcc	.+2      	; 0xce28 <ldexp+0x4e>
    ce26:	b1 60       	ori	r27, 0x01	; 1
    ce28:	93 95       	inc	r25
    ce2a:	c1 f7       	brne	.-16     	; 0xce1c <ldexp+0x42>
    ce2c:	bb 0f       	add	r27, r27
    ce2e:	58 f7       	brcc	.-42     	; 0xce06 <ldexp+0x2c>
    ce30:	11 f4       	brne	.+4      	; 0xce36 <ldexp+0x5c>
    ce32:	60 ff       	sbrs	r22, 0
    ce34:	e8 cf       	rjmp	.-48     	; 0xce06 <ldexp+0x2c>
    ce36:	6f 5f       	subi	r22, 0xFF	; 255
    ce38:	7f 4f       	sbci	r23, 0xFF	; 255
    ce3a:	8f 4f       	sbci	r24, 0xFF	; 255
    ce3c:	9f 4f       	sbci	r25, 0xFF	; 255
    ce3e:	e3 cf       	rjmp	.-58     	; 0xce06 <ldexp+0x2c>
    ce40:	8f ce       	rjmp	.-738    	; 0xcb60 <__fp_szero>
    ce42:	0e f0       	brts	.+2      	; 0xce46 <ldexp+0x6c>
    ce44:	7d cf       	rjmp	.-262    	; 0xcd40 <__fp_mpack>
    ce46:	0e ce       	rjmp	.-996    	; 0xca64 <__fp_nan>
    ce48:	68 94       	set
    ce4a:	06 ce       	rjmp	.-1012   	; 0xca58 <__fp_inf>

0000ce4c <log>:
    ce4c:	6e de       	rcall	.-804    	; 0xcb2a <__fp_splitA>
    ce4e:	c8 f3       	brcs	.-14     	; 0xce42 <ldexp+0x68>
    ce50:	99 23       	and	r25, r25
    ce52:	d1 f3       	breq	.-12     	; 0xce48 <ldexp+0x6e>
    ce54:	c6 f3       	brts	.-16     	; 0xce46 <ldexp+0x6c>
    ce56:	df 93       	push	r29
    ce58:	cf 93       	push	r28
    ce5a:	1f 93       	push	r17
    ce5c:	0f 93       	push	r16
    ce5e:	ff 92       	push	r15
    ce60:	c9 2f       	mov	r28, r25
    ce62:	dd 27       	eor	r29, r29
    ce64:	88 23       	and	r24, r24
    ce66:	2a f0       	brmi	.+10     	; 0xce72 <log+0x26>
    ce68:	21 97       	sbiw	r28, 0x01	; 1
    ce6a:	66 0f       	add	r22, r22
    ce6c:	77 1f       	adc	r23, r23
    ce6e:	88 1f       	adc	r24, r24
    ce70:	da f7       	brpl	.-10     	; 0xce68 <log+0x1c>
    ce72:	20 e0       	ldi	r18, 0x00	; 0
    ce74:	30 e0       	ldi	r19, 0x00	; 0
    ce76:	40 e8       	ldi	r20, 0x80	; 128
    ce78:	5f eb       	ldi	r21, 0xBF	; 191
    ce7a:	9f e3       	ldi	r25, 0x3F	; 63
    ce7c:	88 39       	cpi	r24, 0x98	; 152
    ce7e:	20 f0       	brcs	.+8      	; 0xce88 <log+0x3c>
    ce80:	80 3e       	cpi	r24, 0xE0	; 224
    ce82:	30 f0       	brcs	.+12     	; 0xce90 <log+0x44>
    ce84:	21 96       	adiw	r28, 0x01	; 1
    ce86:	8f 77       	andi	r24, 0x7F	; 127
    ce88:	82 dc       	rcall	.-1788   	; 0xc78e <__addsf3>
    ce8a:	ee e5       	ldi	r30, 0x5E	; 94
    ce8c:	f2 e0       	ldi	r31, 0x02	; 2
    ce8e:	03 c0       	rjmp	.+6      	; 0xce96 <log+0x4a>
    ce90:	7e dc       	rcall	.-1796   	; 0xc78e <__addsf3>
    ce92:	eb e8       	ldi	r30, 0x8B	; 139
    ce94:	f2 e0       	ldi	r31, 0x02	; 2
    ce96:	62 df       	rcall	.-316    	; 0xcd5c <__fp_powser>
    ce98:	8b 01       	movw	r16, r22
    ce9a:	be 01       	movw	r22, r28
    ce9c:	ec 01       	movw	r28, r24
    ce9e:	fb 2e       	mov	r15, r27
    cea0:	6f 57       	subi	r22, 0x7F	; 127
    cea2:	71 09       	sbc	r23, r1
    cea4:	75 95       	asr	r23
    cea6:	77 1f       	adc	r23, r23
    cea8:	88 0b       	sbc	r24, r24
    ceaa:	99 0b       	sbc	r25, r25
    ceac:	76 dd       	rcall	.-1300   	; 0xc99a <__floatsisf>
    ceae:	28 e1       	ldi	r18, 0x18	; 24
    ceb0:	32 e7       	ldi	r19, 0x72	; 114
    ceb2:	41 e3       	ldi	r20, 0x31	; 49
    ceb4:	5f e3       	ldi	r21, 0x3F	; 63
    ceb6:	6a de       	rcall	.-812    	; 0xcb8c <__mulsf3x>
    ceb8:	af 2d       	mov	r26, r15
    ceba:	98 01       	movw	r18, r16
    cebc:	ae 01       	movw	r20, r28
    cebe:	ff 90       	pop	r15
    cec0:	0f 91       	pop	r16
    cec2:	1f 91       	pop	r17
    cec4:	cf 91       	pop	r28
    cec6:	df 91       	pop	r29
    cec8:	73 dc       	rcall	.-1818   	; 0xc7b0 <__addsf3x>
    ceca:	05 ce       	rjmp	.-1014   	; 0xcad6 <__fp_round>

0000cecc <modf>:
    cecc:	fa 01       	movw	r30, r20
    cece:	dc 01       	movw	r26, r24
    ced0:	aa 0f       	add	r26, r26
    ced2:	bb 1f       	adc	r27, r27
    ced4:	9b 01       	movw	r18, r22
    ced6:	ac 01       	movw	r20, r24
    ced8:	bf 57       	subi	r27, 0x7F	; 127
    ceda:	28 f4       	brcc	.+10     	; 0xcee6 <modf+0x1a>
    cedc:	22 27       	eor	r18, r18
    cede:	33 27       	eor	r19, r19
    cee0:	44 27       	eor	r20, r20
    cee2:	50 78       	andi	r21, 0x80	; 128
    cee4:	1f c0       	rjmp	.+62     	; 0xcf24 <modf+0x58>
    cee6:	b7 51       	subi	r27, 0x17	; 23
    cee8:	88 f4       	brcc	.+34     	; 0xcf0c <modf+0x40>
    ceea:	ab 2f       	mov	r26, r27
    ceec:	00 24       	eor	r0, r0
    ceee:	46 95       	lsr	r20
    cef0:	37 95       	ror	r19
    cef2:	27 95       	ror	r18
    cef4:	01 1c       	adc	r0, r1
    cef6:	a3 95       	inc	r26
    cef8:	d2 f3       	brmi	.-12     	; 0xceee <modf+0x22>
    cefa:	00 20       	and	r0, r0
    cefc:	69 f0       	breq	.+26     	; 0xcf18 <modf+0x4c>
    cefe:	22 0f       	add	r18, r18
    cf00:	33 1f       	adc	r19, r19
    cf02:	44 1f       	adc	r20, r20
    cf04:	b3 95       	inc	r27
    cf06:	da f3       	brmi	.-10     	; 0xcefe <modf+0x32>
    cf08:	0d d0       	rcall	.+26     	; 0xcf24 <modf+0x58>
    cf0a:	40 cc       	rjmp	.-1920   	; 0xc78c <__subsf3>
    cf0c:	61 30       	cpi	r22, 0x01	; 1
    cf0e:	71 05       	cpc	r23, r1
    cf10:	a0 e8       	ldi	r26, 0x80	; 128
    cf12:	8a 07       	cpc	r24, r26
    cf14:	b9 46       	sbci	r27, 0x69	; 105
    cf16:	30 f4       	brcc	.+12     	; 0xcf24 <modf+0x58>
    cf18:	9b 01       	movw	r18, r22
    cf1a:	ac 01       	movw	r20, r24
    cf1c:	66 27       	eor	r22, r22
    cf1e:	77 27       	eor	r23, r23
    cf20:	88 27       	eor	r24, r24
    cf22:	90 78       	andi	r25, 0x80	; 128
    cf24:	30 96       	adiw	r30, 0x00	; 0
    cf26:	21 f0       	breq	.+8      	; 0xcf30 <modf+0x64>
    cf28:	20 83       	st	Z, r18
    cf2a:	31 83       	std	Z+1, r19	; 0x01
    cf2c:	42 83       	std	Z+2, r20	; 0x02
    cf2e:	53 83       	std	Z+3, r21	; 0x03
    cf30:	08 95       	ret

0000cf32 <strncasecmp_P>:
    cf32:	fb 01       	movw	r30, r22
    cf34:	dc 01       	movw	r26, r24
    cf36:	41 50       	subi	r20, 0x01	; 1
    cf38:	50 40       	sbci	r21, 0x00	; 0
    cf3a:	88 f0       	brcs	.+34     	; 0xcf5e <strncasecmp_P+0x2c>
    cf3c:	8d 91       	ld	r24, X+
    cf3e:	81 34       	cpi	r24, 0x41	; 65
    cf40:	1c f0       	brlt	.+6      	; 0xcf48 <strncasecmp_P+0x16>
    cf42:	8b 35       	cpi	r24, 0x5B	; 91
    cf44:	0c f4       	brge	.+2      	; 0xcf48 <strncasecmp_P+0x16>
    cf46:	80 5e       	subi	r24, 0xE0	; 224
    cf48:	65 91       	lpm	r22, Z+
    cf4a:	61 34       	cpi	r22, 0x41	; 65
    cf4c:	1c f0       	brlt	.+6      	; 0xcf54 <strncasecmp_P+0x22>
    cf4e:	6b 35       	cpi	r22, 0x5B	; 91
    cf50:	0c f4       	brge	.+2      	; 0xcf54 <strncasecmp_P+0x22>
    cf52:	60 5e       	subi	r22, 0xE0	; 224
    cf54:	86 1b       	sub	r24, r22
    cf56:	61 11       	cpse	r22, r1
    cf58:	71 f3       	breq	.-36     	; 0xcf36 <strncasecmp_P+0x4>
    cf5a:	99 0b       	sbc	r25, r25
    cf5c:	08 95       	ret
    cf5e:	88 1b       	sub	r24, r24
    cf60:	fc cf       	rjmp	.-8      	; 0xcf5a <strncasecmp_P+0x28>

0000cf62 <strncmp_P>:
    cf62:	fb 01       	movw	r30, r22
    cf64:	dc 01       	movw	r26, r24
    cf66:	41 50       	subi	r20, 0x01	; 1
    cf68:	50 40       	sbci	r21, 0x00	; 0
    cf6a:	30 f0       	brcs	.+12     	; 0xcf78 <strncmp_P+0x16>
    cf6c:	8d 91       	ld	r24, X+
    cf6e:	05 90       	lpm	r0, Z+
    cf70:	80 19       	sub	r24, r0
    cf72:	19 f4       	brne	.+6      	; 0xcf7a <strncmp_P+0x18>
    cf74:	00 20       	and	r0, r0
    cf76:	b9 f7       	brne	.-18     	; 0xcf66 <strncmp_P+0x4>
    cf78:	88 1b       	sub	r24, r24
    cf7a:	99 0b       	sbc	r25, r25
    cf7c:	08 95       	ret

0000cf7e <memchr>:
    cf7e:	fc 01       	movw	r30, r24
    cf80:	41 50       	subi	r20, 0x01	; 1
    cf82:	50 40       	sbci	r21, 0x00	; 0
    cf84:	30 f0       	brcs	.+12     	; 0xcf92 <memchr+0x14>
    cf86:	01 90       	ld	r0, Z+
    cf88:	06 16       	cp	r0, r22
    cf8a:	d1 f7       	brne	.-12     	; 0xcf80 <memchr+0x2>
    cf8c:	31 97       	sbiw	r30, 0x01	; 1
    cf8e:	cf 01       	movw	r24, r30
    cf90:	08 95       	ret
    cf92:	88 27       	eor	r24, r24
    cf94:	99 27       	eor	r25, r25
    cf96:	08 95       	ret

0000cf98 <memcpy>:
    cf98:	fb 01       	movw	r30, r22
    cf9a:	dc 01       	movw	r26, r24
    cf9c:	02 c0       	rjmp	.+4      	; 0xcfa2 <memcpy+0xa>
    cf9e:	01 90       	ld	r0, Z+
    cfa0:	0d 92       	st	X+, r0
    cfa2:	41 50       	subi	r20, 0x01	; 1
    cfa4:	50 40       	sbci	r21, 0x00	; 0
    cfa6:	d8 f7       	brcc	.-10     	; 0xcf9e <memcpy+0x6>
    cfa8:	08 95       	ret

0000cfaa <fdevopen>:
    cfaa:	0f 93       	push	r16
    cfac:	1f 93       	push	r17
    cfae:	cf 93       	push	r28
    cfb0:	df 93       	push	r29
    cfb2:	00 97       	sbiw	r24, 0x00	; 0
    cfb4:	31 f4       	brne	.+12     	; 0xcfc2 <fdevopen+0x18>
    cfb6:	61 15       	cp	r22, r1
    cfb8:	71 05       	cpc	r23, r1
    cfba:	19 f4       	brne	.+6      	; 0xcfc2 <fdevopen+0x18>
    cfbc:	80 e0       	ldi	r24, 0x00	; 0
    cfbe:	90 e0       	ldi	r25, 0x00	; 0
    cfc0:	39 c0       	rjmp	.+114    	; 0xd034 <fdevopen+0x8a>
    cfc2:	8b 01       	movw	r16, r22
    cfc4:	ec 01       	movw	r28, r24
    cfc6:	6e e0       	ldi	r22, 0x0E	; 14
    cfc8:	70 e0       	ldi	r23, 0x00	; 0
    cfca:	81 e0       	ldi	r24, 0x01	; 1
    cfcc:	90 e0       	ldi	r25, 0x00	; 0
    cfce:	6a d5       	rcall	.+2772   	; 0xdaa4 <calloc>
    cfd0:	fc 01       	movw	r30, r24
    cfd2:	89 2b       	or	r24, r25
    cfd4:	99 f3       	breq	.-26     	; 0xcfbc <fdevopen+0x12>
    cfd6:	80 e8       	ldi	r24, 0x80	; 128
    cfd8:	83 83       	std	Z+3, r24	; 0x03
    cfda:	01 15       	cp	r16, r1
    cfdc:	11 05       	cpc	r17, r1
    cfde:	71 f0       	breq	.+28     	; 0xcffc <fdevopen+0x52>
    cfe0:	02 87       	std	Z+10, r16	; 0x0a
    cfe2:	13 87       	std	Z+11, r17	; 0x0b
    cfe4:	81 e8       	ldi	r24, 0x81	; 129
    cfe6:	83 83       	std	Z+3, r24	; 0x03
    cfe8:	80 91 b9 27 	lds	r24, 0x27B9	; 0x8027b9 <__iob>
    cfec:	90 91 ba 27 	lds	r25, 0x27BA	; 0x8027ba <__iob+0x1>
    cff0:	89 2b       	or	r24, r25
    cff2:	21 f4       	brne	.+8      	; 0xcffc <fdevopen+0x52>
    cff4:	e0 93 b9 27 	sts	0x27B9, r30	; 0x8027b9 <__iob>
    cff8:	f0 93 ba 27 	sts	0x27BA, r31	; 0x8027ba <__iob+0x1>
    cffc:	20 97       	sbiw	r28, 0x00	; 0
    cffe:	c9 f0       	breq	.+50     	; 0xd032 <fdevopen+0x88>
    d000:	c0 87       	std	Z+8, r28	; 0x08
    d002:	d1 87       	std	Z+9, r29	; 0x09
    d004:	83 81       	ldd	r24, Z+3	; 0x03
    d006:	82 60       	ori	r24, 0x02	; 2
    d008:	83 83       	std	Z+3, r24	; 0x03
    d00a:	80 91 bb 27 	lds	r24, 0x27BB	; 0x8027bb <__iob+0x2>
    d00e:	90 91 bc 27 	lds	r25, 0x27BC	; 0x8027bc <__iob+0x3>
    d012:	89 2b       	or	r24, r25
    d014:	71 f4       	brne	.+28     	; 0xd032 <fdevopen+0x88>
    d016:	e0 93 bb 27 	sts	0x27BB, r30	; 0x8027bb <__iob+0x2>
    d01a:	f0 93 bc 27 	sts	0x27BC, r31	; 0x8027bc <__iob+0x3>
    d01e:	80 91 bd 27 	lds	r24, 0x27BD	; 0x8027bd <__iob+0x4>
    d022:	90 91 be 27 	lds	r25, 0x27BE	; 0x8027be <__iob+0x5>
    d026:	89 2b       	or	r24, r25
    d028:	21 f4       	brne	.+8      	; 0xd032 <fdevopen+0x88>
    d02a:	e0 93 bd 27 	sts	0x27BD, r30	; 0x8027bd <__iob+0x4>
    d02e:	f0 93 be 27 	sts	0x27BE, r31	; 0x8027be <__iob+0x5>
    d032:	cf 01       	movw	r24, r30
    d034:	df 91       	pop	r29
    d036:	cf 91       	pop	r28
    d038:	1f 91       	pop	r17
    d03a:	0f 91       	pop	r16
    d03c:	08 95       	ret

0000d03e <snprintf_P>:
    d03e:	0f 93       	push	r16
    d040:	1f 93       	push	r17
    d042:	cf 93       	push	r28
    d044:	df 93       	push	r29
    d046:	cd b7       	in	r28, 0x3d	; 61
    d048:	de b7       	in	r29, 0x3e	; 62
    d04a:	2e 97       	sbiw	r28, 0x0e	; 14
    d04c:	cd bf       	out	0x3d, r28	; 61
    d04e:	de bf       	out	0x3e, r29	; 62
    d050:	0e 89       	ldd	r16, Y+22	; 0x16
    d052:	1f 89       	ldd	r17, Y+23	; 0x17
    d054:	88 8d       	ldd	r24, Y+24	; 0x18
    d056:	99 8d       	ldd	r25, Y+25	; 0x19
    d058:	2e e0       	ldi	r18, 0x0E	; 14
    d05a:	2c 83       	std	Y+4, r18	; 0x04
    d05c:	09 83       	std	Y+1, r16	; 0x01
    d05e:	1a 83       	std	Y+2, r17	; 0x02
    d060:	97 ff       	sbrs	r25, 7
    d062:	02 c0       	rjmp	.+4      	; 0xd068 <snprintf_P+0x2a>
    d064:	80 e0       	ldi	r24, 0x00	; 0
    d066:	90 e8       	ldi	r25, 0x80	; 128
    d068:	01 97       	sbiw	r24, 0x01	; 1
    d06a:	8d 83       	std	Y+5, r24	; 0x05
    d06c:	9e 83       	std	Y+6, r25	; 0x06
    d06e:	ae 01       	movw	r20, r28
    d070:	44 5e       	subi	r20, 0xE4	; 228
    d072:	5f 4f       	sbci	r21, 0xFF	; 255
    d074:	6a 8d       	ldd	r22, Y+26	; 0x1a
    d076:	7b 8d       	ldd	r23, Y+27	; 0x1b
    d078:	ce 01       	movw	r24, r28
    d07a:	01 96       	adiw	r24, 0x01	; 1
    d07c:	59 d0       	rcall	.+178    	; 0xd130 <vfprintf>
    d07e:	4d 81       	ldd	r20, Y+5	; 0x05
    d080:	5e 81       	ldd	r21, Y+6	; 0x06
    d082:	57 fd       	sbrc	r21, 7
    d084:	0a c0       	rjmp	.+20     	; 0xd09a <snprintf_P+0x5c>
    d086:	2f 81       	ldd	r18, Y+7	; 0x07
    d088:	38 85       	ldd	r19, Y+8	; 0x08
    d08a:	42 17       	cp	r20, r18
    d08c:	53 07       	cpc	r21, r19
    d08e:	0c f4       	brge	.+2      	; 0xd092 <snprintf_P+0x54>
    d090:	9a 01       	movw	r18, r20
    d092:	f8 01       	movw	r30, r16
    d094:	e2 0f       	add	r30, r18
    d096:	f3 1f       	adc	r31, r19
    d098:	10 82       	st	Z, r1
    d09a:	2e 96       	adiw	r28, 0x0e	; 14
    d09c:	cd bf       	out	0x3d, r28	; 61
    d09e:	de bf       	out	0x3e, r29	; 62
    d0a0:	df 91       	pop	r29
    d0a2:	cf 91       	pop	r28
    d0a4:	1f 91       	pop	r17
    d0a6:	0f 91       	pop	r16
    d0a8:	08 95       	ret

0000d0aa <sprintf>:
    d0aa:	0f 93       	push	r16
    d0ac:	1f 93       	push	r17
    d0ae:	cf 93       	push	r28
    d0b0:	df 93       	push	r29
    d0b2:	cd b7       	in	r28, 0x3d	; 61
    d0b4:	de b7       	in	r29, 0x3e	; 62
    d0b6:	2e 97       	sbiw	r28, 0x0e	; 14
    d0b8:	cd bf       	out	0x3d, r28	; 61
    d0ba:	de bf       	out	0x3e, r29	; 62
    d0bc:	0e 89       	ldd	r16, Y+22	; 0x16
    d0be:	1f 89       	ldd	r17, Y+23	; 0x17
    d0c0:	86 e0       	ldi	r24, 0x06	; 6
    d0c2:	8c 83       	std	Y+4, r24	; 0x04
    d0c4:	09 83       	std	Y+1, r16	; 0x01
    d0c6:	1a 83       	std	Y+2, r17	; 0x02
    d0c8:	8f ef       	ldi	r24, 0xFF	; 255
    d0ca:	9f e7       	ldi	r25, 0x7F	; 127
    d0cc:	8d 83       	std	Y+5, r24	; 0x05
    d0ce:	9e 83       	std	Y+6, r25	; 0x06
    d0d0:	ae 01       	movw	r20, r28
    d0d2:	46 5e       	subi	r20, 0xE6	; 230
    d0d4:	5f 4f       	sbci	r21, 0xFF	; 255
    d0d6:	68 8d       	ldd	r22, Y+24	; 0x18
    d0d8:	79 8d       	ldd	r23, Y+25	; 0x19
    d0da:	ce 01       	movw	r24, r28
    d0dc:	01 96       	adiw	r24, 0x01	; 1
    d0de:	28 d0       	rcall	.+80     	; 0xd130 <vfprintf>
    d0e0:	ef 81       	ldd	r30, Y+7	; 0x07
    d0e2:	f8 85       	ldd	r31, Y+8	; 0x08
    d0e4:	e0 0f       	add	r30, r16
    d0e6:	f1 1f       	adc	r31, r17
    d0e8:	10 82       	st	Z, r1
    d0ea:	2e 96       	adiw	r28, 0x0e	; 14
    d0ec:	cd bf       	out	0x3d, r28	; 61
    d0ee:	de bf       	out	0x3e, r29	; 62
    d0f0:	df 91       	pop	r29
    d0f2:	cf 91       	pop	r28
    d0f4:	1f 91       	pop	r17
    d0f6:	0f 91       	pop	r16
    d0f8:	08 95       	ret

0000d0fa <sscanf_P>:
    d0fa:	cf 93       	push	r28
    d0fc:	df 93       	push	r29
    d0fe:	cd b7       	in	r28, 0x3d	; 61
    d100:	de b7       	in	r29, 0x3e	; 62
    d102:	2e 97       	sbiw	r28, 0x0e	; 14
    d104:	cd bf       	out	0x3d, r28	; 61
    d106:	de bf       	out	0x3e, r29	; 62
    d108:	8d e0       	ldi	r24, 0x0D	; 13
    d10a:	8c 83       	std	Y+4, r24	; 0x04
    d10c:	8c 89       	ldd	r24, Y+20	; 0x14
    d10e:	9d 89       	ldd	r25, Y+21	; 0x15
    d110:	89 83       	std	Y+1, r24	; 0x01
    d112:	9a 83       	std	Y+2, r25	; 0x02
    d114:	ae 01       	movw	r20, r28
    d116:	48 5e       	subi	r20, 0xE8	; 232
    d118:	5f 4f       	sbci	r21, 0xFF	; 255
    d11a:	6e 89       	ldd	r22, Y+22	; 0x16
    d11c:	7f 89       	ldd	r23, Y+23	; 0x17
    d11e:	ce 01       	movw	r24, r28
    d120:	01 96       	adiw	r24, 0x01	; 1
    d122:	a9 d3       	rcall	.+1874   	; 0xd876 <vfscanf>
    d124:	2e 96       	adiw	r28, 0x0e	; 14
    d126:	cd bf       	out	0x3d, r28	; 61
    d128:	de bf       	out	0x3e, r29	; 62
    d12a:	df 91       	pop	r29
    d12c:	cf 91       	pop	r28
    d12e:	08 95       	ret

0000d130 <vfprintf>:
    d130:	2f 92       	push	r2
    d132:	3f 92       	push	r3
    d134:	4f 92       	push	r4
    d136:	5f 92       	push	r5
    d138:	6f 92       	push	r6
    d13a:	7f 92       	push	r7
    d13c:	8f 92       	push	r8
    d13e:	9f 92       	push	r9
    d140:	af 92       	push	r10
    d142:	bf 92       	push	r11
    d144:	cf 92       	push	r12
    d146:	df 92       	push	r13
    d148:	ef 92       	push	r14
    d14a:	ff 92       	push	r15
    d14c:	0f 93       	push	r16
    d14e:	1f 93       	push	r17
    d150:	cf 93       	push	r28
    d152:	df 93       	push	r29
    d154:	cd b7       	in	r28, 0x3d	; 61
    d156:	de b7       	in	r29, 0x3e	; 62
    d158:	2b 97       	sbiw	r28, 0x0b	; 11
    d15a:	cd bf       	out	0x3d, r28	; 61
    d15c:	de bf       	out	0x3e, r29	; 62
    d15e:	6c 01       	movw	r12, r24
    d160:	7b 01       	movw	r14, r22
    d162:	8a 01       	movw	r16, r20
    d164:	fc 01       	movw	r30, r24
    d166:	16 82       	std	Z+6, r1	; 0x06
    d168:	17 82       	std	Z+7, r1	; 0x07
    d16a:	83 81       	ldd	r24, Z+3	; 0x03
    d16c:	81 ff       	sbrs	r24, 1
    d16e:	bf c1       	rjmp	.+894    	; 0xd4ee <vfprintf+0x3be>
    d170:	ce 01       	movw	r24, r28
    d172:	01 96       	adiw	r24, 0x01	; 1
    d174:	3c 01       	movw	r6, r24
    d176:	f6 01       	movw	r30, r12
    d178:	93 81       	ldd	r25, Z+3	; 0x03
    d17a:	f7 01       	movw	r30, r14
    d17c:	93 fd       	sbrc	r25, 3
    d17e:	85 91       	lpm	r24, Z+
    d180:	93 ff       	sbrs	r25, 3
    d182:	81 91       	ld	r24, Z+
    d184:	7f 01       	movw	r14, r30
    d186:	88 23       	and	r24, r24
    d188:	09 f4       	brne	.+2      	; 0xd18c <vfprintf+0x5c>
    d18a:	ad c1       	rjmp	.+858    	; 0xd4e6 <vfprintf+0x3b6>
    d18c:	85 32       	cpi	r24, 0x25	; 37
    d18e:	39 f4       	brne	.+14     	; 0xd19e <vfprintf+0x6e>
    d190:	93 fd       	sbrc	r25, 3
    d192:	85 91       	lpm	r24, Z+
    d194:	93 ff       	sbrs	r25, 3
    d196:	81 91       	ld	r24, Z+
    d198:	7f 01       	movw	r14, r30
    d19a:	85 32       	cpi	r24, 0x25	; 37
    d19c:	21 f4       	brne	.+8      	; 0xd1a6 <vfprintf+0x76>
    d19e:	b6 01       	movw	r22, r12
    d1a0:	90 e0       	ldi	r25, 0x00	; 0
    d1a2:	29 d6       	rcall	.+3154   	; 0xddf6 <fputc>
    d1a4:	e8 cf       	rjmp	.-48     	; 0xd176 <vfprintf+0x46>
    d1a6:	91 2c       	mov	r9, r1
    d1a8:	21 2c       	mov	r2, r1
    d1aa:	31 2c       	mov	r3, r1
    d1ac:	ff e1       	ldi	r31, 0x1F	; 31
    d1ae:	f3 15       	cp	r31, r3
    d1b0:	d8 f0       	brcs	.+54     	; 0xd1e8 <vfprintf+0xb8>
    d1b2:	8b 32       	cpi	r24, 0x2B	; 43
    d1b4:	79 f0       	breq	.+30     	; 0xd1d4 <vfprintf+0xa4>
    d1b6:	38 f4       	brcc	.+14     	; 0xd1c6 <vfprintf+0x96>
    d1b8:	80 32       	cpi	r24, 0x20	; 32
    d1ba:	79 f0       	breq	.+30     	; 0xd1da <vfprintf+0xaa>
    d1bc:	83 32       	cpi	r24, 0x23	; 35
    d1be:	a1 f4       	brne	.+40     	; 0xd1e8 <vfprintf+0xb8>
    d1c0:	23 2d       	mov	r18, r3
    d1c2:	20 61       	ori	r18, 0x10	; 16
    d1c4:	1d c0       	rjmp	.+58     	; 0xd200 <vfprintf+0xd0>
    d1c6:	8d 32       	cpi	r24, 0x2D	; 45
    d1c8:	61 f0       	breq	.+24     	; 0xd1e2 <vfprintf+0xb2>
    d1ca:	80 33       	cpi	r24, 0x30	; 48
    d1cc:	69 f4       	brne	.+26     	; 0xd1e8 <vfprintf+0xb8>
    d1ce:	23 2d       	mov	r18, r3
    d1d0:	21 60       	ori	r18, 0x01	; 1
    d1d2:	16 c0       	rjmp	.+44     	; 0xd200 <vfprintf+0xd0>
    d1d4:	83 2d       	mov	r24, r3
    d1d6:	82 60       	ori	r24, 0x02	; 2
    d1d8:	38 2e       	mov	r3, r24
    d1da:	e3 2d       	mov	r30, r3
    d1dc:	e4 60       	ori	r30, 0x04	; 4
    d1de:	3e 2e       	mov	r3, r30
    d1e0:	2a c0       	rjmp	.+84     	; 0xd236 <vfprintf+0x106>
    d1e2:	f3 2d       	mov	r31, r3
    d1e4:	f8 60       	ori	r31, 0x08	; 8
    d1e6:	1d c0       	rjmp	.+58     	; 0xd222 <vfprintf+0xf2>
    d1e8:	37 fc       	sbrc	r3, 7
    d1ea:	2d c0       	rjmp	.+90     	; 0xd246 <vfprintf+0x116>
    d1ec:	20 ed       	ldi	r18, 0xD0	; 208
    d1ee:	28 0f       	add	r18, r24
    d1f0:	2a 30       	cpi	r18, 0x0A	; 10
    d1f2:	40 f0       	brcs	.+16     	; 0xd204 <vfprintf+0xd4>
    d1f4:	8e 32       	cpi	r24, 0x2E	; 46
    d1f6:	b9 f4       	brne	.+46     	; 0xd226 <vfprintf+0xf6>
    d1f8:	36 fc       	sbrc	r3, 6
    d1fa:	75 c1       	rjmp	.+746    	; 0xd4e6 <vfprintf+0x3b6>
    d1fc:	23 2d       	mov	r18, r3
    d1fe:	20 64       	ori	r18, 0x40	; 64
    d200:	32 2e       	mov	r3, r18
    d202:	19 c0       	rjmp	.+50     	; 0xd236 <vfprintf+0x106>
    d204:	36 fe       	sbrs	r3, 6
    d206:	06 c0       	rjmp	.+12     	; 0xd214 <vfprintf+0xe4>
    d208:	8a e0       	ldi	r24, 0x0A	; 10
    d20a:	98 9e       	mul	r9, r24
    d20c:	20 0d       	add	r18, r0
    d20e:	11 24       	eor	r1, r1
    d210:	92 2e       	mov	r9, r18
    d212:	11 c0       	rjmp	.+34     	; 0xd236 <vfprintf+0x106>
    d214:	ea e0       	ldi	r30, 0x0A	; 10
    d216:	2e 9e       	mul	r2, r30
    d218:	20 0d       	add	r18, r0
    d21a:	11 24       	eor	r1, r1
    d21c:	22 2e       	mov	r2, r18
    d21e:	f3 2d       	mov	r31, r3
    d220:	f0 62       	ori	r31, 0x20	; 32
    d222:	3f 2e       	mov	r3, r31
    d224:	08 c0       	rjmp	.+16     	; 0xd236 <vfprintf+0x106>
    d226:	8c 36       	cpi	r24, 0x6C	; 108
    d228:	21 f4       	brne	.+8      	; 0xd232 <vfprintf+0x102>
    d22a:	83 2d       	mov	r24, r3
    d22c:	80 68       	ori	r24, 0x80	; 128
    d22e:	38 2e       	mov	r3, r24
    d230:	02 c0       	rjmp	.+4      	; 0xd236 <vfprintf+0x106>
    d232:	88 36       	cpi	r24, 0x68	; 104
    d234:	41 f4       	brne	.+16     	; 0xd246 <vfprintf+0x116>
    d236:	f7 01       	movw	r30, r14
    d238:	93 fd       	sbrc	r25, 3
    d23a:	85 91       	lpm	r24, Z+
    d23c:	93 ff       	sbrs	r25, 3
    d23e:	81 91       	ld	r24, Z+
    d240:	7f 01       	movw	r14, r30
    d242:	81 11       	cpse	r24, r1
    d244:	b3 cf       	rjmp	.-154    	; 0xd1ac <vfprintf+0x7c>
    d246:	98 2f       	mov	r25, r24
    d248:	9f 7d       	andi	r25, 0xDF	; 223
    d24a:	95 54       	subi	r25, 0x45	; 69
    d24c:	93 30       	cpi	r25, 0x03	; 3
    d24e:	28 f4       	brcc	.+10     	; 0xd25a <vfprintf+0x12a>
    d250:	0c 5f       	subi	r16, 0xFC	; 252
    d252:	1f 4f       	sbci	r17, 0xFF	; 255
    d254:	9f e3       	ldi	r25, 0x3F	; 63
    d256:	99 83       	std	Y+1, r25	; 0x01
    d258:	0d c0       	rjmp	.+26     	; 0xd274 <vfprintf+0x144>
    d25a:	83 36       	cpi	r24, 0x63	; 99
    d25c:	31 f0       	breq	.+12     	; 0xd26a <vfprintf+0x13a>
    d25e:	83 37       	cpi	r24, 0x73	; 115
    d260:	71 f0       	breq	.+28     	; 0xd27e <vfprintf+0x14e>
    d262:	83 35       	cpi	r24, 0x53	; 83
    d264:	09 f0       	breq	.+2      	; 0xd268 <vfprintf+0x138>
    d266:	55 c0       	rjmp	.+170    	; 0xd312 <vfprintf+0x1e2>
    d268:	20 c0       	rjmp	.+64     	; 0xd2aa <vfprintf+0x17a>
    d26a:	f8 01       	movw	r30, r16
    d26c:	80 81       	ld	r24, Z
    d26e:	89 83       	std	Y+1, r24	; 0x01
    d270:	0e 5f       	subi	r16, 0xFE	; 254
    d272:	1f 4f       	sbci	r17, 0xFF	; 255
    d274:	88 24       	eor	r8, r8
    d276:	83 94       	inc	r8
    d278:	91 2c       	mov	r9, r1
    d27a:	53 01       	movw	r10, r6
    d27c:	12 c0       	rjmp	.+36     	; 0xd2a2 <vfprintf+0x172>
    d27e:	28 01       	movw	r4, r16
    d280:	f2 e0       	ldi	r31, 0x02	; 2
    d282:	4f 0e       	add	r4, r31
    d284:	51 1c       	adc	r5, r1
    d286:	f8 01       	movw	r30, r16
    d288:	a0 80       	ld	r10, Z
    d28a:	b1 80       	ldd	r11, Z+1	; 0x01
    d28c:	36 fe       	sbrs	r3, 6
    d28e:	03 c0       	rjmp	.+6      	; 0xd296 <vfprintf+0x166>
    d290:	69 2d       	mov	r22, r9
    d292:	70 e0       	ldi	r23, 0x00	; 0
    d294:	02 c0       	rjmp	.+4      	; 0xd29a <vfprintf+0x16a>
    d296:	6f ef       	ldi	r22, 0xFF	; 255
    d298:	7f ef       	ldi	r23, 0xFF	; 255
    d29a:	c5 01       	movw	r24, r10
    d29c:	63 d5       	rcall	.+2758   	; 0xdd64 <strnlen>
    d29e:	4c 01       	movw	r8, r24
    d2a0:	82 01       	movw	r16, r4
    d2a2:	f3 2d       	mov	r31, r3
    d2a4:	ff 77       	andi	r31, 0x7F	; 127
    d2a6:	3f 2e       	mov	r3, r31
    d2a8:	15 c0       	rjmp	.+42     	; 0xd2d4 <vfprintf+0x1a4>
    d2aa:	28 01       	movw	r4, r16
    d2ac:	22 e0       	ldi	r18, 0x02	; 2
    d2ae:	42 0e       	add	r4, r18
    d2b0:	51 1c       	adc	r5, r1
    d2b2:	f8 01       	movw	r30, r16
    d2b4:	a0 80       	ld	r10, Z
    d2b6:	b1 80       	ldd	r11, Z+1	; 0x01
    d2b8:	36 fe       	sbrs	r3, 6
    d2ba:	03 c0       	rjmp	.+6      	; 0xd2c2 <vfprintf+0x192>
    d2bc:	69 2d       	mov	r22, r9
    d2be:	70 e0       	ldi	r23, 0x00	; 0
    d2c0:	02 c0       	rjmp	.+4      	; 0xd2c6 <vfprintf+0x196>
    d2c2:	6f ef       	ldi	r22, 0xFF	; 255
    d2c4:	7f ef       	ldi	r23, 0xFF	; 255
    d2c6:	c5 01       	movw	r24, r10
    d2c8:	3b d5       	rcall	.+2678   	; 0xdd40 <strnlen_P>
    d2ca:	4c 01       	movw	r8, r24
    d2cc:	f3 2d       	mov	r31, r3
    d2ce:	f0 68       	ori	r31, 0x80	; 128
    d2d0:	3f 2e       	mov	r3, r31
    d2d2:	82 01       	movw	r16, r4
    d2d4:	33 fc       	sbrc	r3, 3
    d2d6:	19 c0       	rjmp	.+50     	; 0xd30a <vfprintf+0x1da>
    d2d8:	82 2d       	mov	r24, r2
    d2da:	90 e0       	ldi	r25, 0x00	; 0
    d2dc:	88 16       	cp	r8, r24
    d2de:	99 06       	cpc	r9, r25
    d2e0:	a0 f4       	brcc	.+40     	; 0xd30a <vfprintf+0x1da>
    d2e2:	b6 01       	movw	r22, r12
    d2e4:	80 e2       	ldi	r24, 0x20	; 32
    d2e6:	90 e0       	ldi	r25, 0x00	; 0
    d2e8:	86 d5       	rcall	.+2828   	; 0xddf6 <fputc>
    d2ea:	2a 94       	dec	r2
    d2ec:	f5 cf       	rjmp	.-22     	; 0xd2d8 <vfprintf+0x1a8>
    d2ee:	f5 01       	movw	r30, r10
    d2f0:	37 fc       	sbrc	r3, 7
    d2f2:	85 91       	lpm	r24, Z+
    d2f4:	37 fe       	sbrs	r3, 7
    d2f6:	81 91       	ld	r24, Z+
    d2f8:	5f 01       	movw	r10, r30
    d2fa:	b6 01       	movw	r22, r12
    d2fc:	90 e0       	ldi	r25, 0x00	; 0
    d2fe:	7b d5       	rcall	.+2806   	; 0xddf6 <fputc>
    d300:	21 10       	cpse	r2, r1
    d302:	2a 94       	dec	r2
    d304:	21 e0       	ldi	r18, 0x01	; 1
    d306:	82 1a       	sub	r8, r18
    d308:	91 08       	sbc	r9, r1
    d30a:	81 14       	cp	r8, r1
    d30c:	91 04       	cpc	r9, r1
    d30e:	79 f7       	brne	.-34     	; 0xd2ee <vfprintf+0x1be>
    d310:	e1 c0       	rjmp	.+450    	; 0xd4d4 <vfprintf+0x3a4>
    d312:	84 36       	cpi	r24, 0x64	; 100
    d314:	11 f0       	breq	.+4      	; 0xd31a <vfprintf+0x1ea>
    d316:	89 36       	cpi	r24, 0x69	; 105
    d318:	39 f5       	brne	.+78     	; 0xd368 <vfprintf+0x238>
    d31a:	f8 01       	movw	r30, r16
    d31c:	37 fe       	sbrs	r3, 7
    d31e:	07 c0       	rjmp	.+14     	; 0xd32e <vfprintf+0x1fe>
    d320:	60 81       	ld	r22, Z
    d322:	71 81       	ldd	r23, Z+1	; 0x01
    d324:	82 81       	ldd	r24, Z+2	; 0x02
    d326:	93 81       	ldd	r25, Z+3	; 0x03
    d328:	0c 5f       	subi	r16, 0xFC	; 252
    d32a:	1f 4f       	sbci	r17, 0xFF	; 255
    d32c:	08 c0       	rjmp	.+16     	; 0xd33e <vfprintf+0x20e>
    d32e:	60 81       	ld	r22, Z
    d330:	71 81       	ldd	r23, Z+1	; 0x01
    d332:	07 2e       	mov	r0, r23
    d334:	00 0c       	add	r0, r0
    d336:	88 0b       	sbc	r24, r24
    d338:	99 0b       	sbc	r25, r25
    d33a:	0e 5f       	subi	r16, 0xFE	; 254
    d33c:	1f 4f       	sbci	r17, 0xFF	; 255
    d33e:	f3 2d       	mov	r31, r3
    d340:	ff 76       	andi	r31, 0x6F	; 111
    d342:	3f 2e       	mov	r3, r31
    d344:	97 ff       	sbrs	r25, 7
    d346:	09 c0       	rjmp	.+18     	; 0xd35a <vfprintf+0x22a>
    d348:	90 95       	com	r25
    d34a:	80 95       	com	r24
    d34c:	70 95       	com	r23
    d34e:	61 95       	neg	r22
    d350:	7f 4f       	sbci	r23, 0xFF	; 255
    d352:	8f 4f       	sbci	r24, 0xFF	; 255
    d354:	9f 4f       	sbci	r25, 0xFF	; 255
    d356:	f0 68       	ori	r31, 0x80	; 128
    d358:	3f 2e       	mov	r3, r31
    d35a:	2a e0       	ldi	r18, 0x0A	; 10
    d35c:	30 e0       	ldi	r19, 0x00	; 0
    d35e:	a3 01       	movw	r20, r6
    d360:	9f d5       	rcall	.+2878   	; 0xdea0 <__ultoa_invert>
    d362:	88 2e       	mov	r8, r24
    d364:	86 18       	sub	r8, r6
    d366:	44 c0       	rjmp	.+136    	; 0xd3f0 <vfprintf+0x2c0>
    d368:	85 37       	cpi	r24, 0x75	; 117
    d36a:	31 f4       	brne	.+12     	; 0xd378 <vfprintf+0x248>
    d36c:	23 2d       	mov	r18, r3
    d36e:	2f 7e       	andi	r18, 0xEF	; 239
    d370:	b2 2e       	mov	r11, r18
    d372:	2a e0       	ldi	r18, 0x0A	; 10
    d374:	30 e0       	ldi	r19, 0x00	; 0
    d376:	25 c0       	rjmp	.+74     	; 0xd3c2 <vfprintf+0x292>
    d378:	93 2d       	mov	r25, r3
    d37a:	99 7f       	andi	r25, 0xF9	; 249
    d37c:	b9 2e       	mov	r11, r25
    d37e:	8f 36       	cpi	r24, 0x6F	; 111
    d380:	c1 f0       	breq	.+48     	; 0xd3b2 <vfprintf+0x282>
    d382:	18 f4       	brcc	.+6      	; 0xd38a <vfprintf+0x25a>
    d384:	88 35       	cpi	r24, 0x58	; 88
    d386:	79 f0       	breq	.+30     	; 0xd3a6 <vfprintf+0x276>
    d388:	ae c0       	rjmp	.+348    	; 0xd4e6 <vfprintf+0x3b6>
    d38a:	80 37       	cpi	r24, 0x70	; 112
    d38c:	19 f0       	breq	.+6      	; 0xd394 <vfprintf+0x264>
    d38e:	88 37       	cpi	r24, 0x78	; 120
    d390:	21 f0       	breq	.+8      	; 0xd39a <vfprintf+0x26a>
    d392:	a9 c0       	rjmp	.+338    	; 0xd4e6 <vfprintf+0x3b6>
    d394:	e9 2f       	mov	r30, r25
    d396:	e0 61       	ori	r30, 0x10	; 16
    d398:	be 2e       	mov	r11, r30
    d39a:	b4 fe       	sbrs	r11, 4
    d39c:	0d c0       	rjmp	.+26     	; 0xd3b8 <vfprintf+0x288>
    d39e:	fb 2d       	mov	r31, r11
    d3a0:	f4 60       	ori	r31, 0x04	; 4
    d3a2:	bf 2e       	mov	r11, r31
    d3a4:	09 c0       	rjmp	.+18     	; 0xd3b8 <vfprintf+0x288>
    d3a6:	34 fe       	sbrs	r3, 4
    d3a8:	0a c0       	rjmp	.+20     	; 0xd3be <vfprintf+0x28e>
    d3aa:	29 2f       	mov	r18, r25
    d3ac:	26 60       	ori	r18, 0x06	; 6
    d3ae:	b2 2e       	mov	r11, r18
    d3b0:	06 c0       	rjmp	.+12     	; 0xd3be <vfprintf+0x28e>
    d3b2:	28 e0       	ldi	r18, 0x08	; 8
    d3b4:	30 e0       	ldi	r19, 0x00	; 0
    d3b6:	05 c0       	rjmp	.+10     	; 0xd3c2 <vfprintf+0x292>
    d3b8:	20 e1       	ldi	r18, 0x10	; 16
    d3ba:	30 e0       	ldi	r19, 0x00	; 0
    d3bc:	02 c0       	rjmp	.+4      	; 0xd3c2 <vfprintf+0x292>
    d3be:	20 e1       	ldi	r18, 0x10	; 16
    d3c0:	32 e0       	ldi	r19, 0x02	; 2
    d3c2:	f8 01       	movw	r30, r16
    d3c4:	b7 fe       	sbrs	r11, 7
    d3c6:	07 c0       	rjmp	.+14     	; 0xd3d6 <vfprintf+0x2a6>
    d3c8:	60 81       	ld	r22, Z
    d3ca:	71 81       	ldd	r23, Z+1	; 0x01
    d3cc:	82 81       	ldd	r24, Z+2	; 0x02
    d3ce:	93 81       	ldd	r25, Z+3	; 0x03
    d3d0:	0c 5f       	subi	r16, 0xFC	; 252
    d3d2:	1f 4f       	sbci	r17, 0xFF	; 255
    d3d4:	06 c0       	rjmp	.+12     	; 0xd3e2 <vfprintf+0x2b2>
    d3d6:	60 81       	ld	r22, Z
    d3d8:	71 81       	ldd	r23, Z+1	; 0x01
    d3da:	80 e0       	ldi	r24, 0x00	; 0
    d3dc:	90 e0       	ldi	r25, 0x00	; 0
    d3de:	0e 5f       	subi	r16, 0xFE	; 254
    d3e0:	1f 4f       	sbci	r17, 0xFF	; 255
    d3e2:	a3 01       	movw	r20, r6
    d3e4:	5d d5       	rcall	.+2746   	; 0xdea0 <__ultoa_invert>
    d3e6:	88 2e       	mov	r8, r24
    d3e8:	86 18       	sub	r8, r6
    d3ea:	fb 2d       	mov	r31, r11
    d3ec:	ff 77       	andi	r31, 0x7F	; 127
    d3ee:	3f 2e       	mov	r3, r31
    d3f0:	36 fe       	sbrs	r3, 6
    d3f2:	0d c0       	rjmp	.+26     	; 0xd40e <vfprintf+0x2de>
    d3f4:	23 2d       	mov	r18, r3
    d3f6:	2e 7f       	andi	r18, 0xFE	; 254
    d3f8:	a2 2e       	mov	r10, r18
    d3fa:	89 14       	cp	r8, r9
    d3fc:	58 f4       	brcc	.+22     	; 0xd414 <vfprintf+0x2e4>
    d3fe:	34 fe       	sbrs	r3, 4
    d400:	0b c0       	rjmp	.+22     	; 0xd418 <vfprintf+0x2e8>
    d402:	32 fc       	sbrc	r3, 2
    d404:	09 c0       	rjmp	.+18     	; 0xd418 <vfprintf+0x2e8>
    d406:	83 2d       	mov	r24, r3
    d408:	8e 7e       	andi	r24, 0xEE	; 238
    d40a:	a8 2e       	mov	r10, r24
    d40c:	05 c0       	rjmp	.+10     	; 0xd418 <vfprintf+0x2e8>
    d40e:	b8 2c       	mov	r11, r8
    d410:	a3 2c       	mov	r10, r3
    d412:	03 c0       	rjmp	.+6      	; 0xd41a <vfprintf+0x2ea>
    d414:	b8 2c       	mov	r11, r8
    d416:	01 c0       	rjmp	.+2      	; 0xd41a <vfprintf+0x2ea>
    d418:	b9 2c       	mov	r11, r9
    d41a:	a4 fe       	sbrs	r10, 4
    d41c:	0f c0       	rjmp	.+30     	; 0xd43c <vfprintf+0x30c>
    d41e:	fe 01       	movw	r30, r28
    d420:	e8 0d       	add	r30, r8
    d422:	f1 1d       	adc	r31, r1
    d424:	80 81       	ld	r24, Z
    d426:	80 33       	cpi	r24, 0x30	; 48
    d428:	21 f4       	brne	.+8      	; 0xd432 <vfprintf+0x302>
    d42a:	9a 2d       	mov	r25, r10
    d42c:	99 7e       	andi	r25, 0xE9	; 233
    d42e:	a9 2e       	mov	r10, r25
    d430:	09 c0       	rjmp	.+18     	; 0xd444 <vfprintf+0x314>
    d432:	a2 fe       	sbrs	r10, 2
    d434:	06 c0       	rjmp	.+12     	; 0xd442 <vfprintf+0x312>
    d436:	b3 94       	inc	r11
    d438:	b3 94       	inc	r11
    d43a:	04 c0       	rjmp	.+8      	; 0xd444 <vfprintf+0x314>
    d43c:	8a 2d       	mov	r24, r10
    d43e:	86 78       	andi	r24, 0x86	; 134
    d440:	09 f0       	breq	.+2      	; 0xd444 <vfprintf+0x314>
    d442:	b3 94       	inc	r11
    d444:	a3 fc       	sbrc	r10, 3
    d446:	10 c0       	rjmp	.+32     	; 0xd468 <vfprintf+0x338>
    d448:	a0 fe       	sbrs	r10, 0
    d44a:	06 c0       	rjmp	.+12     	; 0xd458 <vfprintf+0x328>
    d44c:	b2 14       	cp	r11, r2
    d44e:	80 f4       	brcc	.+32     	; 0xd470 <vfprintf+0x340>
    d450:	28 0c       	add	r2, r8
    d452:	92 2c       	mov	r9, r2
    d454:	9b 18       	sub	r9, r11
    d456:	0d c0       	rjmp	.+26     	; 0xd472 <vfprintf+0x342>
    d458:	b2 14       	cp	r11, r2
    d45a:	58 f4       	brcc	.+22     	; 0xd472 <vfprintf+0x342>
    d45c:	b6 01       	movw	r22, r12
    d45e:	80 e2       	ldi	r24, 0x20	; 32
    d460:	90 e0       	ldi	r25, 0x00	; 0
    d462:	c9 d4       	rcall	.+2450   	; 0xddf6 <fputc>
    d464:	b3 94       	inc	r11
    d466:	f8 cf       	rjmp	.-16     	; 0xd458 <vfprintf+0x328>
    d468:	b2 14       	cp	r11, r2
    d46a:	18 f4       	brcc	.+6      	; 0xd472 <vfprintf+0x342>
    d46c:	2b 18       	sub	r2, r11
    d46e:	02 c0       	rjmp	.+4      	; 0xd474 <vfprintf+0x344>
    d470:	98 2c       	mov	r9, r8
    d472:	21 2c       	mov	r2, r1
    d474:	a4 fe       	sbrs	r10, 4
    d476:	0f c0       	rjmp	.+30     	; 0xd496 <vfprintf+0x366>
    d478:	b6 01       	movw	r22, r12
    d47a:	80 e3       	ldi	r24, 0x30	; 48
    d47c:	90 e0       	ldi	r25, 0x00	; 0
    d47e:	bb d4       	rcall	.+2422   	; 0xddf6 <fputc>
    d480:	a2 fe       	sbrs	r10, 2
    d482:	16 c0       	rjmp	.+44     	; 0xd4b0 <vfprintf+0x380>
    d484:	a1 fc       	sbrc	r10, 1
    d486:	03 c0       	rjmp	.+6      	; 0xd48e <vfprintf+0x35e>
    d488:	88 e7       	ldi	r24, 0x78	; 120
    d48a:	90 e0       	ldi	r25, 0x00	; 0
    d48c:	02 c0       	rjmp	.+4      	; 0xd492 <vfprintf+0x362>
    d48e:	88 e5       	ldi	r24, 0x58	; 88
    d490:	90 e0       	ldi	r25, 0x00	; 0
    d492:	b6 01       	movw	r22, r12
    d494:	0c c0       	rjmp	.+24     	; 0xd4ae <vfprintf+0x37e>
    d496:	8a 2d       	mov	r24, r10
    d498:	86 78       	andi	r24, 0x86	; 134
    d49a:	51 f0       	breq	.+20     	; 0xd4b0 <vfprintf+0x380>
    d49c:	a1 fe       	sbrs	r10, 1
    d49e:	02 c0       	rjmp	.+4      	; 0xd4a4 <vfprintf+0x374>
    d4a0:	8b e2       	ldi	r24, 0x2B	; 43
    d4a2:	01 c0       	rjmp	.+2      	; 0xd4a6 <vfprintf+0x376>
    d4a4:	80 e2       	ldi	r24, 0x20	; 32
    d4a6:	a7 fc       	sbrc	r10, 7
    d4a8:	8d e2       	ldi	r24, 0x2D	; 45
    d4aa:	b6 01       	movw	r22, r12
    d4ac:	90 e0       	ldi	r25, 0x00	; 0
    d4ae:	a3 d4       	rcall	.+2374   	; 0xddf6 <fputc>
    d4b0:	89 14       	cp	r8, r9
    d4b2:	30 f4       	brcc	.+12     	; 0xd4c0 <vfprintf+0x390>
    d4b4:	b6 01       	movw	r22, r12
    d4b6:	80 e3       	ldi	r24, 0x30	; 48
    d4b8:	90 e0       	ldi	r25, 0x00	; 0
    d4ba:	9d d4       	rcall	.+2362   	; 0xddf6 <fputc>
    d4bc:	9a 94       	dec	r9
    d4be:	f8 cf       	rjmp	.-16     	; 0xd4b0 <vfprintf+0x380>
    d4c0:	8a 94       	dec	r8
    d4c2:	f3 01       	movw	r30, r6
    d4c4:	e8 0d       	add	r30, r8
    d4c6:	f1 1d       	adc	r31, r1
    d4c8:	80 81       	ld	r24, Z
    d4ca:	b6 01       	movw	r22, r12
    d4cc:	90 e0       	ldi	r25, 0x00	; 0
    d4ce:	93 d4       	rcall	.+2342   	; 0xddf6 <fputc>
    d4d0:	81 10       	cpse	r8, r1
    d4d2:	f6 cf       	rjmp	.-20     	; 0xd4c0 <vfprintf+0x390>
    d4d4:	22 20       	and	r2, r2
    d4d6:	09 f4       	brne	.+2      	; 0xd4da <vfprintf+0x3aa>
    d4d8:	4e ce       	rjmp	.-868    	; 0xd176 <vfprintf+0x46>
    d4da:	b6 01       	movw	r22, r12
    d4dc:	80 e2       	ldi	r24, 0x20	; 32
    d4de:	90 e0       	ldi	r25, 0x00	; 0
    d4e0:	8a d4       	rcall	.+2324   	; 0xddf6 <fputc>
    d4e2:	2a 94       	dec	r2
    d4e4:	f7 cf       	rjmp	.-18     	; 0xd4d4 <vfprintf+0x3a4>
    d4e6:	f6 01       	movw	r30, r12
    d4e8:	86 81       	ldd	r24, Z+6	; 0x06
    d4ea:	97 81       	ldd	r25, Z+7	; 0x07
    d4ec:	02 c0       	rjmp	.+4      	; 0xd4f2 <vfprintf+0x3c2>
    d4ee:	8f ef       	ldi	r24, 0xFF	; 255
    d4f0:	9f ef       	ldi	r25, 0xFF	; 255
    d4f2:	2b 96       	adiw	r28, 0x0b	; 11
    d4f4:	cd bf       	out	0x3d, r28	; 61
    d4f6:	de bf       	out	0x3e, r29	; 62
    d4f8:	df 91       	pop	r29
    d4fa:	cf 91       	pop	r28
    d4fc:	1f 91       	pop	r17
    d4fe:	0f 91       	pop	r16
    d500:	ff 90       	pop	r15
    d502:	ef 90       	pop	r14
    d504:	df 90       	pop	r13
    d506:	cf 90       	pop	r12
    d508:	bf 90       	pop	r11
    d50a:	af 90       	pop	r10
    d50c:	9f 90       	pop	r9
    d50e:	8f 90       	pop	r8
    d510:	7f 90       	pop	r7
    d512:	6f 90       	pop	r6
    d514:	5f 90       	pop	r5
    d516:	4f 90       	pop	r4
    d518:	3f 90       	pop	r3
    d51a:	2f 90       	pop	r2
    d51c:	08 95       	ret

0000d51e <putval>:
    d51e:	20 fd       	sbrc	r18, 0
    d520:	09 c0       	rjmp	.+18     	; 0xd534 <putval+0x16>
    d522:	fc 01       	movw	r30, r24
    d524:	23 fd       	sbrc	r18, 3
    d526:	05 c0       	rjmp	.+10     	; 0xd532 <putval+0x14>
    d528:	22 ff       	sbrs	r18, 2
    d52a:	02 c0       	rjmp	.+4      	; 0xd530 <putval+0x12>
    d52c:	73 83       	std	Z+3, r23	; 0x03
    d52e:	62 83       	std	Z+2, r22	; 0x02
    d530:	51 83       	std	Z+1, r21	; 0x01
    d532:	40 83       	st	Z, r20
    d534:	08 95       	ret

0000d536 <mulacc>:
    d536:	44 fd       	sbrc	r20, 4
    d538:	17 c0       	rjmp	.+46     	; 0xd568 <mulacc+0x32>
    d53a:	46 fd       	sbrc	r20, 6
    d53c:	17 c0       	rjmp	.+46     	; 0xd56c <mulacc+0x36>
    d53e:	ab 01       	movw	r20, r22
    d540:	bc 01       	movw	r22, r24
    d542:	da 01       	movw	r26, r20
    d544:	fb 01       	movw	r30, r22
    d546:	aa 0f       	add	r26, r26
    d548:	bb 1f       	adc	r27, r27
    d54a:	ee 1f       	adc	r30, r30
    d54c:	ff 1f       	adc	r31, r31
    d54e:	10 94       	com	r1
    d550:	d1 f7       	brne	.-12     	; 0xd546 <mulacc+0x10>
    d552:	4a 0f       	add	r20, r26
    d554:	5b 1f       	adc	r21, r27
    d556:	6e 1f       	adc	r22, r30
    d558:	7f 1f       	adc	r23, r31
    d55a:	cb 01       	movw	r24, r22
    d55c:	ba 01       	movw	r22, r20
    d55e:	66 0f       	add	r22, r22
    d560:	77 1f       	adc	r23, r23
    d562:	88 1f       	adc	r24, r24
    d564:	99 1f       	adc	r25, r25
    d566:	09 c0       	rjmp	.+18     	; 0xd57a <mulacc+0x44>
    d568:	33 e0       	ldi	r19, 0x03	; 3
    d56a:	01 c0       	rjmp	.+2      	; 0xd56e <mulacc+0x38>
    d56c:	34 e0       	ldi	r19, 0x04	; 4
    d56e:	66 0f       	add	r22, r22
    d570:	77 1f       	adc	r23, r23
    d572:	88 1f       	adc	r24, r24
    d574:	99 1f       	adc	r25, r25
    d576:	31 50       	subi	r19, 0x01	; 1
    d578:	d1 f7       	brne	.-12     	; 0xd56e <mulacc+0x38>
    d57a:	62 0f       	add	r22, r18
    d57c:	71 1d       	adc	r23, r1
    d57e:	81 1d       	adc	r24, r1
    d580:	91 1d       	adc	r25, r1
    d582:	08 95       	ret

0000d584 <skip_spaces>:
    d584:	0f 93       	push	r16
    d586:	1f 93       	push	r17
    d588:	cf 93       	push	r28
    d58a:	df 93       	push	r29
    d58c:	8c 01       	movw	r16, r24
    d58e:	c8 01       	movw	r24, r16
    d590:	f4 d3       	rcall	.+2024   	; 0xdd7a <fgetc>
    d592:	ec 01       	movw	r28, r24
    d594:	97 fd       	sbrc	r25, 7
    d596:	06 c0       	rjmp	.+12     	; 0xd5a4 <skip_spaces+0x20>
    d598:	c0 d3       	rcall	.+1920   	; 0xdd1a <isspace>
    d59a:	89 2b       	or	r24, r25
    d59c:	c1 f7       	brne	.-16     	; 0xd58e <skip_spaces+0xa>
    d59e:	b8 01       	movw	r22, r16
    d5a0:	ce 01       	movw	r24, r28
    d5a2:	65 d4       	rcall	.+2250   	; 0xde6e <ungetc>
    d5a4:	ce 01       	movw	r24, r28
    d5a6:	df 91       	pop	r29
    d5a8:	cf 91       	pop	r28
    d5aa:	1f 91       	pop	r17
    d5ac:	0f 91       	pop	r16
    d5ae:	08 95       	ret

0000d5b0 <conv_int>:
    d5b0:	8f 92       	push	r8
    d5b2:	9f 92       	push	r9
    d5b4:	af 92       	push	r10
    d5b6:	bf 92       	push	r11
    d5b8:	ef 92       	push	r14
    d5ba:	ff 92       	push	r15
    d5bc:	0f 93       	push	r16
    d5be:	1f 93       	push	r17
    d5c0:	cf 93       	push	r28
    d5c2:	df 93       	push	r29
    d5c4:	8c 01       	movw	r16, r24
    d5c6:	d6 2f       	mov	r29, r22
    d5c8:	7a 01       	movw	r14, r20
    d5ca:	b2 2e       	mov	r11, r18
    d5cc:	d6 d3       	rcall	.+1964   	; 0xdd7a <fgetc>
    d5ce:	9c 01       	movw	r18, r24
    d5d0:	33 27       	eor	r19, r19
    d5d2:	2b 32       	cpi	r18, 0x2B	; 43
    d5d4:	31 05       	cpc	r19, r1
    d5d6:	31 f0       	breq	.+12     	; 0xd5e4 <conv_int+0x34>
    d5d8:	2d 32       	cpi	r18, 0x2D	; 45
    d5da:	31 05       	cpc	r19, r1
    d5dc:	59 f4       	brne	.+22     	; 0xd5f4 <conv_int+0x44>
    d5de:	8b 2d       	mov	r24, r11
    d5e0:	80 68       	ori	r24, 0x80	; 128
    d5e2:	b8 2e       	mov	r11, r24
    d5e4:	d1 50       	subi	r29, 0x01	; 1
    d5e6:	11 f4       	brne	.+4      	; 0xd5ec <conv_int+0x3c>
    d5e8:	80 e0       	ldi	r24, 0x00	; 0
    d5ea:	61 c0       	rjmp	.+194    	; 0xd6ae <conv_int+0xfe>
    d5ec:	c8 01       	movw	r24, r16
    d5ee:	c5 d3       	rcall	.+1930   	; 0xdd7a <fgetc>
    d5f0:	97 fd       	sbrc	r25, 7
    d5f2:	fa cf       	rjmp	.-12     	; 0xd5e8 <conv_int+0x38>
    d5f4:	cb 2d       	mov	r28, r11
    d5f6:	cd 7f       	andi	r28, 0xFD	; 253
    d5f8:	2b 2d       	mov	r18, r11
    d5fa:	20 73       	andi	r18, 0x30	; 48
    d5fc:	f9 f4       	brne	.+62     	; 0xd63c <conv_int+0x8c>
    d5fe:	80 33       	cpi	r24, 0x30	; 48
    d600:	e9 f4       	brne	.+58     	; 0xd63c <conv_int+0x8c>
    d602:	aa 24       	eor	r10, r10
    d604:	aa 94       	dec	r10
    d606:	ad 0e       	add	r10, r29
    d608:	09 f4       	brne	.+2      	; 0xd60c <conv_int+0x5c>
    d60a:	3e c0       	rjmp	.+124    	; 0xd688 <conv_int+0xd8>
    d60c:	c8 01       	movw	r24, r16
    d60e:	b5 d3       	rcall	.+1898   	; 0xdd7a <fgetc>
    d610:	97 fd       	sbrc	r25, 7
    d612:	3a c0       	rjmp	.+116    	; 0xd688 <conv_int+0xd8>
    d614:	9c 01       	movw	r18, r24
    d616:	2f 7d       	andi	r18, 0xDF	; 223
    d618:	33 27       	eor	r19, r19
    d61a:	28 35       	cpi	r18, 0x58	; 88
    d61c:	31 05       	cpc	r19, r1
    d61e:	41 f4       	brne	.+16     	; 0xd630 <conv_int+0x80>
    d620:	c2 64       	ori	r28, 0x42	; 66
    d622:	d2 50       	subi	r29, 0x02	; 2
    d624:	89 f1       	breq	.+98     	; 0xd688 <conv_int+0xd8>
    d626:	c8 01       	movw	r24, r16
    d628:	a8 d3       	rcall	.+1872   	; 0xdd7a <fgetc>
    d62a:	97 ff       	sbrs	r25, 7
    d62c:	07 c0       	rjmp	.+14     	; 0xd63c <conv_int+0x8c>
    d62e:	2c c0       	rjmp	.+88     	; 0xd688 <conv_int+0xd8>
    d630:	b6 fe       	sbrs	r11, 6
    d632:	02 c0       	rjmp	.+4      	; 0xd638 <conv_int+0x88>
    d634:	c2 60       	ori	r28, 0x02	; 2
    d636:	01 c0       	rjmp	.+2      	; 0xd63a <conv_int+0x8a>
    d638:	c2 61       	ori	r28, 0x12	; 18
    d63a:	da 2d       	mov	r29, r10
    d63c:	81 2c       	mov	r8, r1
    d63e:	91 2c       	mov	r9, r1
    d640:	54 01       	movw	r10, r8
    d642:	20 ed       	ldi	r18, 0xD0	; 208
    d644:	28 0f       	add	r18, r24
    d646:	28 30       	cpi	r18, 0x08	; 8
    d648:	78 f0       	brcs	.+30     	; 0xd668 <conv_int+0xb8>
    d64a:	c4 ff       	sbrs	r28, 4
    d64c:	03 c0       	rjmp	.+6      	; 0xd654 <conv_int+0xa4>
    d64e:	b8 01       	movw	r22, r16
    d650:	0e d4       	rcall	.+2076   	; 0xde6e <ungetc>
    d652:	17 c0       	rjmp	.+46     	; 0xd682 <conv_int+0xd2>
    d654:	2a 30       	cpi	r18, 0x0A	; 10
    d656:	40 f0       	brcs	.+16     	; 0xd668 <conv_int+0xb8>
    d658:	c6 ff       	sbrs	r28, 6
    d65a:	f9 cf       	rjmp	.-14     	; 0xd64e <conv_int+0x9e>
    d65c:	2f 7d       	andi	r18, 0xDF	; 223
    d65e:	3f ee       	ldi	r19, 0xEF	; 239
    d660:	32 0f       	add	r19, r18
    d662:	36 30       	cpi	r19, 0x06	; 6
    d664:	a0 f7       	brcc	.-24     	; 0xd64e <conv_int+0x9e>
    d666:	27 50       	subi	r18, 0x07	; 7
    d668:	4c 2f       	mov	r20, r28
    d66a:	c5 01       	movw	r24, r10
    d66c:	b4 01       	movw	r22, r8
    d66e:	63 df       	rcall	.-314    	; 0xd536 <mulacc>
    d670:	4b 01       	movw	r8, r22
    d672:	5c 01       	movw	r10, r24
    d674:	c2 60       	ori	r28, 0x02	; 2
    d676:	d1 50       	subi	r29, 0x01	; 1
    d678:	51 f0       	breq	.+20     	; 0xd68e <conv_int+0xde>
    d67a:	c8 01       	movw	r24, r16
    d67c:	7e d3       	rcall	.+1788   	; 0xdd7a <fgetc>
    d67e:	97 ff       	sbrs	r25, 7
    d680:	e0 cf       	rjmp	.-64     	; 0xd642 <conv_int+0x92>
    d682:	c1 fd       	sbrc	r28, 1
    d684:	04 c0       	rjmp	.+8      	; 0xd68e <conv_int+0xde>
    d686:	b0 cf       	rjmp	.-160    	; 0xd5e8 <conv_int+0x38>
    d688:	81 2c       	mov	r8, r1
    d68a:	91 2c       	mov	r9, r1
    d68c:	54 01       	movw	r10, r8
    d68e:	c7 ff       	sbrs	r28, 7
    d690:	08 c0       	rjmp	.+16     	; 0xd6a2 <conv_int+0xf2>
    d692:	b0 94       	com	r11
    d694:	a0 94       	com	r10
    d696:	90 94       	com	r9
    d698:	80 94       	com	r8
    d69a:	81 1c       	adc	r8, r1
    d69c:	91 1c       	adc	r9, r1
    d69e:	a1 1c       	adc	r10, r1
    d6a0:	b1 1c       	adc	r11, r1
    d6a2:	2c 2f       	mov	r18, r28
    d6a4:	b5 01       	movw	r22, r10
    d6a6:	a4 01       	movw	r20, r8
    d6a8:	c7 01       	movw	r24, r14
    d6aa:	39 df       	rcall	.-398    	; 0xd51e <putval>
    d6ac:	81 e0       	ldi	r24, 0x01	; 1
    d6ae:	df 91       	pop	r29
    d6b0:	cf 91       	pop	r28
    d6b2:	1f 91       	pop	r17
    d6b4:	0f 91       	pop	r16
    d6b6:	ff 90       	pop	r15
    d6b8:	ef 90       	pop	r14
    d6ba:	bf 90       	pop	r11
    d6bc:	af 90       	pop	r10
    d6be:	9f 90       	pop	r9
    d6c0:	8f 90       	pop	r8
    d6c2:	08 95       	ret

0000d6c4 <conv_brk>:
    d6c4:	5f 92       	push	r5
    d6c6:	6f 92       	push	r6
    d6c8:	7f 92       	push	r7
    d6ca:	8f 92       	push	r8
    d6cc:	9f 92       	push	r9
    d6ce:	af 92       	push	r10
    d6d0:	bf 92       	push	r11
    d6d2:	cf 92       	push	r12
    d6d4:	df 92       	push	r13
    d6d6:	ef 92       	push	r14
    d6d8:	ff 92       	push	r15
    d6da:	0f 93       	push	r16
    d6dc:	1f 93       	push	r17
    d6de:	cf 93       	push	r28
    d6e0:	df 93       	push	r29
    d6e2:	cd b7       	in	r28, 0x3d	; 61
    d6e4:	de b7       	in	r29, 0x3e	; 62
    d6e6:	a0 97       	sbiw	r28, 0x20	; 32
    d6e8:	cd bf       	out	0x3d, r28	; 61
    d6ea:	de bf       	out	0x3e, r29	; 62
    d6ec:	5c 01       	movw	r10, r24
    d6ee:	96 2e       	mov	r9, r22
    d6f0:	7a 01       	movw	r14, r20
    d6f2:	f9 01       	movw	r30, r18
    d6f4:	8e 01       	movw	r16, r28
    d6f6:	0f 5f       	subi	r16, 0xFF	; 255
    d6f8:	1f 4f       	sbci	r17, 0xFF	; 255
    d6fa:	68 01       	movw	r12, r16
    d6fc:	80 e2       	ldi	r24, 0x20	; 32
    d6fe:	d8 01       	movw	r26, r16
    d700:	1d 92       	st	X+, r1
    d702:	8a 95       	dec	r24
    d704:	e9 f7       	brne	.-6      	; 0xd700 <conv_brk+0x3c>
    d706:	d5 01       	movw	r26, r10
    d708:	13 96       	adiw	r26, 0x03	; 3
    d70a:	8c 90       	ld	r8, X
    d70c:	80 e0       	ldi	r24, 0x00	; 0
    d70e:	90 e0       	ldi	r25, 0x00	; 0
    d710:	61 2c       	mov	r6, r1
    d712:	71 2c       	mov	r7, r1
    d714:	30 e0       	ldi	r19, 0x00	; 0
    d716:	61 e0       	ldi	r22, 0x01	; 1
    d718:	70 e0       	ldi	r23, 0x00	; 0
    d71a:	83 fc       	sbrc	r8, 3
    d71c:	25 91       	lpm	r18, Z+
    d71e:	83 fe       	sbrs	r8, 3
    d720:	21 91       	ld	r18, Z+
    d722:	8f 01       	movw	r16, r30
    d724:	52 2e       	mov	r5, r18
    d726:	21 11       	cpse	r18, r1
    d728:	03 c0       	rjmp	.+6      	; 0xd730 <conv_brk+0x6c>
    d72a:	80 e0       	ldi	r24, 0x00	; 0
    d72c:	90 e0       	ldi	r25, 0x00	; 0
    d72e:	90 c0       	rjmp	.+288    	; 0xd850 <conv_brk+0x18c>
    d730:	2e 35       	cpi	r18, 0x5E	; 94
    d732:	11 f4       	brne	.+4      	; 0xd738 <conv_brk+0x74>
    d734:	00 97       	sbiw	r24, 0x00	; 0
    d736:	51 f1       	breq	.+84     	; 0xd78c <conv_brk+0xc8>
    d738:	43 2f       	mov	r20, r19
    d73a:	50 e0       	ldi	r21, 0x00	; 0
    d73c:	48 17       	cp	r20, r24
    d73e:	59 07       	cpc	r21, r25
    d740:	3c f4       	brge	.+14     	; 0xd750 <conv_brk+0x8c>
    d742:	2d 35       	cpi	r18, 0x5D	; 93
    d744:	59 f1       	breq	.+86     	; 0xd79c <conv_brk+0xd8>
    d746:	2d 32       	cpi	r18, 0x2D	; 45
    d748:	19 f4       	brne	.+6      	; 0xd750 <conv_brk+0x8c>
    d74a:	77 20       	and	r7, r7
    d74c:	09 f1       	breq	.+66     	; 0xd790 <conv_brk+0xcc>
    d74e:	03 c0       	rjmp	.+6      	; 0xd756 <conv_brk+0x92>
    d750:	77 20       	and	r7, r7
    d752:	09 f4       	brne	.+2      	; 0xd756 <conv_brk+0x92>
    d754:	68 c0       	rjmp	.+208    	; 0xd826 <conv_brk+0x162>
    d756:	45 2d       	mov	r20, r5
    d758:	46 95       	lsr	r20
    d75a:	46 95       	lsr	r20
    d75c:	46 95       	lsr	r20
    d75e:	d6 01       	movw	r26, r12
    d760:	a4 0f       	add	r26, r20
    d762:	b1 1d       	adc	r27, r1
    d764:	45 2d       	mov	r20, r5
    d766:	47 70       	andi	r20, 0x07	; 7
    d768:	8b 01       	movw	r16, r22
    d76a:	02 c0       	rjmp	.+4      	; 0xd770 <conv_brk+0xac>
    d76c:	00 0f       	add	r16, r16
    d76e:	11 1f       	adc	r17, r17
    d770:	4a 95       	dec	r20
    d772:	e2 f7       	brpl	.-8      	; 0xd76c <conv_brk+0xa8>
    d774:	a8 01       	movw	r20, r16
    d776:	5c 91       	ld	r21, X
    d778:	45 2b       	or	r20, r21
    d77a:	4c 93       	st	X, r20
    d77c:	65 14       	cp	r6, r5
    d77e:	59 f0       	breq	.+22     	; 0xd796 <conv_brk+0xd2>
    d780:	56 14       	cp	r5, r6
    d782:	10 f4       	brcc	.+4      	; 0xd788 <conv_brk+0xc4>
    d784:	53 94       	inc	r5
    d786:	e7 cf       	rjmp	.-50     	; 0xd756 <conv_brk+0x92>
    d788:	5a 94       	dec	r5
    d78a:	e5 cf       	rjmp	.-54     	; 0xd756 <conv_brk+0x92>
    d78c:	31 e0       	ldi	r19, 0x01	; 1
    d78e:	04 c0       	rjmp	.+8      	; 0xd798 <conv_brk+0xd4>
    d790:	77 24       	eor	r7, r7
    d792:	73 94       	inc	r7
    d794:	01 c0       	rjmp	.+2      	; 0xd798 <conv_brk+0xd4>
    d796:	71 2c       	mov	r7, r1
    d798:	01 96       	adiw	r24, 0x01	; 1
    d79a:	bf cf       	rjmp	.-130    	; 0xd71a <conv_brk+0x56>
    d79c:	77 20       	and	r7, r7
    d79e:	19 f0       	breq	.+6      	; 0xd7a6 <conv_brk+0xe2>
    d7a0:	8e 81       	ldd	r24, Y+6	; 0x06
    d7a2:	80 62       	ori	r24, 0x20	; 32
    d7a4:	8e 83       	std	Y+6, r24	; 0x06
    d7a6:	31 11       	cpse	r19, r1
    d7a8:	03 c0       	rjmp	.+6      	; 0xd7b0 <conv_brk+0xec>
    d7aa:	88 24       	eor	r8, r8
    d7ac:	83 94       	inc	r8
    d7ae:	17 c0       	rjmp	.+46     	; 0xd7de <conv_brk+0x11a>
    d7b0:	f6 01       	movw	r30, r12
    d7b2:	9e 01       	movw	r18, r28
    d7b4:	2f 5d       	subi	r18, 0xDF	; 223
    d7b6:	3f 4f       	sbci	r19, 0xFF	; 255
    d7b8:	80 81       	ld	r24, Z
    d7ba:	80 95       	com	r24
    d7bc:	81 93       	st	Z+, r24
    d7be:	2e 17       	cp	r18, r30
    d7c0:	3f 07       	cpc	r19, r31
    d7c2:	d1 f7       	brne	.-12     	; 0xd7b8 <conv_brk+0xf4>
    d7c4:	f2 cf       	rjmp	.-28     	; 0xd7aa <conv_brk+0xe6>
    d7c6:	e1 14       	cp	r14, r1
    d7c8:	f1 04       	cpc	r15, r1
    d7ca:	29 f0       	breq	.+10     	; 0xd7d6 <conv_brk+0x112>
    d7cc:	d7 01       	movw	r26, r14
    d7ce:	8c 93       	st	X, r24
    d7d0:	f7 01       	movw	r30, r14
    d7d2:	31 96       	adiw	r30, 0x01	; 1
    d7d4:	7f 01       	movw	r14, r30
    d7d6:	9a 94       	dec	r9
    d7d8:	81 2c       	mov	r8, r1
    d7da:	99 20       	and	r9, r9
    d7dc:	e9 f0       	breq	.+58     	; 0xd818 <conv_brk+0x154>
    d7de:	c5 01       	movw	r24, r10
    d7e0:	cc d2       	rcall	.+1432   	; 0xdd7a <fgetc>
    d7e2:	97 fd       	sbrc	r25, 7
    d7e4:	17 c0       	rjmp	.+46     	; 0xd814 <conv_brk+0x150>
    d7e6:	fc 01       	movw	r30, r24
    d7e8:	ff 27       	eor	r31, r31
    d7ea:	23 e0       	ldi	r18, 0x03	; 3
    d7ec:	f5 95       	asr	r31
    d7ee:	e7 95       	ror	r30
    d7f0:	2a 95       	dec	r18
    d7f2:	e1 f7       	brne	.-8      	; 0xd7ec <conv_brk+0x128>
    d7f4:	ec 0d       	add	r30, r12
    d7f6:	fd 1d       	adc	r31, r13
    d7f8:	20 81       	ld	r18, Z
    d7fa:	30 e0       	ldi	r19, 0x00	; 0
    d7fc:	ac 01       	movw	r20, r24
    d7fe:	47 70       	andi	r20, 0x07	; 7
    d800:	55 27       	eor	r21, r21
    d802:	02 c0       	rjmp	.+4      	; 0xd808 <conv_brk+0x144>
    d804:	35 95       	asr	r19
    d806:	27 95       	ror	r18
    d808:	4a 95       	dec	r20
    d80a:	e2 f7       	brpl	.-8      	; 0xd804 <conv_brk+0x140>
    d80c:	20 fd       	sbrc	r18, 0
    d80e:	db cf       	rjmp	.-74     	; 0xd7c6 <conv_brk+0x102>
    d810:	b5 01       	movw	r22, r10
    d812:	2d d3       	rcall	.+1626   	; 0xde6e <ungetc>
    d814:	81 10       	cpse	r8, r1
    d816:	89 cf       	rjmp	.-238    	; 0xd72a <conv_brk+0x66>
    d818:	e1 14       	cp	r14, r1
    d81a:	f1 04       	cpc	r15, r1
    d81c:	11 f0       	breq	.+4      	; 0xd822 <conv_brk+0x15e>
    d81e:	d7 01       	movw	r26, r14
    d820:	1c 92       	st	X, r1
    d822:	c8 01       	movw	r24, r16
    d824:	15 c0       	rjmp	.+42     	; 0xd850 <conv_brk+0x18c>
    d826:	42 2f       	mov	r20, r18
    d828:	46 95       	lsr	r20
    d82a:	46 95       	lsr	r20
    d82c:	46 95       	lsr	r20
    d82e:	d6 01       	movw	r26, r12
    d830:	a4 0f       	add	r26, r20
    d832:	b1 1d       	adc	r27, r1
    d834:	42 2f       	mov	r20, r18
    d836:	47 70       	andi	r20, 0x07	; 7
    d838:	8b 01       	movw	r16, r22
    d83a:	02 c0       	rjmp	.+4      	; 0xd840 <conv_brk+0x17c>
    d83c:	00 0f       	add	r16, r16
    d83e:	11 1f       	adc	r17, r17
    d840:	4a 95       	dec	r20
    d842:	e2 f7       	brpl	.-8      	; 0xd83c <conv_brk+0x178>
    d844:	a8 01       	movw	r20, r16
    d846:	5c 91       	ld	r21, X
    d848:	45 2b       	or	r20, r21
    d84a:	4c 93       	st	X, r20
    d84c:	62 2e       	mov	r6, r18
    d84e:	a4 cf       	rjmp	.-184    	; 0xd798 <conv_brk+0xd4>
    d850:	a0 96       	adiw	r28, 0x20	; 32
    d852:	cd bf       	out	0x3d, r28	; 61
    d854:	de bf       	out	0x3e, r29	; 62
    d856:	df 91       	pop	r29
    d858:	cf 91       	pop	r28
    d85a:	1f 91       	pop	r17
    d85c:	0f 91       	pop	r16
    d85e:	ff 90       	pop	r15
    d860:	ef 90       	pop	r14
    d862:	df 90       	pop	r13
    d864:	cf 90       	pop	r12
    d866:	bf 90       	pop	r11
    d868:	af 90       	pop	r10
    d86a:	9f 90       	pop	r9
    d86c:	8f 90       	pop	r8
    d86e:	7f 90       	pop	r7
    d870:	6f 90       	pop	r6
    d872:	5f 90       	pop	r5
    d874:	08 95       	ret

0000d876 <vfscanf>:
    d876:	5f 92       	push	r5
    d878:	6f 92       	push	r6
    d87a:	7f 92       	push	r7
    d87c:	8f 92       	push	r8
    d87e:	9f 92       	push	r9
    d880:	af 92       	push	r10
    d882:	bf 92       	push	r11
    d884:	cf 92       	push	r12
    d886:	df 92       	push	r13
    d888:	ef 92       	push	r14
    d88a:	ff 92       	push	r15
    d88c:	0f 93       	push	r16
    d88e:	1f 93       	push	r17
    d890:	cf 93       	push	r28
    d892:	df 93       	push	r29
    d894:	6c 01       	movw	r12, r24
    d896:	eb 01       	movw	r28, r22
    d898:	5a 01       	movw	r10, r20
    d89a:	fc 01       	movw	r30, r24
    d89c:	16 82       	std	Z+6, r1	; 0x06
    d89e:	17 82       	std	Z+7, r1	; 0x07
    d8a0:	51 2c       	mov	r5, r1
    d8a2:	f6 01       	movw	r30, r12
    d8a4:	e3 80       	ldd	r14, Z+3	; 0x03
    d8a6:	fe 01       	movw	r30, r28
    d8a8:	e3 fc       	sbrc	r14, 3
    d8aa:	85 91       	lpm	r24, Z+
    d8ac:	e3 fe       	sbrs	r14, 3
    d8ae:	81 91       	ld	r24, Z+
    d8b0:	18 2f       	mov	r17, r24
    d8b2:	ef 01       	movw	r28, r30
    d8b4:	88 23       	and	r24, r24
    d8b6:	09 f4       	brne	.+2      	; 0xd8ba <vfscanf+0x44>
    d8b8:	e0 c0       	rjmp	.+448    	; 0xda7a <vfscanf+0x204>
    d8ba:	90 e0       	ldi	r25, 0x00	; 0
    d8bc:	2e d2       	rcall	.+1116   	; 0xdd1a <isspace>
    d8be:	89 2b       	or	r24, r25
    d8c0:	19 f0       	breq	.+6      	; 0xd8c8 <vfscanf+0x52>
    d8c2:	c6 01       	movw	r24, r12
    d8c4:	5f de       	rcall	.-834    	; 0xd584 <skip_spaces>
    d8c6:	ed cf       	rjmp	.-38     	; 0xd8a2 <vfscanf+0x2c>
    d8c8:	15 32       	cpi	r17, 0x25	; 37
    d8ca:	41 f4       	brne	.+16     	; 0xd8dc <vfscanf+0x66>
    d8cc:	fe 01       	movw	r30, r28
    d8ce:	e3 fc       	sbrc	r14, 3
    d8d0:	15 91       	lpm	r17, Z+
    d8d2:	e3 fe       	sbrs	r14, 3
    d8d4:	11 91       	ld	r17, Z+
    d8d6:	ef 01       	movw	r28, r30
    d8d8:	15 32       	cpi	r17, 0x25	; 37
    d8da:	71 f4       	brne	.+28     	; 0xd8f8 <vfscanf+0x82>
    d8dc:	c6 01       	movw	r24, r12
    d8de:	4d d2       	rcall	.+1178   	; 0xdd7a <fgetc>
    d8e0:	97 fd       	sbrc	r25, 7
    d8e2:	c9 c0       	rjmp	.+402    	; 0xda76 <vfscanf+0x200>
    d8e4:	41 2f       	mov	r20, r17
    d8e6:	50 e0       	ldi	r21, 0x00	; 0
    d8e8:	9c 01       	movw	r18, r24
    d8ea:	33 27       	eor	r19, r19
    d8ec:	24 17       	cp	r18, r20
    d8ee:	35 07       	cpc	r19, r21
    d8f0:	c1 f2       	breq	.-80     	; 0xd8a2 <vfscanf+0x2c>
    d8f2:	b6 01       	movw	r22, r12
    d8f4:	bc d2       	rcall	.+1400   	; 0xde6e <ungetc>
    d8f6:	c1 c0       	rjmp	.+386    	; 0xda7a <vfscanf+0x204>
    d8f8:	1a 32       	cpi	r17, 0x2A	; 42
    d8fa:	39 f4       	brne	.+14     	; 0xd90a <vfscanf+0x94>
    d8fc:	e3 fc       	sbrc	r14, 3
    d8fe:	15 91       	lpm	r17, Z+
    d900:	e3 fe       	sbrs	r14, 3
    d902:	11 91       	ld	r17, Z+
    d904:	ef 01       	movw	r28, r30
    d906:	01 e0       	ldi	r16, 0x01	; 1
    d908:	01 c0       	rjmp	.+2      	; 0xd90c <vfscanf+0x96>
    d90a:	00 e0       	ldi	r16, 0x00	; 0
    d90c:	f1 2c       	mov	r15, r1
    d90e:	20 ed       	ldi	r18, 0xD0	; 208
    d910:	21 0f       	add	r18, r17
    d912:	2a 30       	cpi	r18, 0x0A	; 10
    d914:	78 f4       	brcc	.+30     	; 0xd934 <vfscanf+0xbe>
    d916:	02 60       	ori	r16, 0x02	; 2
    d918:	6f 2d       	mov	r22, r15
    d91a:	70 e0       	ldi	r23, 0x00	; 0
    d91c:	80 e0       	ldi	r24, 0x00	; 0
    d91e:	90 e0       	ldi	r25, 0x00	; 0
    d920:	40 e2       	ldi	r20, 0x20	; 32
    d922:	09 de       	rcall	.-1006   	; 0xd536 <mulacc>
    d924:	f6 2e       	mov	r15, r22
    d926:	fe 01       	movw	r30, r28
    d928:	e3 fc       	sbrc	r14, 3
    d92a:	15 91       	lpm	r17, Z+
    d92c:	e3 fe       	sbrs	r14, 3
    d92e:	11 91       	ld	r17, Z+
    d930:	ef 01       	movw	r28, r30
    d932:	ed cf       	rjmp	.-38     	; 0xd90e <vfscanf+0x98>
    d934:	01 ff       	sbrs	r16, 1
    d936:	03 c0       	rjmp	.+6      	; 0xd93e <vfscanf+0xc8>
    d938:	f1 10       	cpse	r15, r1
    d93a:	03 c0       	rjmp	.+6      	; 0xd942 <vfscanf+0xcc>
    d93c:	9e c0       	rjmp	.+316    	; 0xda7a <vfscanf+0x204>
    d93e:	ff 24       	eor	r15, r15
    d940:	fa 94       	dec	r15
    d942:	18 36       	cpi	r17, 0x68	; 104
    d944:	19 f0       	breq	.+6      	; 0xd94c <vfscanf+0xd6>
    d946:	1c 36       	cpi	r17, 0x6C	; 108
    d948:	51 f0       	breq	.+20     	; 0xd95e <vfscanf+0xe8>
    d94a:	10 c0       	rjmp	.+32     	; 0xd96c <vfscanf+0xf6>
    d94c:	fe 01       	movw	r30, r28
    d94e:	e3 fc       	sbrc	r14, 3
    d950:	15 91       	lpm	r17, Z+
    d952:	e3 fe       	sbrs	r14, 3
    d954:	11 91       	ld	r17, Z+
    d956:	ef 01       	movw	r28, r30
    d958:	18 36       	cpi	r17, 0x68	; 104
    d95a:	41 f4       	brne	.+16     	; 0xd96c <vfscanf+0xf6>
    d95c:	08 60       	ori	r16, 0x08	; 8
    d95e:	04 60       	ori	r16, 0x04	; 4
    d960:	fe 01       	movw	r30, r28
    d962:	e3 fc       	sbrc	r14, 3
    d964:	15 91       	lpm	r17, Z+
    d966:	e3 fe       	sbrs	r14, 3
    d968:	11 91       	ld	r17, Z+
    d96a:	ef 01       	movw	r28, r30
    d96c:	11 23       	and	r17, r17
    d96e:	09 f4       	brne	.+2      	; 0xd972 <vfscanf+0xfc>
    d970:	84 c0       	rjmp	.+264    	; 0xda7a <vfscanf+0x204>
    d972:	61 2f       	mov	r22, r17
    d974:	70 e0       	ldi	r23, 0x00	; 0
    d976:	88 eb       	ldi	r24, 0xB8	; 184
    d978:	92 e0       	ldi	r25, 0x02	; 2
    d97a:	d7 d1       	rcall	.+942    	; 0xdd2a <strchr_P>
    d97c:	89 2b       	or	r24, r25
    d97e:	09 f4       	brne	.+2      	; 0xd982 <vfscanf+0x10c>
    d980:	7c c0       	rjmp	.+248    	; 0xda7a <vfscanf+0x204>
    d982:	00 fd       	sbrc	r16, 0
    d984:	07 c0       	rjmp	.+14     	; 0xd994 <vfscanf+0x11e>
    d986:	f5 01       	movw	r30, r10
    d988:	80 80       	ld	r8, Z
    d98a:	91 80       	ldd	r9, Z+1	; 0x01
    d98c:	c5 01       	movw	r24, r10
    d98e:	02 96       	adiw	r24, 0x02	; 2
    d990:	5c 01       	movw	r10, r24
    d992:	02 c0       	rjmp	.+4      	; 0xd998 <vfscanf+0x122>
    d994:	81 2c       	mov	r8, r1
    d996:	91 2c       	mov	r9, r1
    d998:	1e 36       	cpi	r17, 0x6E	; 110
    d99a:	49 f4       	brne	.+18     	; 0xd9ae <vfscanf+0x138>
    d99c:	f6 01       	movw	r30, r12
    d99e:	46 81       	ldd	r20, Z+6	; 0x06
    d9a0:	57 81       	ldd	r21, Z+7	; 0x07
    d9a2:	60 e0       	ldi	r22, 0x00	; 0
    d9a4:	70 e0       	ldi	r23, 0x00	; 0
    d9a6:	20 2f       	mov	r18, r16
    d9a8:	c4 01       	movw	r24, r8
    d9aa:	b9 dd       	rcall	.-1166   	; 0xd51e <putval>
    d9ac:	7a cf       	rjmp	.-268    	; 0xd8a2 <vfscanf+0x2c>
    d9ae:	13 36       	cpi	r17, 0x63	; 99
    d9b0:	a1 f4       	brne	.+40     	; 0xd9da <vfscanf+0x164>
    d9b2:	01 fd       	sbrc	r16, 1
    d9b4:	02 c0       	rjmp	.+4      	; 0xd9ba <vfscanf+0x144>
    d9b6:	ff 24       	eor	r15, r15
    d9b8:	f3 94       	inc	r15
    d9ba:	c6 01       	movw	r24, r12
    d9bc:	de d1       	rcall	.+956    	; 0xdd7a <fgetc>
    d9be:	97 fd       	sbrc	r25, 7
    d9c0:	5a c0       	rjmp	.+180    	; 0xda76 <vfscanf+0x200>
    d9c2:	81 14       	cp	r8, r1
    d9c4:	91 04       	cpc	r9, r1
    d9c6:	29 f0       	breq	.+10     	; 0xd9d2 <vfscanf+0x15c>
    d9c8:	f4 01       	movw	r30, r8
    d9ca:	80 83       	st	Z, r24
    d9cc:	c4 01       	movw	r24, r8
    d9ce:	01 96       	adiw	r24, 0x01	; 1
    d9d0:	4c 01       	movw	r8, r24
    d9d2:	fa 94       	dec	r15
    d9d4:	f1 10       	cpse	r15, r1
    d9d6:	f1 cf       	rjmp	.-30     	; 0xd9ba <vfscanf+0x144>
    d9d8:	4a c0       	rjmp	.+148    	; 0xda6e <vfscanf+0x1f8>
    d9da:	1b 35       	cpi	r17, 0x5B	; 91
    d9dc:	51 f4       	brne	.+20     	; 0xd9f2 <vfscanf+0x17c>
    d9de:	9e 01       	movw	r18, r28
    d9e0:	a4 01       	movw	r20, r8
    d9e2:	6f 2d       	mov	r22, r15
    d9e4:	c6 01       	movw	r24, r12
    d9e6:	6e de       	rcall	.-804    	; 0xd6c4 <conv_brk>
    d9e8:	ec 01       	movw	r28, r24
    d9ea:	89 2b       	or	r24, r25
    d9ec:	09 f0       	breq	.+2      	; 0xd9f0 <vfscanf+0x17a>
    d9ee:	3f c0       	rjmp	.+126    	; 0xda6e <vfscanf+0x1f8>
    d9f0:	39 c0       	rjmp	.+114    	; 0xda64 <vfscanf+0x1ee>
    d9f2:	c6 01       	movw	r24, r12
    d9f4:	c7 dd       	rcall	.-1138   	; 0xd584 <skip_spaces>
    d9f6:	97 fd       	sbrc	r25, 7
    d9f8:	3e c0       	rjmp	.+124    	; 0xda76 <vfscanf+0x200>
    d9fa:	1f 36       	cpi	r17, 0x6F	; 111
    d9fc:	49 f1       	breq	.+82     	; 0xda50 <vfscanf+0x1da>
    d9fe:	28 f4       	brcc	.+10     	; 0xda0a <vfscanf+0x194>
    da00:	14 36       	cpi	r17, 0x64	; 100
    da02:	21 f1       	breq	.+72     	; 0xda4c <vfscanf+0x1d6>
    da04:	19 36       	cpi	r17, 0x69	; 105
    da06:	39 f1       	breq	.+78     	; 0xda56 <vfscanf+0x1e0>
    da08:	25 c0       	rjmp	.+74     	; 0xda54 <vfscanf+0x1de>
    da0a:	13 37       	cpi	r17, 0x73	; 115
    da0c:	71 f0       	breq	.+28     	; 0xda2a <vfscanf+0x1b4>
    da0e:	15 37       	cpi	r17, 0x75	; 117
    da10:	e9 f0       	breq	.+58     	; 0xda4c <vfscanf+0x1d6>
    da12:	20 c0       	rjmp	.+64     	; 0xda54 <vfscanf+0x1de>
    da14:	81 14       	cp	r8, r1
    da16:	91 04       	cpc	r9, r1
    da18:	29 f0       	breq	.+10     	; 0xda24 <vfscanf+0x1ae>
    da1a:	f4 01       	movw	r30, r8
    da1c:	60 82       	st	Z, r6
    da1e:	c4 01       	movw	r24, r8
    da20:	01 96       	adiw	r24, 0x01	; 1
    da22:	4c 01       	movw	r8, r24
    da24:	fa 94       	dec	r15
    da26:	ff 20       	and	r15, r15
    da28:	59 f0       	breq	.+22     	; 0xda40 <vfscanf+0x1ca>
    da2a:	c6 01       	movw	r24, r12
    da2c:	a6 d1       	rcall	.+844    	; 0xdd7a <fgetc>
    da2e:	3c 01       	movw	r6, r24
    da30:	97 fd       	sbrc	r25, 7
    da32:	06 c0       	rjmp	.+12     	; 0xda40 <vfscanf+0x1ca>
    da34:	72 d1       	rcall	.+740    	; 0xdd1a <isspace>
    da36:	89 2b       	or	r24, r25
    da38:	69 f3       	breq	.-38     	; 0xda14 <vfscanf+0x19e>
    da3a:	b6 01       	movw	r22, r12
    da3c:	c3 01       	movw	r24, r6
    da3e:	17 d2       	rcall	.+1070   	; 0xde6e <ungetc>
    da40:	81 14       	cp	r8, r1
    da42:	91 04       	cpc	r9, r1
    da44:	a1 f0       	breq	.+40     	; 0xda6e <vfscanf+0x1f8>
    da46:	f4 01       	movw	r30, r8
    da48:	10 82       	st	Z, r1
    da4a:	11 c0       	rjmp	.+34     	; 0xda6e <vfscanf+0x1f8>
    da4c:	00 62       	ori	r16, 0x20	; 32
    da4e:	03 c0       	rjmp	.+6      	; 0xda56 <vfscanf+0x1e0>
    da50:	00 61       	ori	r16, 0x10	; 16
    da52:	01 c0       	rjmp	.+2      	; 0xda56 <vfscanf+0x1e0>
    da54:	00 64       	ori	r16, 0x40	; 64
    da56:	20 2f       	mov	r18, r16
    da58:	a4 01       	movw	r20, r8
    da5a:	6f 2d       	mov	r22, r15
    da5c:	c6 01       	movw	r24, r12
    da5e:	a8 dd       	rcall	.-1200   	; 0xd5b0 <conv_int>
    da60:	81 11       	cpse	r24, r1
    da62:	05 c0       	rjmp	.+10     	; 0xda6e <vfscanf+0x1f8>
    da64:	f6 01       	movw	r30, r12
    da66:	83 81       	ldd	r24, Z+3	; 0x03
    da68:	80 73       	andi	r24, 0x30	; 48
    da6a:	29 f4       	brne	.+10     	; 0xda76 <vfscanf+0x200>
    da6c:	06 c0       	rjmp	.+12     	; 0xda7a <vfscanf+0x204>
    da6e:	00 fd       	sbrc	r16, 0
    da70:	18 cf       	rjmp	.-464    	; 0xd8a2 <vfscanf+0x2c>
    da72:	53 94       	inc	r5
    da74:	16 cf       	rjmp	.-468    	; 0xd8a2 <vfscanf+0x2c>
    da76:	55 20       	and	r5, r5
    da78:	19 f0       	breq	.+6      	; 0xda80 <vfscanf+0x20a>
    da7a:	85 2d       	mov	r24, r5
    da7c:	90 e0       	ldi	r25, 0x00	; 0
    da7e:	02 c0       	rjmp	.+4      	; 0xda84 <vfscanf+0x20e>
    da80:	8f ef       	ldi	r24, 0xFF	; 255
    da82:	9f ef       	ldi	r25, 0xFF	; 255
    da84:	df 91       	pop	r29
    da86:	cf 91       	pop	r28
    da88:	1f 91       	pop	r17
    da8a:	0f 91       	pop	r16
    da8c:	ff 90       	pop	r15
    da8e:	ef 90       	pop	r14
    da90:	df 90       	pop	r13
    da92:	cf 90       	pop	r12
    da94:	bf 90       	pop	r11
    da96:	af 90       	pop	r10
    da98:	9f 90       	pop	r9
    da9a:	8f 90       	pop	r8
    da9c:	7f 90       	pop	r7
    da9e:	6f 90       	pop	r6
    daa0:	5f 90       	pop	r5
    daa2:	08 95       	ret

0000daa4 <calloc>:
    daa4:	0f 93       	push	r16
    daa6:	1f 93       	push	r17
    daa8:	cf 93       	push	r28
    daaa:	df 93       	push	r29
    daac:	86 9f       	mul	r24, r22
    daae:	80 01       	movw	r16, r0
    dab0:	87 9f       	mul	r24, r23
    dab2:	10 0d       	add	r17, r0
    dab4:	96 9f       	mul	r25, r22
    dab6:	10 0d       	add	r17, r0
    dab8:	11 24       	eor	r1, r1
    daba:	c8 01       	movw	r24, r16
    dabc:	0d d0       	rcall	.+26     	; 0xdad8 <malloc>
    dabe:	ec 01       	movw	r28, r24
    dac0:	00 97       	sbiw	r24, 0x00	; 0
    dac2:	21 f0       	breq	.+8      	; 0xdacc <calloc+0x28>
    dac4:	a8 01       	movw	r20, r16
    dac6:	60 e0       	ldi	r22, 0x00	; 0
    dac8:	70 e0       	ldi	r23, 0x00	; 0
    daca:	45 d1       	rcall	.+650    	; 0xdd56 <memset>
    dacc:	ce 01       	movw	r24, r28
    dace:	df 91       	pop	r29
    dad0:	cf 91       	pop	r28
    dad2:	1f 91       	pop	r17
    dad4:	0f 91       	pop	r16
    dad6:	08 95       	ret

0000dad8 <malloc>:
    dad8:	0f 93       	push	r16
    dada:	1f 93       	push	r17
    dadc:	cf 93       	push	r28
    dade:	df 93       	push	r29
    dae0:	82 30       	cpi	r24, 0x02	; 2
    dae2:	91 05       	cpc	r25, r1
    dae4:	10 f4       	brcc	.+4      	; 0xdaea <malloc+0x12>
    dae6:	82 e0       	ldi	r24, 0x02	; 2
    dae8:	90 e0       	ldi	r25, 0x00	; 0
    daea:	e0 91 c1 27 	lds	r30, 0x27C1	; 0x8027c1 <__flp>
    daee:	f0 91 c2 27 	lds	r31, 0x27C2	; 0x8027c2 <__flp+0x1>
    daf2:	20 e0       	ldi	r18, 0x00	; 0
    daf4:	30 e0       	ldi	r19, 0x00	; 0
    daf6:	a0 e0       	ldi	r26, 0x00	; 0
    daf8:	b0 e0       	ldi	r27, 0x00	; 0
    dafa:	30 97       	sbiw	r30, 0x00	; 0
    dafc:	19 f1       	breq	.+70     	; 0xdb44 <malloc+0x6c>
    dafe:	40 81       	ld	r20, Z
    db00:	51 81       	ldd	r21, Z+1	; 0x01
    db02:	02 81       	ldd	r16, Z+2	; 0x02
    db04:	13 81       	ldd	r17, Z+3	; 0x03
    db06:	48 17       	cp	r20, r24
    db08:	59 07       	cpc	r21, r25
    db0a:	c8 f0       	brcs	.+50     	; 0xdb3e <malloc+0x66>
    db0c:	84 17       	cp	r24, r20
    db0e:	95 07       	cpc	r25, r21
    db10:	69 f4       	brne	.+26     	; 0xdb2c <malloc+0x54>
    db12:	10 97       	sbiw	r26, 0x00	; 0
    db14:	31 f0       	breq	.+12     	; 0xdb22 <malloc+0x4a>
    db16:	12 96       	adiw	r26, 0x02	; 2
    db18:	0c 93       	st	X, r16
    db1a:	12 97       	sbiw	r26, 0x02	; 2
    db1c:	13 96       	adiw	r26, 0x03	; 3
    db1e:	1c 93       	st	X, r17
    db20:	27 c0       	rjmp	.+78     	; 0xdb70 <malloc+0x98>
    db22:	00 93 c1 27 	sts	0x27C1, r16	; 0x8027c1 <__flp>
    db26:	10 93 c2 27 	sts	0x27C2, r17	; 0x8027c2 <__flp+0x1>
    db2a:	22 c0       	rjmp	.+68     	; 0xdb70 <malloc+0x98>
    db2c:	21 15       	cp	r18, r1
    db2e:	31 05       	cpc	r19, r1
    db30:	19 f0       	breq	.+6      	; 0xdb38 <malloc+0x60>
    db32:	42 17       	cp	r20, r18
    db34:	53 07       	cpc	r21, r19
    db36:	18 f4       	brcc	.+6      	; 0xdb3e <malloc+0x66>
    db38:	9a 01       	movw	r18, r20
    db3a:	bd 01       	movw	r22, r26
    db3c:	ef 01       	movw	r28, r30
    db3e:	df 01       	movw	r26, r30
    db40:	f8 01       	movw	r30, r16
    db42:	db cf       	rjmp	.-74     	; 0xdafa <malloc+0x22>
    db44:	21 15       	cp	r18, r1
    db46:	31 05       	cpc	r19, r1
    db48:	f9 f0       	breq	.+62     	; 0xdb88 <malloc+0xb0>
    db4a:	28 1b       	sub	r18, r24
    db4c:	39 0b       	sbc	r19, r25
    db4e:	24 30       	cpi	r18, 0x04	; 4
    db50:	31 05       	cpc	r19, r1
    db52:	80 f4       	brcc	.+32     	; 0xdb74 <malloc+0x9c>
    db54:	8a 81       	ldd	r24, Y+2	; 0x02
    db56:	9b 81       	ldd	r25, Y+3	; 0x03
    db58:	61 15       	cp	r22, r1
    db5a:	71 05       	cpc	r23, r1
    db5c:	21 f0       	breq	.+8      	; 0xdb66 <malloc+0x8e>
    db5e:	fb 01       	movw	r30, r22
    db60:	82 83       	std	Z+2, r24	; 0x02
    db62:	93 83       	std	Z+3, r25	; 0x03
    db64:	04 c0       	rjmp	.+8      	; 0xdb6e <malloc+0x96>
    db66:	80 93 c1 27 	sts	0x27C1, r24	; 0x8027c1 <__flp>
    db6a:	90 93 c2 27 	sts	0x27C2, r25	; 0x8027c2 <__flp+0x1>
    db6e:	fe 01       	movw	r30, r28
    db70:	32 96       	adiw	r30, 0x02	; 2
    db72:	44 c0       	rjmp	.+136    	; 0xdbfc <malloc+0x124>
    db74:	fe 01       	movw	r30, r28
    db76:	e2 0f       	add	r30, r18
    db78:	f3 1f       	adc	r31, r19
    db7a:	81 93       	st	Z+, r24
    db7c:	91 93       	st	Z+, r25
    db7e:	22 50       	subi	r18, 0x02	; 2
    db80:	31 09       	sbc	r19, r1
    db82:	28 83       	st	Y, r18
    db84:	39 83       	std	Y+1, r19	; 0x01
    db86:	3a c0       	rjmp	.+116    	; 0xdbfc <malloc+0x124>
    db88:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    db8c:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    db90:	23 2b       	or	r18, r19
    db92:	41 f4       	brne	.+16     	; 0xdba4 <malloc+0xcc>
    db94:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    db98:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    db9c:	20 93 bf 27 	sts	0x27BF, r18	; 0x8027bf <__brkval>
    dba0:	30 93 c0 27 	sts	0x27C0, r19	; 0x8027c0 <__brkval+0x1>
    dba4:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    dba8:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    dbac:	21 15       	cp	r18, r1
    dbae:	31 05       	cpc	r19, r1
    dbb0:	41 f4       	brne	.+16     	; 0xdbc2 <malloc+0xea>
    dbb2:	2d b7       	in	r18, 0x3d	; 61
    dbb4:	3e b7       	in	r19, 0x3e	; 62
    dbb6:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    dbba:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    dbbe:	24 1b       	sub	r18, r20
    dbc0:	35 0b       	sbc	r19, r21
    dbc2:	e0 91 bf 27 	lds	r30, 0x27BF	; 0x8027bf <__brkval>
    dbc6:	f0 91 c0 27 	lds	r31, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dbca:	e2 17       	cp	r30, r18
    dbcc:	f3 07       	cpc	r31, r19
    dbce:	a0 f4       	brcc	.+40     	; 0xdbf8 <malloc+0x120>
    dbd0:	2e 1b       	sub	r18, r30
    dbd2:	3f 0b       	sbc	r19, r31
    dbd4:	28 17       	cp	r18, r24
    dbd6:	39 07       	cpc	r19, r25
    dbd8:	78 f0       	brcs	.+30     	; 0xdbf8 <malloc+0x120>
    dbda:	ac 01       	movw	r20, r24
    dbdc:	4e 5f       	subi	r20, 0xFE	; 254
    dbde:	5f 4f       	sbci	r21, 0xFF	; 255
    dbe0:	24 17       	cp	r18, r20
    dbe2:	35 07       	cpc	r19, r21
    dbe4:	48 f0       	brcs	.+18     	; 0xdbf8 <malloc+0x120>
    dbe6:	4e 0f       	add	r20, r30
    dbe8:	5f 1f       	adc	r21, r31
    dbea:	40 93 bf 27 	sts	0x27BF, r20	; 0x8027bf <__brkval>
    dbee:	50 93 c0 27 	sts	0x27C0, r21	; 0x8027c0 <__brkval+0x1>
    dbf2:	81 93       	st	Z+, r24
    dbf4:	91 93       	st	Z+, r25
    dbf6:	02 c0       	rjmp	.+4      	; 0xdbfc <malloc+0x124>
    dbf8:	e0 e0       	ldi	r30, 0x00	; 0
    dbfa:	f0 e0       	ldi	r31, 0x00	; 0
    dbfc:	cf 01       	movw	r24, r30
    dbfe:	df 91       	pop	r29
    dc00:	cf 91       	pop	r28
    dc02:	1f 91       	pop	r17
    dc04:	0f 91       	pop	r16
    dc06:	08 95       	ret

0000dc08 <free>:
    dc08:	cf 93       	push	r28
    dc0a:	df 93       	push	r29
    dc0c:	00 97       	sbiw	r24, 0x00	; 0
    dc0e:	09 f4       	brne	.+2      	; 0xdc12 <free+0xa>
    dc10:	81 c0       	rjmp	.+258    	; 0xdd14 <free+0x10c>
    dc12:	fc 01       	movw	r30, r24
    dc14:	32 97       	sbiw	r30, 0x02	; 2
    dc16:	12 82       	std	Z+2, r1	; 0x02
    dc18:	13 82       	std	Z+3, r1	; 0x03
    dc1a:	a0 91 c1 27 	lds	r26, 0x27C1	; 0x8027c1 <__flp>
    dc1e:	b0 91 c2 27 	lds	r27, 0x27C2	; 0x8027c2 <__flp+0x1>
    dc22:	10 97       	sbiw	r26, 0x00	; 0
    dc24:	81 f4       	brne	.+32     	; 0xdc46 <free+0x3e>
    dc26:	20 81       	ld	r18, Z
    dc28:	31 81       	ldd	r19, Z+1	; 0x01
    dc2a:	82 0f       	add	r24, r18
    dc2c:	93 1f       	adc	r25, r19
    dc2e:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    dc32:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dc36:	28 17       	cp	r18, r24
    dc38:	39 07       	cpc	r19, r25
    dc3a:	51 f5       	brne	.+84     	; 0xdc90 <free+0x88>
    dc3c:	e0 93 bf 27 	sts	0x27BF, r30	; 0x8027bf <__brkval>
    dc40:	f0 93 c0 27 	sts	0x27C0, r31	; 0x8027c0 <__brkval+0x1>
    dc44:	67 c0       	rjmp	.+206    	; 0xdd14 <free+0x10c>
    dc46:	ed 01       	movw	r28, r26
    dc48:	20 e0       	ldi	r18, 0x00	; 0
    dc4a:	30 e0       	ldi	r19, 0x00	; 0
    dc4c:	ce 17       	cp	r28, r30
    dc4e:	df 07       	cpc	r29, r31
    dc50:	40 f4       	brcc	.+16     	; 0xdc62 <free+0x5a>
    dc52:	4a 81       	ldd	r20, Y+2	; 0x02
    dc54:	5b 81       	ldd	r21, Y+3	; 0x03
    dc56:	9e 01       	movw	r18, r28
    dc58:	41 15       	cp	r20, r1
    dc5a:	51 05       	cpc	r21, r1
    dc5c:	f1 f0       	breq	.+60     	; 0xdc9a <free+0x92>
    dc5e:	ea 01       	movw	r28, r20
    dc60:	f5 cf       	rjmp	.-22     	; 0xdc4c <free+0x44>
    dc62:	c2 83       	std	Z+2, r28	; 0x02
    dc64:	d3 83       	std	Z+3, r29	; 0x03
    dc66:	40 81       	ld	r20, Z
    dc68:	51 81       	ldd	r21, Z+1	; 0x01
    dc6a:	84 0f       	add	r24, r20
    dc6c:	95 1f       	adc	r25, r21
    dc6e:	c8 17       	cp	r28, r24
    dc70:	d9 07       	cpc	r29, r25
    dc72:	59 f4       	brne	.+22     	; 0xdc8a <free+0x82>
    dc74:	88 81       	ld	r24, Y
    dc76:	99 81       	ldd	r25, Y+1	; 0x01
    dc78:	84 0f       	add	r24, r20
    dc7a:	95 1f       	adc	r25, r21
    dc7c:	02 96       	adiw	r24, 0x02	; 2
    dc7e:	80 83       	st	Z, r24
    dc80:	91 83       	std	Z+1, r25	; 0x01
    dc82:	8a 81       	ldd	r24, Y+2	; 0x02
    dc84:	9b 81       	ldd	r25, Y+3	; 0x03
    dc86:	82 83       	std	Z+2, r24	; 0x02
    dc88:	93 83       	std	Z+3, r25	; 0x03
    dc8a:	21 15       	cp	r18, r1
    dc8c:	31 05       	cpc	r19, r1
    dc8e:	29 f4       	brne	.+10     	; 0xdc9a <free+0x92>
    dc90:	e0 93 c1 27 	sts	0x27C1, r30	; 0x8027c1 <__flp>
    dc94:	f0 93 c2 27 	sts	0x27C2, r31	; 0x8027c2 <__flp+0x1>
    dc98:	3d c0       	rjmp	.+122    	; 0xdd14 <free+0x10c>
    dc9a:	e9 01       	movw	r28, r18
    dc9c:	ea 83       	std	Y+2, r30	; 0x02
    dc9e:	fb 83       	std	Y+3, r31	; 0x03
    dca0:	49 91       	ld	r20, Y+
    dca2:	59 91       	ld	r21, Y+
    dca4:	c4 0f       	add	r28, r20
    dca6:	d5 1f       	adc	r29, r21
    dca8:	ec 17       	cp	r30, r28
    dcaa:	fd 07       	cpc	r31, r29
    dcac:	61 f4       	brne	.+24     	; 0xdcc6 <free+0xbe>
    dcae:	80 81       	ld	r24, Z
    dcb0:	91 81       	ldd	r25, Z+1	; 0x01
    dcb2:	84 0f       	add	r24, r20
    dcb4:	95 1f       	adc	r25, r21
    dcb6:	02 96       	adiw	r24, 0x02	; 2
    dcb8:	e9 01       	movw	r28, r18
    dcba:	88 83       	st	Y, r24
    dcbc:	99 83       	std	Y+1, r25	; 0x01
    dcbe:	82 81       	ldd	r24, Z+2	; 0x02
    dcc0:	93 81       	ldd	r25, Z+3	; 0x03
    dcc2:	8a 83       	std	Y+2, r24	; 0x02
    dcc4:	9b 83       	std	Y+3, r25	; 0x03
    dcc6:	e0 e0       	ldi	r30, 0x00	; 0
    dcc8:	f0 e0       	ldi	r31, 0x00	; 0
    dcca:	12 96       	adiw	r26, 0x02	; 2
    dccc:	8d 91       	ld	r24, X+
    dcce:	9c 91       	ld	r25, X
    dcd0:	13 97       	sbiw	r26, 0x03	; 3
    dcd2:	00 97       	sbiw	r24, 0x00	; 0
    dcd4:	19 f0       	breq	.+6      	; 0xdcdc <free+0xd4>
    dcd6:	fd 01       	movw	r30, r26
    dcd8:	dc 01       	movw	r26, r24
    dcda:	f7 cf       	rjmp	.-18     	; 0xdcca <free+0xc2>
    dcdc:	8d 91       	ld	r24, X+
    dcde:	9c 91       	ld	r25, X
    dce0:	11 97       	sbiw	r26, 0x01	; 1
    dce2:	9d 01       	movw	r18, r26
    dce4:	2e 5f       	subi	r18, 0xFE	; 254
    dce6:	3f 4f       	sbci	r19, 0xFF	; 255
    dce8:	82 0f       	add	r24, r18
    dcea:	93 1f       	adc	r25, r19
    dcec:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    dcf0:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dcf4:	28 17       	cp	r18, r24
    dcf6:	39 07       	cpc	r19, r25
    dcf8:	69 f4       	brne	.+26     	; 0xdd14 <free+0x10c>
    dcfa:	30 97       	sbiw	r30, 0x00	; 0
    dcfc:	29 f4       	brne	.+10     	; 0xdd08 <free+0x100>
    dcfe:	10 92 c1 27 	sts	0x27C1, r1	; 0x8027c1 <__flp>
    dd02:	10 92 c2 27 	sts	0x27C2, r1	; 0x8027c2 <__flp+0x1>
    dd06:	02 c0       	rjmp	.+4      	; 0xdd0c <free+0x104>
    dd08:	12 82       	std	Z+2, r1	; 0x02
    dd0a:	13 82       	std	Z+3, r1	; 0x03
    dd0c:	a0 93 bf 27 	sts	0x27BF, r26	; 0x8027bf <__brkval>
    dd10:	b0 93 c0 27 	sts	0x27C0, r27	; 0x8027c0 <__brkval+0x1>
    dd14:	df 91       	pop	r29
    dd16:	cf 91       	pop	r28
    dd18:	08 95       	ret

0000dd1a <isspace>:
    dd1a:	91 11       	cpse	r25, r1
    dd1c:	1f c1       	rjmp	.+574    	; 0xdf5c <__ctype_isfalse>
    dd1e:	80 32       	cpi	r24, 0x20	; 32
    dd20:	19 f0       	breq	.+6      	; 0xdd28 <isspace+0xe>
    dd22:	89 50       	subi	r24, 0x09	; 9
    dd24:	85 50       	subi	r24, 0x05	; 5
    dd26:	d0 f7       	brcc	.-12     	; 0xdd1c <isspace+0x2>
    dd28:	08 95       	ret

0000dd2a <strchr_P>:
    dd2a:	fc 01       	movw	r30, r24
    dd2c:	05 90       	lpm	r0, Z+
    dd2e:	06 16       	cp	r0, r22
    dd30:	21 f0       	breq	.+8      	; 0xdd3a <strchr_P+0x10>
    dd32:	00 20       	and	r0, r0
    dd34:	d9 f7       	brne	.-10     	; 0xdd2c <strchr_P+0x2>
    dd36:	c0 01       	movw	r24, r0
    dd38:	08 95       	ret
    dd3a:	31 97       	sbiw	r30, 0x01	; 1
    dd3c:	cf 01       	movw	r24, r30
    dd3e:	08 95       	ret

0000dd40 <strnlen_P>:
    dd40:	fc 01       	movw	r30, r24
    dd42:	05 90       	lpm	r0, Z+
    dd44:	61 50       	subi	r22, 0x01	; 1
    dd46:	70 40       	sbci	r23, 0x00	; 0
    dd48:	01 10       	cpse	r0, r1
    dd4a:	d8 f7       	brcc	.-10     	; 0xdd42 <strnlen_P+0x2>
    dd4c:	80 95       	com	r24
    dd4e:	90 95       	com	r25
    dd50:	8e 0f       	add	r24, r30
    dd52:	9f 1f       	adc	r25, r31
    dd54:	08 95       	ret

0000dd56 <memset>:
    dd56:	dc 01       	movw	r26, r24
    dd58:	01 c0       	rjmp	.+2      	; 0xdd5c <memset+0x6>
    dd5a:	6d 93       	st	X+, r22
    dd5c:	41 50       	subi	r20, 0x01	; 1
    dd5e:	50 40       	sbci	r21, 0x00	; 0
    dd60:	e0 f7       	brcc	.-8      	; 0xdd5a <memset+0x4>
    dd62:	08 95       	ret

0000dd64 <strnlen>:
    dd64:	fc 01       	movw	r30, r24
    dd66:	61 50       	subi	r22, 0x01	; 1
    dd68:	70 40       	sbci	r23, 0x00	; 0
    dd6a:	01 90       	ld	r0, Z+
    dd6c:	01 10       	cpse	r0, r1
    dd6e:	d8 f7       	brcc	.-10     	; 0xdd66 <strnlen+0x2>
    dd70:	80 95       	com	r24
    dd72:	90 95       	com	r25
    dd74:	8e 0f       	add	r24, r30
    dd76:	9f 1f       	adc	r25, r31
    dd78:	08 95       	ret

0000dd7a <fgetc>:
    dd7a:	cf 93       	push	r28
    dd7c:	df 93       	push	r29
    dd7e:	ec 01       	movw	r28, r24
    dd80:	2b 81       	ldd	r18, Y+3	; 0x03
    dd82:	20 ff       	sbrs	r18, 0
    dd84:	33 c0       	rjmp	.+102    	; 0xddec <fgetc+0x72>
    dd86:	26 ff       	sbrs	r18, 6
    dd88:	0a c0       	rjmp	.+20     	; 0xdd9e <fgetc+0x24>
    dd8a:	2f 7b       	andi	r18, 0xBF	; 191
    dd8c:	2b 83       	std	Y+3, r18	; 0x03
    dd8e:	8e 81       	ldd	r24, Y+6	; 0x06
    dd90:	9f 81       	ldd	r25, Y+7	; 0x07
    dd92:	01 96       	adiw	r24, 0x01	; 1
    dd94:	8e 83       	std	Y+6, r24	; 0x06
    dd96:	9f 83       	std	Y+7, r25	; 0x07
    dd98:	8a 81       	ldd	r24, Y+2	; 0x02
    dd9a:	90 e0       	ldi	r25, 0x00	; 0
    dd9c:	29 c0       	rjmp	.+82     	; 0xddf0 <fgetc+0x76>
    dd9e:	22 ff       	sbrs	r18, 2
    dda0:	0f c0       	rjmp	.+30     	; 0xddc0 <fgetc+0x46>
    dda2:	e8 81       	ld	r30, Y
    dda4:	f9 81       	ldd	r31, Y+1	; 0x01
    dda6:	80 81       	ld	r24, Z
    dda8:	08 2e       	mov	r0, r24
    ddaa:	00 0c       	add	r0, r0
    ddac:	99 0b       	sbc	r25, r25
    ddae:	00 97       	sbiw	r24, 0x00	; 0
    ddb0:	19 f4       	brne	.+6      	; 0xddb8 <fgetc+0x3e>
    ddb2:	20 62       	ori	r18, 0x20	; 32
    ddb4:	2b 83       	std	Y+3, r18	; 0x03
    ddb6:	1a c0       	rjmp	.+52     	; 0xddec <fgetc+0x72>
    ddb8:	31 96       	adiw	r30, 0x01	; 1
    ddba:	e8 83       	st	Y, r30
    ddbc:	f9 83       	std	Y+1, r31	; 0x01
    ddbe:	0e c0       	rjmp	.+28     	; 0xdddc <fgetc+0x62>
    ddc0:	ea 85       	ldd	r30, Y+10	; 0x0a
    ddc2:	fb 85       	ldd	r31, Y+11	; 0x0b
    ddc4:	19 95       	eicall
    ddc6:	97 ff       	sbrs	r25, 7
    ddc8:	09 c0       	rjmp	.+18     	; 0xdddc <fgetc+0x62>
    ddca:	2b 81       	ldd	r18, Y+3	; 0x03
    ddcc:	01 96       	adiw	r24, 0x01	; 1
    ddce:	11 f0       	breq	.+4      	; 0xddd4 <fgetc+0x5a>
    ddd0:	80 e2       	ldi	r24, 0x20	; 32
    ddd2:	01 c0       	rjmp	.+2      	; 0xddd6 <fgetc+0x5c>
    ddd4:	80 e1       	ldi	r24, 0x10	; 16
    ddd6:	82 2b       	or	r24, r18
    ddd8:	8b 83       	std	Y+3, r24	; 0x03
    ddda:	08 c0       	rjmp	.+16     	; 0xddec <fgetc+0x72>
    dddc:	2e 81       	ldd	r18, Y+6	; 0x06
    ddde:	3f 81       	ldd	r19, Y+7	; 0x07
    dde0:	2f 5f       	subi	r18, 0xFF	; 255
    dde2:	3f 4f       	sbci	r19, 0xFF	; 255
    dde4:	2e 83       	std	Y+6, r18	; 0x06
    dde6:	3f 83       	std	Y+7, r19	; 0x07
    dde8:	99 27       	eor	r25, r25
    ddea:	02 c0       	rjmp	.+4      	; 0xddf0 <fgetc+0x76>
    ddec:	8f ef       	ldi	r24, 0xFF	; 255
    ddee:	9f ef       	ldi	r25, 0xFF	; 255
    ddf0:	df 91       	pop	r29
    ddf2:	cf 91       	pop	r28
    ddf4:	08 95       	ret

0000ddf6 <fputc>:
    ddf6:	0f 93       	push	r16
    ddf8:	1f 93       	push	r17
    ddfa:	cf 93       	push	r28
    ddfc:	df 93       	push	r29
    ddfe:	fb 01       	movw	r30, r22
    de00:	23 81       	ldd	r18, Z+3	; 0x03
    de02:	21 fd       	sbrc	r18, 1
    de04:	03 c0       	rjmp	.+6      	; 0xde0c <fputc+0x16>
    de06:	8f ef       	ldi	r24, 0xFF	; 255
    de08:	9f ef       	ldi	r25, 0xFF	; 255
    de0a:	2c c0       	rjmp	.+88     	; 0xde64 <fputc+0x6e>
    de0c:	22 ff       	sbrs	r18, 2
    de0e:	16 c0       	rjmp	.+44     	; 0xde3c <fputc+0x46>
    de10:	46 81       	ldd	r20, Z+6	; 0x06
    de12:	57 81       	ldd	r21, Z+7	; 0x07
    de14:	24 81       	ldd	r18, Z+4	; 0x04
    de16:	35 81       	ldd	r19, Z+5	; 0x05
    de18:	42 17       	cp	r20, r18
    de1a:	53 07       	cpc	r21, r19
    de1c:	44 f4       	brge	.+16     	; 0xde2e <fputc+0x38>
    de1e:	a0 81       	ld	r26, Z
    de20:	b1 81       	ldd	r27, Z+1	; 0x01
    de22:	9d 01       	movw	r18, r26
    de24:	2f 5f       	subi	r18, 0xFF	; 255
    de26:	3f 4f       	sbci	r19, 0xFF	; 255
    de28:	20 83       	st	Z, r18
    de2a:	31 83       	std	Z+1, r19	; 0x01
    de2c:	8c 93       	st	X, r24
    de2e:	26 81       	ldd	r18, Z+6	; 0x06
    de30:	37 81       	ldd	r19, Z+7	; 0x07
    de32:	2f 5f       	subi	r18, 0xFF	; 255
    de34:	3f 4f       	sbci	r19, 0xFF	; 255
    de36:	26 83       	std	Z+6, r18	; 0x06
    de38:	37 83       	std	Z+7, r19	; 0x07
    de3a:	14 c0       	rjmp	.+40     	; 0xde64 <fputc+0x6e>
    de3c:	8b 01       	movw	r16, r22
    de3e:	ec 01       	movw	r28, r24
    de40:	fb 01       	movw	r30, r22
    de42:	00 84       	ldd	r0, Z+8	; 0x08
    de44:	f1 85       	ldd	r31, Z+9	; 0x09
    de46:	e0 2d       	mov	r30, r0
    de48:	19 95       	eicall
    de4a:	89 2b       	or	r24, r25
    de4c:	e1 f6       	brne	.-72     	; 0xde06 <fputc+0x10>
    de4e:	d8 01       	movw	r26, r16
    de50:	16 96       	adiw	r26, 0x06	; 6
    de52:	8d 91       	ld	r24, X+
    de54:	9c 91       	ld	r25, X
    de56:	17 97       	sbiw	r26, 0x07	; 7
    de58:	01 96       	adiw	r24, 0x01	; 1
    de5a:	16 96       	adiw	r26, 0x06	; 6
    de5c:	8d 93       	st	X+, r24
    de5e:	9c 93       	st	X, r25
    de60:	17 97       	sbiw	r26, 0x07	; 7
    de62:	ce 01       	movw	r24, r28
    de64:	df 91       	pop	r29
    de66:	cf 91       	pop	r28
    de68:	1f 91       	pop	r17
    de6a:	0f 91       	pop	r16
    de6c:	08 95       	ret

0000de6e <ungetc>:
    de6e:	fb 01       	movw	r30, r22
    de70:	23 81       	ldd	r18, Z+3	; 0x03
    de72:	20 ff       	sbrs	r18, 0
    de74:	12 c0       	rjmp	.+36     	; 0xde9a <ungetc+0x2c>
    de76:	26 fd       	sbrc	r18, 6
    de78:	10 c0       	rjmp	.+32     	; 0xde9a <ungetc+0x2c>
    de7a:	8f 3f       	cpi	r24, 0xFF	; 255
    de7c:	3f ef       	ldi	r19, 0xFF	; 255
    de7e:	93 07       	cpc	r25, r19
    de80:	61 f0       	breq	.+24     	; 0xde9a <ungetc+0x2c>
    de82:	82 83       	std	Z+2, r24	; 0x02
    de84:	2f 7d       	andi	r18, 0xDF	; 223
    de86:	20 64       	ori	r18, 0x40	; 64
    de88:	23 83       	std	Z+3, r18	; 0x03
    de8a:	26 81       	ldd	r18, Z+6	; 0x06
    de8c:	37 81       	ldd	r19, Z+7	; 0x07
    de8e:	21 50       	subi	r18, 0x01	; 1
    de90:	31 09       	sbc	r19, r1
    de92:	26 83       	std	Z+6, r18	; 0x06
    de94:	37 83       	std	Z+7, r19	; 0x07
    de96:	99 27       	eor	r25, r25
    de98:	08 95       	ret
    de9a:	8f ef       	ldi	r24, 0xFF	; 255
    de9c:	9f ef       	ldi	r25, 0xFF	; 255
    de9e:	08 95       	ret

0000dea0 <__ultoa_invert>:
    dea0:	fa 01       	movw	r30, r20
    dea2:	aa 27       	eor	r26, r26
    dea4:	28 30       	cpi	r18, 0x08	; 8
    dea6:	51 f1       	breq	.+84     	; 0xdefc <__ultoa_invert+0x5c>
    dea8:	20 31       	cpi	r18, 0x10	; 16
    deaa:	81 f1       	breq	.+96     	; 0xdf0c <__ultoa_invert+0x6c>
    deac:	e8 94       	clt
    deae:	6f 93       	push	r22
    deb0:	6e 7f       	andi	r22, 0xFE	; 254
    deb2:	6e 5f       	subi	r22, 0xFE	; 254
    deb4:	7f 4f       	sbci	r23, 0xFF	; 255
    deb6:	8f 4f       	sbci	r24, 0xFF	; 255
    deb8:	9f 4f       	sbci	r25, 0xFF	; 255
    deba:	af 4f       	sbci	r26, 0xFF	; 255
    debc:	b1 e0       	ldi	r27, 0x01	; 1
    debe:	3e d0       	rcall	.+124    	; 0xdf3c <__ultoa_invert+0x9c>
    dec0:	b4 e0       	ldi	r27, 0x04	; 4
    dec2:	3c d0       	rcall	.+120    	; 0xdf3c <__ultoa_invert+0x9c>
    dec4:	67 0f       	add	r22, r23
    dec6:	78 1f       	adc	r23, r24
    dec8:	89 1f       	adc	r24, r25
    deca:	9a 1f       	adc	r25, r26
    decc:	a1 1d       	adc	r26, r1
    dece:	68 0f       	add	r22, r24
    ded0:	79 1f       	adc	r23, r25
    ded2:	8a 1f       	adc	r24, r26
    ded4:	91 1d       	adc	r25, r1
    ded6:	a1 1d       	adc	r26, r1
    ded8:	6a 0f       	add	r22, r26
    deda:	71 1d       	adc	r23, r1
    dedc:	81 1d       	adc	r24, r1
    dede:	91 1d       	adc	r25, r1
    dee0:	a1 1d       	adc	r26, r1
    dee2:	20 d0       	rcall	.+64     	; 0xdf24 <__ultoa_invert+0x84>
    dee4:	09 f4       	brne	.+2      	; 0xdee8 <__ultoa_invert+0x48>
    dee6:	68 94       	set
    dee8:	3f 91       	pop	r19
    deea:	2a e0       	ldi	r18, 0x0A	; 10
    deec:	26 9f       	mul	r18, r22
    deee:	11 24       	eor	r1, r1
    def0:	30 19       	sub	r19, r0
    def2:	30 5d       	subi	r19, 0xD0	; 208
    def4:	31 93       	st	Z+, r19
    def6:	de f6       	brtc	.-74     	; 0xdeae <__ultoa_invert+0xe>
    def8:	cf 01       	movw	r24, r30
    defa:	08 95       	ret
    defc:	46 2f       	mov	r20, r22
    defe:	47 70       	andi	r20, 0x07	; 7
    df00:	40 5d       	subi	r20, 0xD0	; 208
    df02:	41 93       	st	Z+, r20
    df04:	b3 e0       	ldi	r27, 0x03	; 3
    df06:	0f d0       	rcall	.+30     	; 0xdf26 <__ultoa_invert+0x86>
    df08:	c9 f7       	brne	.-14     	; 0xdefc <__ultoa_invert+0x5c>
    df0a:	f6 cf       	rjmp	.-20     	; 0xdef8 <__ultoa_invert+0x58>
    df0c:	46 2f       	mov	r20, r22
    df0e:	4f 70       	andi	r20, 0x0F	; 15
    df10:	40 5d       	subi	r20, 0xD0	; 208
    df12:	4a 33       	cpi	r20, 0x3A	; 58
    df14:	18 f0       	brcs	.+6      	; 0xdf1c <__ultoa_invert+0x7c>
    df16:	49 5d       	subi	r20, 0xD9	; 217
    df18:	31 fd       	sbrc	r19, 1
    df1a:	40 52       	subi	r20, 0x20	; 32
    df1c:	41 93       	st	Z+, r20
    df1e:	02 d0       	rcall	.+4      	; 0xdf24 <__ultoa_invert+0x84>
    df20:	a9 f7       	brne	.-22     	; 0xdf0c <__ultoa_invert+0x6c>
    df22:	ea cf       	rjmp	.-44     	; 0xdef8 <__ultoa_invert+0x58>
    df24:	b4 e0       	ldi	r27, 0x04	; 4
    df26:	a6 95       	lsr	r26
    df28:	97 95       	ror	r25
    df2a:	87 95       	ror	r24
    df2c:	77 95       	ror	r23
    df2e:	67 95       	ror	r22
    df30:	ba 95       	dec	r27
    df32:	c9 f7       	brne	.-14     	; 0xdf26 <__ultoa_invert+0x86>
    df34:	00 97       	sbiw	r24, 0x00	; 0
    df36:	61 05       	cpc	r22, r1
    df38:	71 05       	cpc	r23, r1
    df3a:	08 95       	ret
    df3c:	9b 01       	movw	r18, r22
    df3e:	ac 01       	movw	r20, r24
    df40:	0a 2e       	mov	r0, r26
    df42:	06 94       	lsr	r0
    df44:	57 95       	ror	r21
    df46:	47 95       	ror	r20
    df48:	37 95       	ror	r19
    df4a:	27 95       	ror	r18
    df4c:	ba 95       	dec	r27
    df4e:	c9 f7       	brne	.-14     	; 0xdf42 <__ultoa_invert+0xa2>
    df50:	62 0f       	add	r22, r18
    df52:	73 1f       	adc	r23, r19
    df54:	84 1f       	adc	r24, r20
    df56:	95 1f       	adc	r25, r21
    df58:	a0 1d       	adc	r26, r0
    df5a:	08 95       	ret

0000df5c <__ctype_isfalse>:
    df5c:	99 27       	eor	r25, r25
    df5e:	88 27       	eor	r24, r24

0000df60 <__ctype_istrue>:
    df60:	08 95       	ret

0000df62 <_exit>:
    df62:	f8 94       	cli

0000df64 <__stop_program>:
    df64:	ff cf       	rjmp	.-2      	; 0xdf64 <__stop_program>
