<!-- Creator     : groff version 1.23.0 -->
<!-- CreationDate: Mon Apr  7 17:22:42 2025 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>AS</title>

</head>
<body>

<h1 align="center">AS</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#TARGET">TARGET</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#OPTIONS">OPTIONS</a><br>
<a href="#BPF Options">BPF Options</a><br>
<a href="#Options">Options</a><br>
<a href="#Command-line Options">Command-line Options</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">AS - the
portable GNU assembler.</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">as
[<b>-a</b>[<b>cdghilns</b>][=<i>file</i>]] <br>
[<b>--alternate</b>] <br>
[<b>--compress-debug-sections</b>]
[<b>--nocompress-debug-sections</b>] <br>
[<b>-D</b>] <br>
[<b>--dump-config</b>] <br>
[<b>--debug-prefix-map</b> <i>old</i>=<i>new</i>] <br>
[<b>--defsym</b> <i>sym</i>=<i>val</i>] <br>
[<b>--elf-stt-common=[no|yes]</b>] <br>
[<b>--emulation</b>=<i>name</i>] <br>
[<b>-f</b>] <br>
[<b>-g</b>] [<b>--gstabs</b>] [<b>--gstabs+</b>] <br>
[<b>--gdwarf-&lt;N&gt;</b>] [<b>--gdwarf-sections</b>] <br>
[<b>--gdwarf-cie-version</b>=<i>VERSION</i>] <br>
[<b>--generate-missing-build-notes=[no|yes]</b>] <br>
[<b>--gsframe</b>] <br>
[<b>--hash-size</b>=<i>N</i>] <br>
[<b>--help</b>] [<b>--target-help</b>] <br>
[<b>--info</b>] [<b>--no-info</b>] <br>
[<b>-I</b> <i>dir</i>] <br>
[<b>-J</b>] <br>
[<b>-K</b>] <br>
[<b>--keep-locals</b>] <br>
[<b>-L</b>] <br>
[<b>--listing-lhs-width</b>=<i>NUM</i>] <br>
[<b>--listing-lhs-width2</b>=<i>NUM</i>] <br>
[<b>--listing-rhs-width</b>=<i>NUM</i>] <br>
[<b>--listing-cont-lines</b>=<i>NUM</i>] <br>
[<b>--multibyte-handling=[allow|warn|warn-sym-only]</b>]
<br>
[<b>--no-pad-sections</b>] <br>
[<b>-o</b> <i>objfile</i>] [<b>-R</b>] <br>
[<b>--scfi=experimental</b>] <br>
[<b>--sectname-subst</b>] <br>
[<b>--size-check=[error|warning]</b>] <br>
[<b>--statistics</b>] <br>
[<b>-v</b>] [<b>-version</b>] [<b>--version</b>] <br>
[<b>-W</b>] [<b>--no-warn</b>] [<b>--warn</b>]
[<b>--fatal-warnings</b>] <br>
[<b>-w</b>] [<b>-x</b>] <br>
[<b>-Z</b>] [<b>@</b><i>FILE</i>] <br>
[<i>target-options</i>] <br>
[<b>--</b>|<i>files</i> ...]</p>

<h2>TARGET
<a name="TARGET"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em"><i>Target
AArch64 options:</i> <br>
[<b>-EB</b>|<b>-EL</b>] <br>
[<b>-mabi</b>=<i>ABI</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target Alpha
options:</i> <br>
[<b>-m</b><i>cpu</i>] <br>
[<b>-mdebug</b> | <b>-no-mdebug</b>] <br>
[<b>-replace</b> | <b>-noreplace</b>] <br>
[<b>-relax</b>] [<b>-g</b>] [<b>-G</b><i>size</i>] <br>
[<b>-F</b>] [<b>-32addr</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target ARC
options:</i> <br>
[<b>-mcpu=</b><i>cpu</i>] <br>

[<b>-mA6</b>|<b>-mARC600</b>|<b>-mARC601</b>|<b>-mA7</b>|<b>-mARC700</b>|<b>-mEM</b>|<b>-mHS</b>]
<br>
[<b>-mcode-density</b>] <br>
[<b>-mrelax</b>] <br>
[<b>-EB</b>|<b>-EL</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target ARM
options:</i> <br>
[<b>-mcpu</b>=<i>processor</i>[+<i>extension</i>...]] <br>
[<b>-march</b>=<i>architecture</i>[+<i>extension</i>...]]
<br>
[<b>-mfpu</b>=<i>floating-point-format</i>] <br>
[<b>-mfloat-abi</b>=<i>abi</i>] <br>
[<b>-meabi</b>=<i>ver</i>] <br>
[<b>-mthumb</b>] <br>
[<b>-EB</b>|<b>-EL</b>] <br>
[<b>-mapcs-32</b>|<b>-mapcs-26</b>|<b>-mapcs-float</b>|
<b><br>
-mapcs-reentrant</b>] <br>
[<b>-mthumb-interwork</b>] [<b>-k</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
Blackfin options:</i> <br>
[<b>-mcpu</b>=<i>processor</i>[-<i>sirevision</i>]] <br>
[<b>-mfdpic</b>] <br>
[<b>-mno-fdpic</b>] <br>
[<b>-mnopic</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target BPF
options:</i> <br>
[<b>-EL</b>] [<b>-EB</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target CRIS
options:</i> <br>
[<b>--underscore</b> | <b>--no-underscore</b>] <br>
[<b>--pic</b>] [<b>-N</b>] <br>
[<b>--emulation=criself</b> | <b>--emulation=crisaout</b>]
<br>
[<b>--march=v0_v10</b> | <b>--march=v10</b> |
<b>--march=v32</b> | <b>--march=common_v10_v32</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target C-SKY
options:</i> <br>
[<b>-march=</b><i>arch</i>] [<b>-mcpu=</b><i>cpu</i>] <br>
[<b>-EL</b>] [<b>-mlittle-endian</b>] [<b>-EB</b>]
[<b>-mbig-endian</b>] <br>
[<b>-fpic</b>] [<b>-pic</b>] <br>
[<b>-mljump</b>] [<b>-mno-ljump</b>] <br>
[<b>-force2bsr</b>] [<b>-mforce2bsr</b>]
[<b>-no-force2bsr</b>] [<b>-mno-force2bsr</b>] <br>
[<b>-jsri2bsr</b>] [<b>-mjsri2bsr</b>] [<b>-no-jsri2bsr</b>
] [<b>-mno-jsri2bsr</b>] <br>
[<b>-mnolrw</b> ] [<b>-mno-lrw</b>] <br>
[<b>-melrw</b>] [<b>-mno-elrw</b>] <br>
[<b>-mlaf</b> ] [<b>-mliterals-after-func</b>] <br>
[<b>-mno-laf</b>] [<b>-mno-literals-after-func</b>] <br>
[<b>-mlabr</b>] [<b>-mliterals-after-br</b>] <br>
[<b>-mno-labr</b>] [<b>-mnoliterals-after-br</b>] <br>
[<b>-mistack</b>] [<b>-mno-istack</b>] <br>
[<b>-mhard-float</b>] [<b>-mmp</b>] [<b>-mcp</b>]
[<b>-mcache</b>] <br>
[<b>-msecurity</b>] [<b>-mtrust</b>] <br>
[<b>-mdsp</b>] [<b>-medsp</b>] [<b>-mvdsp</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target D10V
options:</i> <br>
[<b>-O</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target D30V
options:</i> <br>
[<b>-O</b>|<b>-n</b>|<b>-N</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
EPIPHANY options:</i> <br>
[<b>-mepiphany</b>|<b>-mepiphany16</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target H8/300
options:</i> <br>
[-h-tick-hex]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target i386
options:</i> <br>
[<b>--32</b>|<b>--x32</b>|<b>--64</b>] [<b>-n</b>] <br>
[<b>-march</b>=<i>CPU</i>[+<i>EXTENSION</i>...]]
[<b>-mtune</b>=<i>CPU</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target IA-64
options:</i> <br>
[<b>-mconstant-gp</b>|<b>-mauto-pic</b>] <br>
[<b>-milp32</b>|<b>-milp64</b>|<b>-mlp64</b>|<b>-mp64</b>]
<br>
[<b>-mle</b>|<b>mbe</b>] <br>
[<b>-mtune=itanium1</b>|<b>-mtune=itanium2</b>] <br>
[<b>-munwind-check=warning</b>|<b>-munwind-check=error</b>]
<br>

[<b>-mhint.b=ok</b>|<b>-mhint.b=warning</b>|<b>-mhint.b=error</b>]
<br>
[<b>-x</b>|<b>-xexplicit</b>] [<b>-xauto</b>]
[<b>-xdebug</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target IP2K
options:</i> <br>
[<b>-mip2022</b>|<b>-mip2022ext</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target M32C
options:</i> <br>
[<b>-m32c</b>|<b>-m16c</b>] [-relax] [-h-tick-hex]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target M32R
options:</i> <br>

[<b>--m32rx</b>|<b>--[no-]warn-explicit-parallel-conflicts</b>|
<b><br>
--W[n]p</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target M680X0
options:</i> <br>
[<b>-l</b>]
[<b>-m68000</b>|<b>-m68010</b>|<b>-m68020</b>|...]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
M68HC11 options:</i> <br>

[<b>-m68hc11</b>|<b>-m68hc12</b>|<b>-m68hcs12</b>|<b>-mm9s12x</b>|<b>-mm9s12xg</b>]
<br>
[<b>-mshort</b>|<b>-mlong</b>] <br>
[<b>-mshort-double</b>|<b>-mlong-double</b>] <br>
[<b>--force-long-branches</b>] [<b>--short-branches</b>]
<br>
[<b>--strict-direct-mode</b>] [<b>--print-insn-syntax</b>]
<br>
[<b>--print-opcodes</b>] [<b>--generate-example</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target MCORE
options:</i> <br>
[<b>-jsri2bsr</b>] [<b>-sifilter</b>] [<b>-relax</b>] <br>
[<b>-mcpu=[210|340]</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target Meta
options:</i> <br>
[<b>-mcpu=</b><i>cpu</i>] [<b>-mfpu=</b><i>cpu</i>]
[<b>-mdsp=</b><i>cpu</i>] <i>Target MICROBLAZE options:</i>
<br>
[<b>-mlittle-endian</b>] [<b>-mbig-endian</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target MIPS
options:</i> <br>
[<b>-nocpp</b>] [<b>-EL</b>] [<b>-EB</b>]
[<b>-O</b>[<i>optimization level</i>]] <br>
[<b>-g</b>[<i>debug level</i>]] [<b>-G</b> <i>num</i>]
[<b>-KPIC</b>] [<b>-call_shared</b>] <br>
[<b>-non_shared</b>] [<b>-xgot</b> [<b>-mvxworks-pic</b>]
<br>
[<b>-mabi</b>=<i>ABI</i>] [<b>-32</b>] [<b>-n32</b>]
[<b>-64</b>] [<b>-mfp32</b>] [<b>-mgp32</b>] <br>
[<b>-mfp64</b>] [<b>-mgp64</b>] [<b>-mfpxx</b>] <br>
[<b>-modd-spreg</b>] [<b>-mno-odd-spreg</b>] <br>
[<b>-march</b>=<i>CPU</i>] [<b>-mtune</b>=<i>CPU</i>]
[<b>-mips1</b>] [<b>-mips2</b>] <br>
[<b>-mips3</b>] [<b>-mips4</b>] [<b>-mips5</b>]
[<b>-mips32</b>] [<b>-mips32r2</b>] <br>
[<b>-mips32r3</b>] [<b>-mips32r5</b>] [<b>-mips32r6</b>]
[<b>-mips64</b>] [<b>-mips64r2</b>] <br>
[<b>-mips64r3</b>] [<b>-mips64r5</b>] [<b>-mips64r6</b>]
<br>
[<b>-construct-floats</b>] [<b>-no-construct-floats</b>]
<br>
[<b>-mignore-branch-isa</b>] [<b>-mno-ignore-branch-isa</b>]
<br>
[<b>-mnan=</b><i>encoding</i>] <br>
[<b>-trap</b>] [<b>-no-break</b>] [<b>-break</b>]
[<b>-no-trap</b>] <br>
[<b>-mips16</b>] [<b>-no-mips16</b>] <br>
[<b>-mmips16e2</b>] [<b>-mno-mips16e2</b>] <br>
[<b>-mmicromips</b>] [<b>-mno-micromips</b>] <br>
[<b>-msmartmips</b>] [<b>-mno-smartmips</b>] <br>
[<b>-mips3d</b>] [<b>-no-mips3d</b>] <br>
[<b>-mdmx</b>] [<b>-no-mdmx</b>] <br>
[<b>-mdsp</b>] [<b>-mno-dsp</b>] <br>
[<b>-mdspr2</b>] [<b>-mno-dspr2</b>] <br>
[<b>-mdspr3</b>] [<b>-mno-dspr3</b>] <br>
[<b>-mmsa</b>] [<b>-mno-msa</b>] <br>
[<b>-mxpa</b>] [<b>-mno-xpa</b>] <br>
[<b>-mmt</b>] [<b>-mno-mt</b>] <br>
[<b>-mmcu</b>] [<b>-mno-mcu</b>] <br>
[<b>-mcrc</b>] [<b>-mno-crc</b>] <br>
[<b>-mginv</b>] [<b>-mno-ginv</b>] <br>
[<b>-mloongson-mmi</b>] [<b>-mno-loongson-mmi</b>] <br>
[<b>-mloongson-cam</b>] [<b>-mno-loongson-cam</b>] <br>
[<b>-mloongson-ext</b>] [<b>-mno-loongson-ext</b>] <br>
[<b>-mloongson-ext2</b>] [<b>-mno-loongson-ext2</b>] <br>
[<b>-minsn32</b>] [<b>-mno-insn32</b>] <br>
[<b>-mfix7000</b>] [<b>-mno-fix7000</b>] <br>
[<b>-mfix-rm7000</b>] [<b>-mno-fix-rm7000</b>] <br>
[<b>-mfix-vr4120</b>] [<b>-mno-fix-vr4120</b>] <br>
[<b>-mfix-vr4130</b>] [<b>-mno-fix-vr4130</b>] <br>
[<b>-mfix-r5900</b>] [<b>-mno-fix-r5900</b>] <br>
[<b>-mdebug</b>] [<b>-no-mdebug</b>] <br>
[<b>-mpdr</b>] [<b>-mno-pdr</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target MMIX
options:</i> <br>
[<b>--fixed-special-register-names</b>]
[<b>--globalize-symbols</b>] <br>
[<b>--gnu-syntax</b>] [<b>--relax</b>]
[<b>--no-predefined-symbols</b>] <br>
[<b>--no-expand</b>] [<b>--no-merge-gregs</b>] [<b>-x</b>]
<br>
[<b>--linker-allocated-gregs</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target NDS32
options:</i> <br>
[<b>-EL</b>] [<b>-EB</b>] [<b>-O</b>] [<b>-Os</b>]
[<b>-mcpu=</b><i>cpu</i>] <br>
[<b>-misa=</b><i>isa</i>] [<b>-mabi=</b><i>abi</i>]
[<b>-mall-ext</b>] <br>
[<b>-m[no-]16-bit</b>] [<b>-m[no-]perf-ext</b>]
[<b>-m[no-]perf2-ext</b>] <br>
[<b>-m[no-]string-ext</b>] [<b>-m[no-]dsp-ext</b>]
[<b>-m[no-]mac</b>] [<b>-m[no-]div</b>] <br>
[<b>-m[no-]audio-isa-ext</b>] [<b>-m[no-]fpu-sp-ext</b>]
[<b>-m[no-]fpu-dp-ext</b>] <br>
[<b>-m[no-]fpu-fma</b>] [<b>-mfpu-freg=</b><i>FREG</i>]
[<b>-mreduced-regs</b>] <br>
[<b>-mfull-regs</b>] [<b>-m[no-]dx-regs</b>] [<b>-mpic</b>]
[<b>-mno-relax</b>] <br>
[<b>-mb2bb</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target PDP11
options:</i> <br>
[<b>-mpic</b>|<b>-mno-pic</b>] [<b>-mall</b>]
[<b>-mno-extensions</b>] <br>
[<b>-m</b><i>extension</i>|<b>-mno-</b><i>extension</i>]
<br>
[<b>-m</b><i>cpu</i>] [<b>-m</b><i>machine</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
picoJava options:</i> <br>
[<b>-mb</b>|<b>-me</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
PowerPC options:</i> <br>
[<b>-a32</b>|<b>-a64</b>] <br>

[<b>-mpwrx</b>|<b>-mpwr2</b>|<b>-mpwr</b>|<b>-m601</b>|<b>-mppc</b>|<b>-mppc32</b>|<b>-m603</b>|<b>-m604</b>|<b>-m403</b>|<b>-m405</b>|
<b><br>

-m440</b>|<b>-m464</b>|<b>-m476</b>|<b>-m7400</b>|<b>-m7410</b>|<b>-m7450</b>|<b>-m7455</b>|<b>-m750cl</b>|<b>-mgekko</b>|
<b><br>

-mbroadway</b>|<b>-mppc64</b>|<b>-m620</b>|<b>-me500</b>|<b>-e500x2</b>|<b>-me500mc</b>|<b>-me500mc64</b>|<b>-me5500</b>|
<b><br>

-me6500</b>|<b>-mppc64bridge</b>|<b>-mbooke</b>|<b>-mpower4</b>|<b>-mpwr4</b>|<b>-mpower5</b>|<b>-mpwr5</b>|<b>-mpwr5x</b>|
<b><br>

-mpower6</b>|<b>-mpwr6</b>|<b>-mpower7</b>|<b>-mpwr7</b>|<b>-mpower8</b>|<b>-mpwr8</b>|<b>-mpower9</b>|<b>-mpwr9-ma2</b>|
<b><br>

-mcell</b>|<b>-mspe</b>|<b>-mspe2</b>|<b>-mtitan</b>|<b>-me300</b>|<b>-mcom</b>]
<br>
[<b>-many</b>]
[<b>-maltivec</b>|<b>-mvsx</b>|<b>-mhtm</b>|<b>-mvle</b>]
<br>
[<b>-mregnames</b>|<b>-mno-regnames</b>] <br>
[<b>-mrelocatable</b>|<b>-mrelocatable-lib</b>|<b>-K
PIC</b>] [<b>-memb</b>] <br>

[<b>-mlittle</b>|<b>-mlittle-endian</b>|<b>-le</b>|<b>-mbig</b>|<b>-mbig-endian</b>|<b>-be</b>]
<br>
[<b>-msolaris</b>|<b>-mno-solaris</b>] <br>
[<b>-nops=</b><i>count</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target PRU
options:</i> <br>
[<b>-link-relax</b>] <br>
[<b>-mnolink-relax</b>] <br>
[<b>-mno-warn-regname-label</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target RISC-V
options:</i> <br>
[<b>-fpic</b>|<b>-fPIC</b>|<b>-fno-pic</b>] <br>
[<b>-march</b>=<i>ISA</i>] <br>
[<b>-mabi</b>=<i>ABI</i>] <br>
[<b>-mlittle-endian</b>|<b>-mbig-endian</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target RL78
options:</i> <br>
[<b>-mg10</b>] <br>
[<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target RX
options:</i> <br>
[<b>-mlittle-endian</b>|<b>-mbig-endian</b>] <br>
[<b>-m32bit-doubles</b>|<b>-m64bit-doubles</b>] <br>
[<b>-muse-conventional-section-names</b>] <br>
[<b>-msmall-data-limit</b>] <br>
[<b>-mpid</b>] <br>
[<b>-mrelax</b>] <br>
[<b>-mint-register=</b><i>number</i>] <br>
[<b>-mgcc-abi</b>|<b>-mrx-abi</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target s390
options:</i> <br>
[<b>-m31</b>|<b>-m64</b>] [<b>-mesa</b>|<b>-mzarch</b>]
[<b>-march</b>=<i>CPU</i>] <br>
[<b>-mregnames</b>|<b>-mno-regnames</b>] <br>
[<b>-mwarn-areg-zero</b>] <br>
[<b>-mwarn-regtype-mismatch=strict <br>
-mwarn-regtype-mismatch=relaxed <br>
-mwarn-regtype-mismatch=no <br>
-mno-warn-regtype-mismatch</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target SCORE
options:</i> <br>
[<b>-EB</b>][<b>-EL</b>][<b>-FIXDD</b>][<b>-NWARN</b>] <br>

[<b>-SCORE5</b>][<b>-SCORE5U</b>][<b>-SCORE7</b>][<b>-SCORE3</b>]
<br>
[<b>-march=score7</b>][<b>-march=score3</b>] <br>
[<b>-USE_R1</b>][<b>-KPIC</b>][<b>-O0</b>][<b>-G</b>
<i>num</i>][<b>-V</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target SPARC
options:</i> <br>

[<b>-Av6</b>|<b>-Av7</b>|<b>-Av8</b>|<b>-Aleon</b>|<b>-Asparclet</b>|<b>-Asparclite
<br>

-Av8plus</b>|<b>-Av8plusa</b>|<b>-Av8plusb</b>|<b>-Av8plusc</b>|<b>-Av8plusd
<br>

-Av8plusv</b>|<b>-Av8plusm</b>|<b>-Av9</b>|<b>-Av9a</b>|<b>-Av9b</b>|<b>-Av9c
<br>

-Av9d</b>|<b>-Av9e</b>|<b>-Av9v</b>|<b>-Av9m</b>|<b>-Asparc</b>|<b>-Asparcvis
<br>

-Asparcvis2</b>|<b>-Asparcfmaf</b>|<b>-Asparcima</b>|<b>-Asparcvis3
<br>
-Asparcvisr</b>|<b>-Asparc5</b>] <br>

[<b>-xarch=v8plus</b>|<b>-xarch=v8plusa</b>]|<b>-xarch=v8plusb</b>|<b>-xarch=v8plusc
<br>

-xarch=v8plusd</b>|<b>-xarch=v8plusv</b>|<b>-xarch=v8plusm</b>|<b>-xarch=v9
<br>

-xarch=v9a</b>|<b>-xarch=v9b</b>|<b>-xarch=v9c</b>|<b>-xarch=v9d</b>|<b>-xarch=v9e
<br>

-xarch=v9v</b>|<b>-xarch=v9m</b>|<b>-xarch=sparc</b>|<b>-xarch=sparcvis
<br>

-xarch=sparcvis2</b>|<b>-xarch=sparcfmaf</b>|<b>-xarch=sparcima
<br>

-xarch=sparcvis3</b>|<b>-xarch=sparcvisr</b>|<b>-xarch=sparc5
<br>
-bump</b>] <br>
[<b>-32</b>|<b>-64</b>] <br>

[<b>--enforce-aligned-data</b>][<b>--dcti-couples-detect</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target TIC54X
options:</i> <br>
[<b>-mcpu=54[123589]</b>|<b>-mcpu=54[56]lp</b>]
[<b>-mfar-mode</b>|<b>-mf</b>] <br>
[<b>-merrors-to-file</b> <i>&lt;filename&gt;</i>|<b>-me</b>
<i>&lt;filename&gt;</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target TIC6X
options:</i> <br>
[<b>-march=</b><i>arch</i>]
[<b>-mbig-endian</b>|<b>-mlittle-endian</b>] <br>
[<b>-mdsbt</b>|<b>-mno-dsbt</b>]
[<b>-mpid=no</b>|<b>-mpid=near</b>|<b>-mpid=far</b>] <br>
[<b>-mpic</b>|<b>-mno-pic</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target
TILE-Gx options:</i> <br>
[<b>-m32</b>|<b>-m64</b>][<b>-EB</b>][<b>-EL</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target Visium
options:</i> <br>
[<b>-mtune=</b><i>arch</i>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target Xtensa
options:</i> <br>
[<b>--[no-]text-section-literals</b>]
[<b>--[no-]auto-litpools</b>] <br>
[<b>--[no-]absolute-literals</b>] <br>
[<b>--[no-]target-align</b>] [<b>--[no-]longcalls</b>] <br>
[<b>--[no-]transform</b>] <br>
[<b>--rename-section</b> <i>oldname</i>=<i>newname</i>] <br>
[<b>--[no-]trampolines</b>] <br>
[<b>--abi-windowed</b>|<b>--abi-call0</b>]</p>

<p style="margin-left:9%; margin-top: 1em"><i>Target Z80
options:</i> <br>
[<b>-march=</b><i>CPU[-EXT][+EXT]</i>] <br>
[<b>-local-prefix=</b><i>PREFIX</i>] <br>
[<b>-colonless</b>] <br>
[<b>-sdcc</b>] <br>
[<b>-fp-s=</b><i>FORMAT</i>] <br>
[<b>-fp-d=</b><i>FORMAT</i>]</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">GNU <b>as</b> is
really a family of assemblers. If you use (or have used) the
GNU assembler on one architecture, you should find a fairly
similar environment when you use it on another architecture.
Each version has much in common with the others, including
object file formats, most assembler directives (often called
<i>pseudo-ops</i>) and assembler syntax.</p>

<p style="margin-left:9%; margin-top: 1em"><b>as</b> is
primarily intended to assemble the output of the GNU C
compiler &quot;gcc&quot; for use by the linker
&quot;ld&quot;. Nevertheless, we&rsquo;ve tried to make
<b>as</b> assemble correctly everything that other
assemblers for the same machine would assemble. Any
exceptions are documented explicitly. This doesn&rsquo;t
mean <b>as</b> always uses the same syntax as another
assembler for the same architecture; for example, we know of
several incompatible versions of 680x0 assembly language
syntax.</p>

<p style="margin-left:9%; margin-top: 1em">Each time you
run <b>as</b> it assembles exactly one source program. The
source program is made up of one or more files. (The
standard input is also a file.)</p>

<p style="margin-left:9%; margin-top: 1em">You give
<b>as</b> a command line that has zero or more input file
names. The input files are read (from left file name to
right). A command-line argument (in any position) that has
no special meaning is taken to be an input file name.</p>

<p style="margin-left:9%; margin-top: 1em">If you give
<b>as</b> no file names it attempts to read one input file
from the <b>as</b> standard input, which is normally your
terminal. You may have to type <b>ctl-D</b> to tell
<b>as</b> there is no more program to assemble.</p>

<p style="margin-left:9%; margin-top: 1em">Use <b>--</b> if
you need to explicitly name the standard input file in your
command line.</p>

<p style="margin-left:9%; margin-top: 1em">If the source is
empty, <b>as</b> produces a small, empty object file.</p>

<p style="margin-left:9%; margin-top: 1em"><b>as</b> may
write warnings and error messages to the standard error file
(usually your terminal). This should not happen when a
compiler runs <b>as</b> automatically. Warnings report an
assumption made so that <b>as</b> could keep assembling a
flawed program; errors report a grave problem that stops the
assembly.</p>

<p style="margin-left:9%; margin-top: 1em">If you are
invoking <b>as</b> via the GNU C compiler, you can use the
<b>-Wa</b> option to pass arguments through to the
assembler. The assembler arguments must be separated from
each other (and the <b>-Wa</b>) by commas. For example:</p>

<p style="margin-left:9%; margin-top: 1em">gcc -c -g -O
-Wa,-alh,-L file.c</p>

<p style="margin-left:9%; margin-top: 1em">This passes two
options to the assembler: <b>-alh</b> (emit a listing to
standard output with high-level and assembly source) and
<b>-L</b> (retain local symbols in the symbol table).</p>

<p style="margin-left:9%; margin-top: 1em">Usually you do
not need to use this <b>-Wa</b> mechanism, since many
compiler command-line options are automatically passed to
the assembler by the compiler. (You can call the GNU
compiler driver with the <b>-v</b> option to see precisely
what options it passes to each compilation pass, including
the assembler.)</p>

<h2>OPTIONS
<a name="OPTIONS"></a>
</h2>



<p style="margin-left:9%; margin-top: 1em"><b>@</b><i>file</i></p>

<p style="margin-left:14%;">Read command-line options from
<i>file</i>. The options read are inserted in place of the
original @<i>file</i> option. If <i>file</i> does not exist,
or cannot be read, then the option will be treated
literally, and not removed.</p>

<p style="margin-left:14%; margin-top: 1em">Options in
<i>file</i> are separated by whitespace. A whitespace
character may be included in an option by surrounding the
entire option in either single or double quotes. Any
character (including a backslash) may be included by
prefixing the character to be included with a backslash. The
<i>file</i> may itself contain additional @<i>file</i>
options; any such options will be processed recursively.</p>

<p style="margin-left:9%;"><b>-a[cdghilmns]</b></p>

<p style="margin-left:14%;">Turn on listings, in any of a
variety of ways:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-ac</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>omit false conditionals</p></td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-ad</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>omit debugging directives</p></td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-ag</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>include general information, like as version and options
passed</p> </td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-ah</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>include high-level source</p></td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-al</b></p></td>
<td width="1%"></td>
<td width="81%">


<p>include assembly</p></td></tr>
</table>

<p style="margin-left:14%;"><b>-ali</b></p>

<p style="margin-left:19%;">include assembly with ginsn</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-am</b></p></td>
<td width="1%"></td>
<td width="31%">


<p>include macro expansions</p></td>
<td width="50%">
</td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-an</b></p></td>
<td width="1%"></td>
<td width="31%">


<p>omit forms processing</p></td>
<td width="50%">
</td></tr>
<tr valign="top" align="left">
<td width="14%"></td>
<td width="4%">


<p><b>-as</b></p></td>
<td width="1%"></td>
<td width="31%">


<p>include symbols</p></td>
<td width="50%">
</td></tr>
</table>

<p style="margin-left:14%;"><b>=file</b></p>

<p style="margin-left:19%;">set the name of the listing
file</p>

<p style="margin-left:14%; margin-top: 1em">You may combine
these options; for example, use <b>-aln</b> for assembly
listing without forms processing. The <b>=file</b> option,
if used, must be the last one. By itself, <b>-a</b> defaults
to <b>-ahls</b>.</p>

<p style="margin-left:9%;"><b>--alternate</b></p>

<p style="margin-left:14%;">Begin in alternate macro
mode.</p>


<p style="margin-left:9%;"><b>--compress-debug-sections</b></p>

<p style="margin-left:14%;">Compress DWARF debug sections
using zlib with SHF_COMPRESSED from the ELF ABI. The
resulting object file may not be compatible with older
linkers and object file utilities. Note if compression would
make a given section <i>larger</i> then it is not
compressed.</p>


<p style="margin-left:9%;"><b>--compress-debug-sections=none
<br>
--compress-debug-sections=zlib <br>
--compress-debug-sections=zlib-gnu <br>
--compress-debug-sections=zlib-gabi <br>
--compress-debug-sections=zstd</b></p>

<p style="margin-left:14%;">These options control how DWARF
debug sections are compressed.
<b>--compress-debug-sections=none</b> is equivalent to
<b>--nocompress-debug-sections</b>.
<b>--compress-debug-sections=zlib</b> and
<b>--compress-debug-sections=zlib-gabi</b> are equivalent to
<b>--compress-debug-sections</b>.
<b>--compress-debug-sections=zlib-gnu</b> compresses DWARF
debug sections using the obsoleted zlib-gnu format. The
debug sections are renamed to begin with <b>.zdebug</b>.
<b>--compress-debug-sections=zstd</b> compresses DWARF debug
sections using zstd. Note - if compression would actually
make a section <i>larger</i>, then it is not compressed nor
renamed.</p>


<p style="margin-left:9%;"><b>--nocompress-debug-sections</b></p>

<p style="margin-left:14%;">Do not compress DWARF debug
sections. This is usually the default for all targets except
the x86/x86_64, but a configure time option can be used to
override this.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-D</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>Enable debugging in target specific backends, if
supported. Otherwise ignored. Even if ignored, this option
is accepted for script compatibility with calls to other
assemblers.</p> </td></tr>
</table>

<p style="margin-left:9%;"><b>--debug-prefix-map</b>
<i>old</i><b>=</b><i>new</i></p>

<p style="margin-left:14%;">When assembling files in
directory <i>old</i>, record debugging information
describing them as in <i>new</i> instead.</p>

<p style="margin-left:9%;"><b>--defsym</b>
<i>sym</i><b>=</b><i>value</i></p>

<p style="margin-left:14%;">Define the symbol <i>sym</i> to
be <i>value</i> before assembling the input file.
<i>value</i> must be an integer constant. As in C, a leading
<b>0x</b> indicates a hexadecimal value, and a leading
<b>0</b> indicates an octal value. The value of the symbol
can be overridden inside a source file via the use of a
&quot;.set&quot; pseudo-op.</p>

<p style="margin-left:9%;"><b>--dump-config</b></p>

<p style="margin-left:14%;">Displays how the assembler is
configured and then exits.</p>

<p style="margin-left:9%;"><b>--elf-stt-common=no <br>
--elf-stt-common=yes</b></p>

<p style="margin-left:14%;">These options control whether
the ELF assembler should generate common symbols with the
&quot;STT_COMMON&quot; type. The default can be controlled
by a configure option <b>--enable-elf-stt-common</b>.</p>


<p style="margin-left:9%;"><b>--emulation=</b><i>name</i></p>

<p style="margin-left:14%;">If the assembler is configured
to support multiple different target configurations then
this option can be used to select the desired form.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-f</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>&quot;fast&quot;---skip whitespace and comment
preprocessing (assume source is compiler output).</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-g</b></p></td>
<td width="2%"></td>
<td width="86%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>--gen-debug</b></p>

<p style="margin-left:14%;">Generate debugging information
for each assembler source line using whichever debug format
is preferred by the target. This currently means either
STABS, ECOFF or DWARF2. When the debug format is DWARF then
a &quot;.debug_info&quot; and &quot;.debug_line&quot;
section is only emitted when the assembly file doesn&rsquo;t
generate one itself.</p>

<p style="margin-left:9%;"><b>--gstabs</b></p>

<p style="margin-left:14%;">Generate stabs debugging
information for each assembler line. This may help debugging
assembler code, if the debugger can handle it.</p>

<p style="margin-left:9%;"><b>--gstabs+</b></p>

<p style="margin-left:14%;">Generate stabs debugging
information for each assembler line, with GNU extensions
that probably only gdb can handle, and that could make other
debuggers crash or refuse to read your program. This may
help debugging assembler code. Currently the only GNU
extension is the location of the current working directory
at assembling time.</p>

<p style="margin-left:9%;"><b>--gdwarf-2</b></p>

<p style="margin-left:14%;">Generate DWARF2 debugging
information for each assembler line. This may help debugging
assembler code, if the debugger can handle it. Note---this
option is only supported by some targets, not all of
them.</p>

<p style="margin-left:9%;"><b>--gdwarf-3</b></p>

<p style="margin-left:14%;">This option is the same as the
<b>--gdwarf-2</b> option, except that it allows for the
possibility of the generation of extra debug information as
per version 3 of the DWARF specification. Note - enabling
this option does not guarantee the generation of any extra
information, the choice to do so is on a per target
basis.</p>

<p style="margin-left:9%;"><b>--gdwarf-4</b></p>

<p style="margin-left:14%;">This option is the same as the
<b>--gdwarf-2</b> option, except that it allows for the
possibility of the generation of extra debug information as
per version 4 of the DWARF specification. Note - enabling
this option does not guarantee the generation of any extra
information, the choice to do so is on a per target
basis.</p>

<p style="margin-left:9%;"><b>--gdwarf-5</b></p>

<p style="margin-left:14%;">This option is the same as the
<b>--gdwarf-2</b> option, except that it allows for the
possibility of the generation of extra debug information as
per version 5 of the DWARF specification. Note - enabling
this option does not guarantee the generation of any extra
information, the choice to do so is on a per target
basis.</p>

<p style="margin-left:9%;"><b>--gdwarf-sections</b></p>

<p style="margin-left:14%;">Instead of creating a
.debug_line section, create a series of
.debug_line.<i>foo</i> sections where <i>foo</i> is the name
of the corresponding code section. For example a code
section called <i>.text.func</i> will have its dwarf line
number information placed into a section called
<i>.debug_line.text.func</i>. If the code section is just
called <i>.text</i> then debug line section will still be
called just <i>.debug_line</i> without any suffix.</p>


<p style="margin-left:9%;"><b>--gdwarf-cie-version=</b><i>version</i></p>

<p style="margin-left:14%;">Control which version of DWARF
Common Information Entries (CIEs) are produced. When this
flag is not specified the default is version 1, though some
targets can modify this default. Other possible values for
<i>version</i> are 3 or 4.</p>


<p style="margin-left:9%;"><b>--generate-missing-build-notes=yes
<br>
--generate-missing-build-notes=no</b></p>

<p style="margin-left:14%;">These options control whether
the ELF assembler should generate GNU Build attribute notes
if none are present in the input sources. The default can be
controlled by the <b>--enable-generate-build-notes</b>
configure option.</p>

<p style="margin-left:9%;"><b>--gsframe <br>
--gsframe</b></p>

<p style="margin-left:14%;">Create <i>.sframe</i> section
from CFI directives.</p>

<p style="margin-left:9%;"><b>--hash-size</b> <i>N</i></p>

<p style="margin-left:14%;">Ignored. Supported for command
line compatibility with other assemblers.</p>

<p style="margin-left:9%;"><b>--help</b></p>

<p style="margin-left:14%;">Print a summary of the
command-line options and exit.</p>

<p style="margin-left:9%;"><b>--target-help</b></p>

<p style="margin-left:14%;">Print a summary of all target
specific options and exit.</p>

<p style="margin-left:9%;"><b>--info</b></p>

<p style="margin-left:14%;">Don&rsquo;t suppress
informational messages.</p>

<p style="margin-left:9%;"><b>--no-info</b></p>

<p style="margin-left:14%;">Suppress informational
messages.</p>

<p style="margin-left:9%;"><b>-I</b> <i>dir</i></p>

<p style="margin-left:14%;">Add directory <i>dir</i> to the
search list for &quot;.include&quot; directives.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-J</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>Don&rsquo;t warn about signed overflow.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-K</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>Issue warnings when difference tables altered for long
displacements.</p> </td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-L</b></p></td>
<td width="2%"></td>
<td width="86%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>--keep-locals</b></p>

<p style="margin-left:14%;">Keep (in the symbol table)
local symbols. These symbols start with system-specific
local label prefixes, typically <b>.L</b> for ELF systems or
<b>L</b> for traditional a.out systems.</p>


<p style="margin-left:9%;"><b>--listing-lhs-width=</b><i>number</i></p>

<p style="margin-left:14%;">Set the maximum width, in
words, of the output data column for an assembler listing to
<i>number</i>.</p>


<p style="margin-left:9%;"><b>--listing-lhs-width2=</b><i>number</i></p>

<p style="margin-left:14%;">Set the maximum width, in
words, of the output data column for continuation lines in
an assembler listing to <i>number</i>.</p>


<p style="margin-left:9%;"><b>--listing-rhs-width=</b><i>number</i></p>

<p style="margin-left:14%;">Set the maximum width of an
input source line, as displayed in a listing, to
<i>number</i> bytes.</p>


<p style="margin-left:9%;"><b>--listing-cont-lines=</b><i>number</i></p>

<p style="margin-left:14%;">Set the maximum number of lines
printed in a listing for a single line of input to
<i>number</i> + 1.</p>

<p style="margin-left:9%;"><b>--multibyte-handling=allow
<br>
--multibyte-handling=warn <br>
--multibyte-handling=warn-sym-only <br>
--multibyte-handling=warn_sym_only</b></p>

<p style="margin-left:14%;">Controls how the assembler
handles multibyte characters in the input. The default
(which can be restored by using the <b>allow</b> argument)
is to allow such characters without complaint. Using the
<b>warn</b> argument will make the assembler generate a
warning message whenever any multibyte character is
encountered. Using the <b>warn-sym-only</b> argument will
only cause a warning to be generated when a symbol is
defined with a name that contains multibyte characters.
(References to undefined symbols will not generate a
warning).</p>

<p style="margin-left:9%;"><b>--no-pad-sections</b></p>

<p style="margin-left:14%;">Stop the assembler for padding
the ends of output sections to the alignment of that
section. The default is to pad the sections, but this can
waste space which might be needed on targets which have
tight memory constraints.</p>

<p style="margin-left:9%;"><b>-o</b> <i>objfile</i></p>

<p style="margin-left:14%;">Name the object-file output
from <b>as</b> <i>objfile</i>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-R</b></p></td>
<td width="2%"></td>
<td width="57%">


<p>Fold the data section into the text section.</p></td>
<td width="29%">
</td></tr>
</table>


<p style="margin-left:9%;"><b>--reduce-memory-overheads</b></p>

<p style="margin-left:14%;">Ignored. Supported for
compatibility with tools that pass the same option to both
the assembler and the linker.</p>

<p style="margin-left:9%;"><b>--scfi=experimental</b></p>

<p style="margin-left:14%;">This option controls whether
the assembler should synthesize CFI for hand-written input.
If the input already contains some synthesizable CFI
directives, the assembler ignores them and emits a warning.
Note that &quot;--scfi=experimental&quot; is not intended to
be used for compiler-generated code, including inline
assembly. This experimental support is work in progress.
Only System V AMD64 ABI is supported.</p>

<p style="margin-left:14%; margin-top: 1em">Each input
function in assembly must begin with the &quot;.type&quot;
directive, and should ideally be closed off using a
&quot;.size&quot; directive. When using SCFI, each
&quot;.type&quot; directive prompts GAS to start a new FDE
(a.k.a., Function Descriptor Entry). This implies that with
each &quot;.type&quot; directive, a previous block of
instructions, if any, is finalised as a distinct FDE.</p>

<p style="margin-left:9%;"><b>--sectname-subst</b></p>

<p style="margin-left:14%;">Honor substitution sequences in
section names.</p>

<p style="margin-left:9%;"><b>--size-check=error <br>
--size-check=warning</b></p>

<p style="margin-left:14%;">Issue an error or warning for
invalid ELF .size directive.</p>

<p style="margin-left:9%;"><b>--statistics</b></p>

<p style="margin-left:14%;">Print the maximum space (in
bytes) and total time (in seconds) used by assembly.</p>


<p style="margin-left:9%;"><b>--strip-local-absolute</b></p>

<p style="margin-left:14%;">Remove local absolute symbols
from the outgoing symbol table.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-v</b></p></td>
<td width="88%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>-version</b></p>

<p style="margin-left:14%;">Print the <b>as</b>
version.</p>

<p style="margin-left:9%;"><b>--version</b></p>

<p style="margin-left:14%;">Print the <b>as</b> version and
exit.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-W</b></p></td>
<td width="88%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>--no-warn</b></p>

<p style="margin-left:14%;">Suppress warning messages.</p>

<p style="margin-left:9%;"><b>--warn</b></p>

<p style="margin-left:14%;">Don&rsquo;t suppress warning
messages or treat them as errors.</p>

<p style="margin-left:9%;"><b>--fatal-warnings</b></p>

<p style="margin-left:14%;">Treat warnings as errors.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-w</b></p></td>
<td width="2%"></td>
<td width="54%">


<p>Ignored.</p></td>
<td width="32%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-x</b></p></td>
<td width="2%"></td>
<td width="54%">


<p>Ignored.</p></td>
<td width="32%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-Z</b></p></td>
<td width="2%"></td>
<td width="54%">


<p>Generate an object file even after errors.</p></td>
<td width="32%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>-- |</b> <i>files</i>
<b>...</b></p>

<p style="margin-left:14%;">Standard input, or source files
to assemble.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the 64-bit
mode of the ARM Architecture (AArch64).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EB</b></p></td>
<td width="1%"></td>
<td width="86%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a big-endian
processor.</p> </td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EL</b></p></td>
<td width="1%"></td>
<td width="86%">


<p>This option specifies that the output generated by the
assembler should be marked as being encoded for a
little-endian processor.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>-mabi=</b><i>abi</i></p>

<p style="margin-left:14%;">Specify which ABI the source
code uses. The recognized arguments are: &quot;ilp32&quot;
and &quot;lp64&quot;, which decides the generated object
file in ELF32 and ELF64 format respectively. The default is
&quot;lp64&quot;.</p>


<p style="margin-left:9%;"><b>-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:14%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;cortex-a34&quot;,
&quot;cortex-a35&quot;, &quot;cortex-a53&quot;,
&quot;cortex-a55&quot;, &quot;cortex-a57&quot;,
&quot;cortex-a65&quot;, &quot;cortex-a65ae&quot;,
&quot;cortex-a72&quot;, &quot;cortex-a73&quot;,
&quot;cortex-a75&quot;, &quot;cortex-a76&quot;,
&quot;cortex-a76ae&quot;, &quot;cortex-a77&quot;,
&quot;cortex-a78&quot;, &quot;cortex-a78ae&quot;,
&quot;cortex-a78c&quot;, &quot;cortex-a510&quot;,
&quot;cortex-a520&quot;, &quot;cortex-a710&quot;,
&quot;cortex-a720&quot;, &quot;ares&quot;,
&quot;exynos-m1&quot;, &quot;falkor&quot;,
&quot;neoverse-n1&quot;, &quot;neoverse-n2&quot;,
&quot;neoverse-e1&quot;, &quot;neoverse-v1&quot;,
&quot;qdf24xx&quot;, &quot;saphira&quot;,
&quot;thunderx&quot;, &quot;vulcan&quot;, &quot;xgene1&quot;
&quot;xgene2&quot;, &quot;cortex-r82&quot;,
&quot;cortex-x1&quot;, &quot;cortex-x2&quot;,
&quot;cortex-x3&quot;, and &quot;cortex-x4&quot;. The
special name &quot;all&quot; may be used to allow the
assembler to accept instructions valid for any supported
processor, including all optional extensions.</p>

<p style="margin-left:14%; margin-top: 1em">In addition to
the basic instruction set, the assembler can be told to
accept, or restrict, various extension mnemonics that extend
the processor.</p>

<p style="margin-left:14%; margin-top: 1em">If some
implementations of a particular processor can have an
extension, then then those extensions are automatically
enabled. Consequently, you will not normally have to specify
any additional extensions.</p>


<p style="margin-left:9%;"><b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:14%;">This option specifies the
target architecture. The assembler will issue an error
message if an attempt is made to assemble an instruction
which will not execute on the target architecture. The
following architecture names are recognized:
&quot;armv8-a&quot;, &quot;armv8.1-a&quot;,
&quot;armv8.2-a&quot;, &quot;armv8.3-a&quot;,
&quot;armv8.4-a&quot; &quot;armv8.5-a&quot;,
&quot;armv8.6-a&quot;, &quot;armv8.7-a&quot;,
&quot;armv8.8-a&quot;, &quot;armv8.9-a&quot;,
&quot;armv8-r&quot;, &quot;armv9-a&quot;,
&quot;armv9.1-a&quot;, &quot;armv9.2-a&quot;,
&quot;armv9.3-a&quot;, &quot;armv9.4-a&quot; and
&quot;armv9.5-a&quot;.</p>

<p style="margin-left:14%; margin-top: 1em">If both
<b>-mcpu</b> and <b>-march</b> are specified, the assembler
will use the setting for <b>-mcpu</b>. If neither are
specified, the assembler will default to
<b>-mcpu=all</b>.</p>

<p style="margin-left:14%; margin-top: 1em">The
architecture option can be extended with the same
instruction set extension options as the <b>-mcpu</b>
option. Unlike <b>-mcpu</b>, extensions are not always
enabled by default.</p>

<p style="margin-left:9%;"><b>-mverbose-error</b></p>

<p style="margin-left:14%;">This option enables verbose
error messages for AArch64 gas. This option is enabled by
default.</p>

<p style="margin-left:9%;"><b>-mno-verbose-error</b></p>

<p style="margin-left:14%;">This option disables verbose
error messages in AArch64 gas.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an Alpha
processor. <b><br>
-m</b><i>cpu</i></p>

<p style="margin-left:14%;">This option specifies the
target processor. If an attempt is made to assemble an
instruction which will not execute on the target processor,
the assembler may either expand the instruction as a macro
or issue an error message. This option is equivalent to the
&quot;.arch&quot; directive.</p>

<p style="margin-left:14%; margin-top: 1em">The following
processor names are recognized: 21064, &quot;21064a&quot;,
21066, 21068, 21164, &quot;21164a&quot;,
&quot;21164pc&quot;, 21264, &quot;21264a&quot;,
&quot;21264b&quot;, &quot;ev4&quot;, &quot;ev5&quot;,
&quot;lca45&quot;, &quot;ev5&quot;, &quot;ev56&quot;,
&quot;pca56&quot;, &quot;ev6&quot;, &quot;ev67&quot;,
&quot;ev68&quot;. The special name &quot;all&quot; may be
used to allow the assembler to accept instructions valid for
any Alpha processor.</p>

<p style="margin-left:14%; margin-top: 1em">In order to
support existing practice in OSF/1 with respect to
&quot;.arch&quot;, and existing practice within <b>MILO</b>
(the Linux ARC bootloader), the numbered processor names
(e.g. 21064) enable the processor-specific PALcode
instructions, while the &quot;electro-vlasic&quot; names
(e.g. &quot;ev4&quot;) do not.</p>

<p style="margin-left:9%;"><b>-mdebug <br>
-no-mdebug</b></p>

<p style="margin-left:14%;">Enables or disables the
generation of &quot;.mdebug&quot; encapsulation for stabs
directives and procedure descriptors. The default is to
automatically enable &quot;.mdebug&quot; when the first
stabs directive is seen.</p>

<p style="margin-left:9%;"><b>-relax</b></p>

<p style="margin-left:14%;">This option forces all
relocations to be put into the object file, instead of
saving space and resolving some relocations at assembly
time. Note that this option does not propagate all symbol
arithmetic into the object file, because not all symbol
arithmetic can be represented. However, the option can still
be useful in specific applications.</p>

<p style="margin-left:9%;"><b>-replace <br>
-noreplace</b></p>

<p style="margin-left:14%;">Enables or disables the
optimization of procedure calls, both at assemblage and at
link time. These options are only available for VMS targets
and &quot;-replace&quot; is the default. See section 1.4.1
of the OpenVMS Linker Utility Manual.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-g</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>This option is used when the compiler generates debug
information. When <b>gcc</b> is using <b>mips-tfile</b> to
generate debug information for ECOFF, local labels must be
passed through to the object file. Otherwise this option has
no effect.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>-G</b><i>size</i></p>

<p style="margin-left:14%;">A local common symbol larger
than <i>size</i> is placed in &quot;.bss&quot;, while
smaller symbols are placed in &quot;.sbss&quot;.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-F</b></p></td>
<td width="88%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>-32addr</b></p>

<p style="margin-left:14%;">These options are ignored for
backward compatibility.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an ARC
processor. <b><br>
-mcpu=</b><i>cpu</i></p>

<p style="margin-left:14%;">This option selects the core
processor variant.</p>

<p style="margin-left:9%;"><b>-EB | -EL</b></p>

<p style="margin-left:14%;">Select either big-endian (-EB)
or little-endian (-EL) output.</p>

<p style="margin-left:9%;"><b>-mcode-density</b></p>

<p style="margin-left:14%;">Enable Code Density extension
instructions.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the ARM
processor family. <b><br>

-mcpu=</b><i>processor</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:14%;">Specify which ARM processor
variant is the target.</p>


<p style="margin-left:9%;"><b>-march=</b><i>architecture</i><b>[+</b><i>extension</i><b>...]</b></p>

<p style="margin-left:14%;">Specify which ARM architecture
variant is used by the target.</p>


<p style="margin-left:9%;"><b>-mfpu=</b><i>floating-point-format</i></p>

<p style="margin-left:14%;">Select which Floating Point
architecture is the target.</p>


<p style="margin-left:9%;"><b>-mfloat-abi=</b><i>abi</i></p>

<p style="margin-left:14%;">Select which floating point ABI
is in use.</p>

<p style="margin-left:9%;"><b>-mthumb</b></p>

<p style="margin-left:14%;">Enable Thumb only instruction
decoding.</p>

<p style="margin-left:9%;"><b>-mapcs-32 | -mapcs-26 |
-mapcs-float | -mapcs-reentrant</b></p>

<p style="margin-left:14%;">Select which procedure calling
convention is in use.</p>

<p style="margin-left:9%;"><b>-EB | -EL</b></p>

<p style="margin-left:14%;">Select either big-endian (-EB)
or little-endian (-EL) output.</p>

<p style="margin-left:9%;"><b>-mthumb-interwork</b></p>

<p style="margin-left:14%;">Specify that the code has been
generated with interworking between Thumb and ARM code in
mind.</p>

<p style="margin-left:9%;"><b>-mccs</b></p>

<p style="margin-left:14%;">Turns on CodeComposer Studio
assembly syntax compatibility mode.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-k</b></p></td>
<td width="2%"></td>
<td width="53%">


<p>Specify that PIC code has been generated.</p></td>
<td width="33%">
</td></tr>
</table>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Blackfin
processor family. <b><br>
-mcpu=</b><i>processor</i>[<b>-</b><i>sirevision</i>]</p>

<p style="margin-left:14%;">This option specifies the
target processor. The optional <i>sirevision</i> is not used
in assembler. It&rsquo;s here such that GCC can easily pass
down its &quot;-mcpu=&quot; option. The assembler will issue
an error message if an attempt is made to assemble an
instruction which will not execute on the target processor.
The following processor names are recognized:
&quot;bf504&quot;, &quot;bf506&quot;, &quot;bf512&quot;,
&quot;bf514&quot;, &quot;bf516&quot;, &quot;bf518&quot;,
&quot;bf522&quot;, &quot;bf523&quot;, &quot;bf524&quot;,
&quot;bf525&quot;, &quot;bf526&quot;, &quot;bf527&quot;,
&quot;bf531&quot;, &quot;bf532&quot;, &quot;bf533&quot;,
&quot;bf534&quot;, &quot;bf535&quot; (not implemented yet),
&quot;bf536&quot;, &quot;bf537&quot;, &quot;bf538&quot;,
&quot;bf539&quot;, &quot;bf542&quot;, &quot;bf542m&quot;,
&quot;bf544&quot;, &quot;bf544m&quot;, &quot;bf547&quot;,
&quot;bf547m&quot;, &quot;bf548&quot;, &quot;bf548m&quot;,
&quot;bf549&quot;, &quot;bf549m&quot;, &quot;bf561&quot;,
and &quot;bf592&quot;.</p>

<p style="margin-left:9%;"><b>-mfdpic</b></p>

<p style="margin-left:14%;">Assemble for the FDPIC ABI.</p>

<p style="margin-left:9%;"><b>-mno-fdpic <br>
-mnopic</b></p>

<p style="margin-left:14%;">Disable -mfdpic.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Linux
kernel BPF processor family.</p>

<p style="margin-left:9%; margin-top: 1em">@chapter BPF
Dependent Features</p>

<h3>BPF Options
<a name="BPF Options"></a>
</h3>


<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p style="margin-top: 1em"><b>-EB</b></p></td>
<td width="1%"></td>
<td width="86%">


<p style="margin-top: 1em">This option specifies that the
assembler should emit big-endian eBPF.</p></td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EL</b></p></td>
<td width="1%"></td>
<td width="86%">


<p>This option specifies that the assembler should emit
little-endian eBPF.</p></td></tr>
</table>


<p style="margin-left:9%;"><b>-mdialect=</b><i>dialect</i></p>

<p style="margin-left:14%;">This option specifies the
assembly language dialect to recognize while assembling. The
assembler supports <b>normal</b> and <b>pseudoc</b>.</p>


<p style="margin-left:9%;"><b>-misa-spec=</b><i>spec</i></p>

<p style="margin-left:14%;">This option specifies the
version of the BPF instruction set to use when assembling.
The BPF ISA versions supported are <b>v1 v2</b>, <b>v3</b>
and <b>v4</b>.</p>

<p style="margin-left:14%; margin-top: 1em">The value
<b>xbpf</b> can be specified to recognize extra instructions
that are used by GCC for testing purposes. But beware this
is not valid BPF.</p>

<p style="margin-left:9%;"><b>-mno-relax</b></p>

<p style="margin-left:14%;">This option tells the assembler
to not relax instructions.</p>

<p style="margin-left:9%; margin-top: 1em">Note that if no
endianness option is specified in the command line, the host
endianness is used. See the info pages for documentation of
the CRIS-specific options.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the C-SKY
processor family. <b><br>
-march=</b><i>archname</i></p>

<p style="margin-left:14%;">Assemble for architecture
<i>archname</i>. The <b>--help</b> option lists valid values
for <i>archname</i>.</p>

<p style="margin-left:9%;"><b>-mcpu=</b><i>cpuname</i></p>

<p style="margin-left:14%;">Assemble for architecture
<i>cpuname</i>. The <b>--help</b> option lists valid values
for <i>cpuname</i>.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EL</b></p></td>
<td width="87%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>-mlittle-endian</b></p>

<p style="margin-left:14%;">Generate little-endian
output.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EB</b></p></td>
<td width="87%">
</td></tr>
</table>


<p style="margin-left:9%; margin-top: 1em"><b>-mbig-endian</b></p>

<p style="margin-left:14%;">Generate big-endian output.</p>

<p style="margin-left:9%;"><b>-fpic <br>
-pic</b></p>

<p style="margin-left:14%;">Generate position-independent
code.</p>

<p style="margin-left:9%;"><b>-mljump <br>
-mno-ljump</b></p>

<p style="margin-left:14%;">Enable/disable transformation
of the short branch instructions &quot;jbf&quot;,
&quot;jbt&quot;, and &quot;jbr&quot; to &quot;jmpi&quot;.
This option is for V2 processors only. It is ignored on
CK801 and CK802 targets, which do not support the
&quot;jmpi&quot; instruction, and is enabled by default for
other processors.</p>

<p style="margin-left:9%;"><b>-mbranch-stub <br>
-mno-branch-stub</b></p>

<p style="margin-left:14%;">Pass through
&quot;R_CKCORE_PCREL_IMM26BY2&quot; relocations for
&quot;bsr&quot; instructions to the linker.</p>

<p style="margin-left:14%; margin-top: 1em">This option is
only available for bare-metal C-SKY V2 ELF targets, where it
is enabled by default. It cannot be used in code that will
be dynamically linked against shared libraries.</p>

<p style="margin-left:9%;"><b>-force2bsr <br>
-mforce2bsr <br>
-no-force2bsr <br>
-mno-force2bsr</b></p>

<p style="margin-left:14%;">Enable/disable transformation
of &quot;jbsr&quot; instructions to &quot;bsr&quot;. This
option is always enabled (and <b>-mno-force2bsr</b> is
ignored) for CK801/CK802 targets. It is also always enabled
when <b>-mbranch-stub</b> is in effect.</p>

<p style="margin-left:9%;"><b>-jsri2bsr <br>
-mjsri2bsr <br>
-no-jsri2bsr <br>
-mno-jsri2bsr</b></p>

<p style="margin-left:14%;">Enable/disable transformation
of &quot;jsri&quot; instructions to &quot;bsr&quot;. This
option is enabled by default.</p>

<p style="margin-left:9%;"><b>-mnolrw <br>
-mno-lrw</b></p>

<p style="margin-left:14%;">Enable/disable transformation
of &quot;lrw&quot; instructions into a
&quot;movih&quot;/&quot;ori&quot; pair.</p>

<p style="margin-left:9%;"><b>-melrw <br>
-mno-elrw</b></p>

<p style="margin-left:14%;">Enable/disable extended
&quot;lrw&quot; instructions. This option is enabled by
default for CK800-series processors.</p>

<p style="margin-left:9%;"><b>-mlaf <br>
-mliterals-after-func <br>
-mno-laf <br>
-mno-literals-after-func</b></p>

<p style="margin-left:14%;">Enable/disable placement of
literal pools after each function.</p>

<p style="margin-left:9%;"><b>-mlabr <br>
-mliterals-after-br <br>
-mno-labr <br>
-mnoliterals-after-br</b></p>

<p style="margin-left:14%;">Enable/disable placement of
literal pools after unconditional branches. This option is
enabled by default.</p>

<p style="margin-left:9%;"><b>-mistack <br>
-mno-istack</b></p>

<p style="margin-left:14%;">Enable/disable interrupt stack
instructions. This option is enabled by default on CK801,
CK802, and CK802 processors.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options explicitly enable certain optional instructions.
These features are also enabled implicitly by using
&quot;-mcpu=&quot; to specify a processor that supports it.
<b><br>
-mhard-float</b></p>

<p style="margin-left:14%;">Enable hard float
instructions.</p>

<p style="margin-left:9%;"><b>-mmp</b></p>

<p style="margin-left:14%;">Enable multiprocessor
instructions.</p>

<p style="margin-left:9%;"><b>-mcp</b></p>

<p style="margin-left:14%;">Enable coprocessor
instructions.</p>

<p style="margin-left:9%;"><b>-mcache</b></p>

<p style="margin-left:14%;">Enable cache prefetch
instruction.</p>

<p style="margin-left:9%;"><b>-msecurity</b></p>

<p style="margin-left:14%;">Enable C-SKY security
instructions.</p>

<p style="margin-left:9%;"><b>-mtrust</b></p>

<p style="margin-left:14%;">Enable C-SKY trust
instructions.</p>

<p style="margin-left:9%;"><b>-mdsp</b></p>

<p style="margin-left:14%;">Enable DSP instructions.</p>

<p style="margin-left:9%;"><b>-medsp</b></p>

<p style="margin-left:14%;">Enable enhanced DSP
instructions.</p>

<p style="margin-left:9%;"><b>-mvdsp</b></p>

<p style="margin-left:14%;">Enable vector DSP
instructions.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an Epiphany
processor. <b><br>
-mepiphany</b></p>

<p style="margin-left:14%;">Specifies that the both 32 and
16 bit instructions are allowed. This is the default
behavior.</p>

<p style="margin-left:9%;"><b>-mepiphany16</b></p>

<p style="margin-left:14%;">Restricts the permitted
instructions to just the 16 bit set.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an H8/300
processor. @chapter H8/300 Dependent Features</p>

<h3>Options
<a name="Options"></a>
</h3>


<p style="margin-left:9%; margin-top: 1em">The Renesas
H8/300 version of &quot;as&quot; has one machine-dependent
option: <b><br>
-h-tick-hex</b></p>

<p style="margin-left:14%;">Support H&rsquo;00 style hex
constants in addition to 0x00 style.</p>

<p style="margin-left:9%;"><b>-mach=</b><i>name</i></p>

<p style="margin-left:14%;">Sets the H8300 machine variant.
The following machine names are recognised:
&quot;h8300h&quot;, &quot;h8300hn&quot;, &quot;h8300s&quot;,
&quot;h8300sn&quot;, &quot;h8300sx&quot; and
&quot;h8300sxn&quot;.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an i386
processor. <b><br>
--32 | --x32 | --64</b></p>

<p style="margin-left:14%;">Select the word size, either 32
bits or 64 bits. <b>--32</b> implies Intel i386
architecture, while <b>--x32</b> and <b>--64</b> imply AMD
x86-64 architecture with 32-bit or 64-bit word-size
respectively.</p>

<p style="margin-left:14%; margin-top: 1em">These options
are only available with the ELF object file format, and
require that the necessary BFD support has been included (on
a 32-bit platform you have to add --enable-64-bit-bfd to
configure enable 64-bit usage and use x86-64 as target
platform).</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-n</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>By default, x86 GAS replaces multiple nop instructions
used for alignment within code sections with multi-byte nop
instructions such as leal 0(%esi,1),%esi. This switch
disables the optimization if a single byte nop (0x90) is
explicitly specified as the fill byte for alignment.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>--divide</b></p>

<p style="margin-left:14%;">On SVR4-derived platforms, the
character <b>/</b> is treated as a comment character, which
means that it cannot be used in expressions. The
<b>--divide</b> option turns <b>/</b> into a normal
character. This does not disable <b>/</b> at the beginning
of a line starting a comment, or affect using <b>#</b> for
starting a comment.</p>


<p style="margin-left:9%;"><b>-march=</b><i>CPU</i><b>[+</b><i>EXTENSION</i><b>...]</b></p>

<p style="margin-left:14%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;i8086&quot;, &quot;i186&quot;,
&quot;i286&quot;, &quot;i386&quot;, &quot;i486&quot;,
&quot;i586&quot;, &quot;i686&quot;, &quot;pentium&quot;,
&quot;pentiumpro&quot;, &quot;pentiumii&quot;,
&quot;pentiumiii&quot;, &quot;pentium4&quot;,
&quot;prescott&quot;, &quot;nocona&quot;, &quot;core&quot;,
&quot;core2&quot;, &quot;corei7&quot;, &quot;iamcu&quot;,
&quot;k6&quot;, &quot;k6_2&quot;, &quot;athlon&quot;,
&quot;opteron&quot;, &quot;k8&quot;, &quot;amdfam10&quot;,
&quot;bdver1&quot;, &quot;bdver2&quot;, &quot;bdver3&quot;,
&quot;bdver4&quot;, &quot;znver1&quot;, &quot;znver2&quot;,
&quot;znver3&quot;, &quot;znver4&quot;, &quot;znver5&quot;,
&quot;btver1&quot;, &quot;btver2&quot;,
&quot;generic32&quot; and &quot;generic64&quot;.</p>

<p style="margin-left:14%; margin-top: 1em">In addition to
the basic instruction set, the assembler can be told to
accept various extension mnemonics. For example,
&quot;-march=i686+sse4+vmx&quot; extends <i>i686</i> with
<i>sse4</i> and <i>vmx</i>. The following extensions are
currently supported: 8087, 287, 387, 687, &quot;cmov&quot;,
&quot;fxsr&quot;, &quot;mmx&quot;, &quot;sse&quot;,
&quot;sse2&quot;, &quot;sse3&quot;, &quot;sse4a&quot;,
&quot;ssse3&quot;, &quot;sse4.1&quot;, &quot;sse4.2&quot;,
&quot;sse4&quot;, &quot;avx&quot;, &quot;avx2&quot;,
&quot;lahf_sahf&quot;, &quot;monitor&quot;, &quot;adx&quot;,
&quot;rdseed&quot;, &quot;prfchw&quot;, &quot;smap&quot;,
&quot;mpx&quot;, &quot;sha&quot;, &quot;rdpid&quot;,
&quot;ptwrite&quot;, &quot;cet&quot;, &quot;gfni&quot;,
&quot;vaes&quot;, &quot;vpclmulqdq&quot;,
&quot;prefetchwt1&quot;, &quot;clflushopt&quot;,
&quot;se1&quot;, &quot;clwb&quot;, &quot;movdiri&quot;,
&quot;movdir64b&quot;, &quot;enqcmd&quot;,
&quot;serialize&quot;, &quot;tsxldtrk&quot;, &quot;kl&quot;,
&quot;widekl&quot;, &quot;hreset&quot;, &quot;avx512f&quot;,
&quot;avx512cd&quot;, &quot;avx512er&quot;,
&quot;avx512pf&quot;, &quot;avx512vl&quot;,
&quot;avx512bw&quot;, &quot;avx512dq&quot;,
&quot;avx512ifma&quot;, &quot;avx512vbmi&quot;,
&quot;avx512_4fmaps&quot;, &quot;avx512_4vnniw&quot;,
&quot;avx512_vpopcntdq&quot;, &quot;avx512_vbmi2&quot;,
&quot;avx512_vnni&quot;, &quot;avx512_bitalg&quot;,
&quot;avx512_vp2intersect&quot;, &quot;tdx&quot;,
&quot;avx512_bf16&quot;, &quot;avx_vnni&quot;,
&quot;avx512_fp16&quot;, &quot;prefetchi&quot;,
&quot;avx_ifma&quot;, &quot;avx_vnni_int8&quot;,
&quot;cmpccxadd&quot;, &quot;wrmsrns&quot;,
&quot;msrlist&quot;, &quot;avx_ne_convert&quot;,
&quot;rao_int&quot;, &quot;fred&quot;, &quot;lkgs&quot;,
&quot;avx_vnni_int16&quot;, &quot;sha512&quot;,
&quot;sm3&quot;, &quot;sm4&quot;, &quot;pbndkb&quot;,
&quot;avx10.1&quot;, &quot;avx10.1/512&quot;,
&quot;avx10.1/256&quot;, &quot;avx10.1/128&quot;,
&quot;user_msr&quot;, &quot;msr_imm&quot;,
&quot;apx_f&quot;, &quot;avx10.2&quot;,
&quot;avx10.2/512&quot;, &quot;avx10.2/256&quot;,
&quot;avx10.2/128&quot;, &quot;movrs&quot;,
&quot;amx_int8&quot;, &quot;amx_bf16&quot;,
&quot;amx_fp16&quot;, &quot;amx_complex&quot;,
&quot;amx_transpose&quot;, &quot;amx_tf32&quot;,
&quot;amx_fp8&quot; &quot;amx_movrs&quot;,
&quot;amx_avx512&quot;, &quot;amx_tile&quot;,
&quot;vmx&quot;, &quot;vmfunc&quot;, &quot;smx&quot;,
&quot;xsave&quot;, &quot;xsaveopt&quot;, &quot;xsavec&quot;,
&quot;xsaves&quot;, &quot;aes&quot;, &quot;pclmul&quot;,
&quot;fsgsbase&quot;, &quot;rdrnd&quot;, &quot;f16c&quot;,
&quot;bmi2&quot;, &quot;fma&quot;, &quot;movbe&quot;,
&quot;ept&quot;, &quot;lzcnt&quot;, &quot;popcnt&quot;,
&quot;hle&quot;, &quot;rtm&quot;, &quot;tsx&quot;,
&quot;invpcid&quot;, &quot;clflush&quot;,
&quot;mwaitx&quot;, &quot;clzero&quot;,
&quot;wbnoinvd&quot;, &quot;pconfig&quot;,
&quot;waitpkg&quot;, &quot;uintr&quot;,
&quot;cldemote&quot;, &quot;rdpru&quot;,
&quot;mcommit&quot;, &quot;sev_es&quot;, &quot;lwp&quot;,
&quot;fma4&quot;, &quot;xop&quot;, &quot;cx16&quot;,
&quot;syscall&quot;, &quot;rdtscp&quot;, &quot;3dnow&quot;,
&quot;3dnowa&quot;, &quot;sse4a&quot;, &quot;sse5&quot;,
&quot;snp&quot;, &quot;invlpgb&quot;, &quot;tlbsync&quot;,
&quot;svme&quot;, &quot;gmism2&quot;, &quot;gmiccs&quot;,
&quot;padlockrng2&quot;, &quot;padlockphe2&quot; and
&quot;padlock&quot;. Note that these extension mnemonics can
be prefixed with &quot;no&quot; to revoke the respective
(and any dependent) functionality. Note further that the
suffixes permitted on &quot;-march=avx10.&lt;N&gt;&quot;
enforce a vector length restriction, i.e. despite these
otherwise being &quot;enabling&quot; options, using these
suffixes will disable all insns with wider vector or mask
register operands.</p>

<p style="margin-left:14%; margin-top: 1em">When the
&quot;.arch&quot; directive is used with <b>-march</b>, the
&quot;.arch&quot; directive will take precedent.</p>

<p style="margin-left:9%;"><b>-mtune=</b><i>CPU</i></p>

<p style="margin-left:14%;">This option specifies a
processor to optimize for. When used in conjunction with the
<b>-march</b> option, only instructions of the processor
specified by the <b>-march</b> option will be generated.</p>

<p style="margin-left:14%; margin-top: 1em">Valid
<i>CPU</i> values are identical to the processor list of
<b>-march=</b><i>CPU</i>.</p>


<p style="margin-left:9%;"><b>-moperand-check=</b><i>none</i>
<b><br>
-moperand-check=</b><i>warning</i> <b><br>
-moperand-check=</b><i>error</i></p>

<p style="margin-left:14%;">These options control if the
assembler should check certain instruction operands or
operand combinations. An example instructions where operand
size cannot be inferred from its operands and also
hasn&rsquo;t been specified by way of an instruction suffix.
<b>-moperand-check=</b><i>none</i> will make the assembler
not perform these checks.
<b>-moperand-check=</b><i>warning</i> will make the
assembler issue a warning when respective checks fail, which
is the default. <b>-moperand-check=</b><i>error</i> will
make the assembler issue an error when respective checks
fail.</p>

<p style="margin-left:9%;"><b>-msse2avx</b></p>

<p style="margin-left:14%;">This option specifies that the
assembler should encode SSE instructions with VEX prefix,
requiring AVX to be available. SSE instructions using
extended GPRs will be encoded with EVEX prefix, requiring
AVX512 or AVX10 to be available.</p>


<p style="margin-left:9%;"><b>-muse-unaligned-vector-move</b></p>

<p style="margin-left:14%;">This option specifies that the
assembler should encode aligned vector move as unaligned
vector move.</p>

<p style="margin-left:9%;"><b>-msse-check=</b><i>none</i>
<b><br>
-msse-check=</b><i>warning</i> <b><br>
-msse-check=</b><i>error</i></p>

<p style="margin-left:14%;">These options control if the
assembler should check SSE instructions.
<b>-msse-check=</b><i>none</i> will make the assembler not
to check SSE instructions, which is the default.
<b>-msse-check=</b><i>warning</i> will make the assembler
issue a warning for any SSE instruction.
<b>-msse-check=</b><i>error</i> will make the assembler
issue an error for any SSE instruction.</p>

<p style="margin-left:9%;"><b>-mavxscalar=</b><i>128</i>
<b><br>
-mavxscalar=</b><i>256</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode scalar AVX instructions.
<b>-mavxscalar=</b><i>128</i> will encode scalar AVX
instructions with 128bit vector length, which is the
default. <b>-mavxscalar=</b><i>256</i> will encode scalar
AVX instructions with 256bit vector length.</p>

<p style="margin-left:14%; margin-top: 1em">WARNING:
Don&rsquo;t use this for production code - due to CPU errata
the resulting code may not work on certain models.</p>

<p style="margin-left:9%;"><b>-mvexwig=</b><i>0</i> <b><br>
-mvexwig=</b><i>1</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode VEX.W-ignored (WIG) VEX
instructions. <b>-mvexwig=</b><i>0</i> will encode WIG VEX
instructions with vex.w = 0, which is the default.
<b>-mvexwig=</b><i>1</i> will encode WIG EVEX instructions
with vex.w = 1.</p>

<p style="margin-left:14%; margin-top: 1em">WARNING:
Don&rsquo;t use this for production code - due to CPU errata
the resulting code may not work on certain models.</p>

<p style="margin-left:9%;"><b>-mevexlig=</b><i>128</i>
<b><br>
-mevexlig=</b><i>256</i> <b><br>
-mevexlig=</b><i>512</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode length-ignored (LIG) EVEX
instructions. <b>-mevexlig=</b><i>128</i> will encode LIG
EVEX instructions with 128bit vector length, which is the
default. <b>-mevexlig=</b><i>256</i> and
<b>-mevexlig=</b><i>512</i> will encode LIG EVEX
instructions with 256bit and 512bit vector length,
respectively.</p>

<p style="margin-left:9%;"><b>-mevexwig=</b><i>0</i>
<b><br>
-mevexwig=</b><i>1</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode w-ignored (WIG) EVEX instructions.
<b>-mevexwig=</b><i>0</i> will encode WIG EVEX instructions
with evex.w = 0, which is the default.
<b>-mevexwig=</b><i>1</i> will encode WIG EVEX instructions
with evex.w = 1.</p>

<p style="margin-left:9%;"><b>-mmnemonic=</b><i>att</i>
<b><br>
-mmnemonic=</b><i>intel</i></p>

<p style="margin-left:14%;">This option specifies
instruction mnemonic for matching instructions. The
&quot;.att_mnemonic&quot; and &quot;.intel_mnemonic&quot;
directives will take precedent.</p>

<p style="margin-left:9%;"><b>-msyntax=</b><i>att</i>
<b><br>
-msyntax=</b><i>intel</i></p>

<p style="margin-left:14%;">This option specifies
instruction syntax when processing instructions. The
&quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
directives will take precedent.</p>

<p style="margin-left:9%;"><b>-mnaked-reg</b></p>

<p style="margin-left:14%;">This option specifies that
registers don&rsquo;t require a <b>%</b> prefix. The
&quot;.att_syntax&quot; and &quot;.intel_syntax&quot;
directives will take precedent.</p>

<p style="margin-left:9%;"><b>-madd-bnd-prefix</b></p>

<p style="margin-left:14%;">This option forces the
assembler to add BND prefix to all branches, even if such
prefix was not explicitly specified in the source code.</p>

<p style="margin-left:9%;"><b>-mno-shared</b></p>

<p style="margin-left:14%;">On ELF target, the assembler
normally optimizes out non-PLT relocations against defined
non-weak global branch targets with default visibility. The
<b>-mshared</b> option tells the assembler to generate code
which may go into a shared library where all non-weak global
branch targets with default visibility can be preempted. The
resulting code is slightly bigger. This option only affects
the handling of branch instructions.</p>

<p style="margin-left:9%;"><b>-mbig-obj</b></p>

<p style="margin-left:14%;">On PE/COFF target this option
forces the use of big object file format, which allows more
than 32768 sections.</p>


<p style="margin-left:9%;"><b>-momit-lock-prefix=</b><i>no</i>
<b><br>
-momit-lock-prefix=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode lock prefix. This option is intended
as a workaround for processors, that fail on lock prefix.
This option can only be safely used with single-core,
single-thread computers <b>-momit-lock-prefix=</b><i>yes</i>
will omit all lock prefixes.
<b>-momit-lock-prefix=</b><i>no</i> will encode lock prefix
as usual, which is the default.</p>


<p style="margin-left:9%;"><b>-mfence-as-lock-add=</b><i>no</i>
<b><br>
-mfence-as-lock-add=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode lfence, mfence and sfence.
<b>-mfence-as-lock-add=</b><i>yes</i> will encode lfence,
mfence and sfence as <b>lock addl $0x0, (%rsp)</b> in 64-bit
mode and <b>lock addl $0x0, (%esp)</b> in 32-bit mode.
<b>-mfence-as-lock-add=</b><i>no</i> will encode lfence,
mfence and sfence as usual, which is the default.</p>


<p style="margin-left:9%;"><b>-mrelax-relocations=</b><i>no</i>
<b><br>
-mrelax-relocations=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control whether
the assembler should generate relax relocations,
R_386_GOT32X, in 32-bit mode, or R_X86_64_GOTPCRELX and
R_X86_64_REX_GOTPCRELX, in 64-bit mode.
<b>-mrelax-relocations=</b><i>yes</i> will generate relax
relocations. <b>-mrelax-relocations=</b><i>no</i> will not
generate relax relocations. The default can be controlled by
a configure option
<b>--enable-x86-relax-relocations</b>.</p>

<p style="margin-left:9%;"><b>-mtls-check=</b><i>no</i>
<b><br>
-mtls-check=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control whether
the assembler check tls relocation.
<b>-mtls-check=</b><i>yes</i> will check tls relocation.
<b>-mtls-check=</b><i>no</i> will not check tls relocation
The default can be controlled by a configure option
<b>--enable-x86-tls-check</b>.</p>


<p style="margin-left:9%;"><b>-malign-branch-boundary=</b><i>NUM</i></p>

<p style="margin-left:14%;">This option controls how the
assembler should align branches with segment prefixes or
NOP. <i>NUM</i> must be a power of 2. It should be 0 or no
less than 16. Branches will be aligned within <i>NUM</i>
byte boundary. <b>-malign-branch-boundary=0</b>, which is
the default, doesn&rsquo;t align branches.</p>


<p style="margin-left:9%;"><b>-malign-branch=</b><i>TYPE</i><b>[+</b><i>TYPE</i><b>...]</b></p>

<p style="margin-left:14%;">This option specifies types of
branches to align. <i>TYPE</i> is combination of <b>jcc</b>,
which aligns conditional jumps, <b>fused</b>, which aligns
fused conditional jumps, <b>jmp</b>, which aligns
unconditional jumps, <b>call</b> which aligns calls,
<b>ret</b>, which aligns rets, <b>indirect</b>, which aligns
indirect jumps and calls. The default is
<b>-malign-branch=jcc+fused+jmp</b>.</p>


<p style="margin-left:9%;"><b>-malign-branch-prefix-size=</b><i>NUM</i></p>

<p style="margin-left:14%;">This option specifies the
maximum number of prefixes on an instruction to align
branches. <i>NUM</i> should be between 0 and 5. The default
<i>NUM</i> is 5.</p>


<p style="margin-left:9%;"><b>-mbranches-within-32B-boundaries</b></p>

<p style="margin-left:14%;">This option aligns conditional
jumps, fused conditional jumps and unconditional jumps
within 32 byte boundary with up to 5 segment prefixes on an
instruction. It is equivalent to
<b>-malign-branch-boundary=32 -malign-branch=jcc+fused+jmp
-malign-branch-prefix-size=5</b>. The default doesn&rsquo;t
align branches.</p>


<p style="margin-left:9%;"><b>-mlfence-after-load=</b><i>no</i>
<b><br>
-mlfence-after-load=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control whether
the assembler should generate lfence after load
instructions. <b>-mlfence-after-load=</b><i>yes</i> will
generate lfence. <b>-mlfence-after-load=</b><i>no</i> will
not generate lfence, which is the default.</p>


<p style="margin-left:9%;"><b>-mlfence-before-indirect-branch=</b><i>none</i>
<b><br>
-mlfence-before-indirect-branch=</b><i>all</i> <b><br>
-mlfence-before-indirect-branch=</b><i>register</i> <b><br>
-mlfence-before-indirect-branch=</b><i>memory</i></p>

<p style="margin-left:14%;">These options control whether
the assembler should generate lfence before indirect near
branch instructions.
<b>-mlfence-before-indirect-branch=</b><i>all</i> will
generate lfence before indirect near branch via register and
issue a warning before indirect near branch via memory. It
also implicitly sets <b>-mlfence-before-ret=</b><i>shl</i>
when there&rsquo;s no explicit <b>-mlfence-before-ret=</b>.
<b>-mlfence-before-indirect-branch=</b><i>register</i> will
generate lfence before indirect near branch via register.
<b>-mlfence-before-indirect-branch=</b><i>memory</i> will
issue a warning before indirect near branch via memory.
<b>-mlfence-before-indirect-branch=</b><i>none</i> will not
generate lfence nor issue warning, which is the default.
Note that lfence won&rsquo;t be generated before indirect
near branch via register with
<b>-mlfence-after-load=</b><i>yes</i> since lfence will be
generated after loading branch target register.</p>


<p style="margin-left:9%;"><b>-mlfence-before-ret=</b><i>none</i>
<b><br>
-mlfence-before-ret=</b><i>shl</i> <b><br>
-mlfence-before-ret=</b><i>or</i> <b><br>
-mlfence-before-ret=</b><i>yes</i> <b><br>
-mlfence-before-ret=</b><i>not</i></p>

<p style="margin-left:14%;">These options control whether
the assembler should generate lfence before ret.
<b>-mlfence-before-ret=</b><i>or</i> will generate generate
or instruction with lfence.
<b>-mlfence-before-ret=</b><i>shl/yes</i> will generate shl
instruction with lfence.
<b>-mlfence-before-ret=</b><i>not</i> will generate not
instruction with lfence.
<b>-mlfence-before-ret=</b><i>none</i> will not generate
lfence, which is the default.</p>


<p style="margin-left:9%;"><b>-mx86-used-note=</b><i>no</i>
<b><br>
-mx86-used-note=</b><i>yes</i></p>

<p style="margin-left:14%;">These options control whether
the assembler should generate GNU_PROPERTY_X86_ISA_1_USED
and GNU_PROPERTY_X86_FEATURE_2_USED GNU property notes. The
default can be controlled by the
<b>--enable-x86-used-note</b> configure option.</p>

<p style="margin-left:9%;"><b>-mevexrcig=</b><i>rne</i>
<b><br>
-mevexrcig=</b><i>rd</i> <b><br>
-mevexrcig=</b><i>ru</i> <b><br>
-mevexrcig=</b><i>rz</i></p>

<p style="margin-left:14%;">These options control how the
assembler should encode SAE-only EVEX instructions.
<b>-mevexrcig=</b><i>rne</i> will encode RC bits of EVEX
instruction with 00, which is the default.
<b>-mevexrcig=</b><i>rd</i>, <b>-mevexrcig=</b><i>ru</i> and
<b>-mevexrcig=</b><i>rz</i> will encode SAE-only EVEX
instructions with 01, 10 and 11 RC bits, respectively.</p>

<p style="margin-left:9%;"><b>-mamd64 <br>
-mintel64</b></p>

<p style="margin-left:14%;">This option specifies that the
assembler should accept only AMD64 or Intel64 ISA in 64-bit
mode. The default is to accept common, Intel64 only and
AMD64 ISAs.</p>

<p style="margin-left:9%;"><b>-O0 | -O | -O1 | -O2 |
-Os</b></p>

<p style="margin-left:14%;">Optimize instruction encoding
with smaller instruction size. <b>-O</b> and <b>-O1</b>
encode 64-bit register load instructions with 64-bit
immediate as 32-bit register load instructions with 31-bit
or 32-bits immediates, encode 64-bit register clearing
instructions with 32-bit register clearing instructions,
encode 256-bit/512-bit VEX/EVEX vector register clearing
instructions with 128-bit VEX vector register clearing
instructions, encode 128-bit/256-bit EVEX vector register
load/store instructions with VEX vector register load/store
instructions, and encode 128-bit/256-bit EVEX packed integer
logical instructions with 128-bit/256-bit VEX packed integer
logical.</p>

<p style="margin-left:14%; margin-top: 1em"><b>-O2</b>
includes <b>-O1</b> optimization plus encodes
256-bit/512-bit EVEX vector register clearing instructions
with 128-bit EVEX vector register clearing instructions. In
64-bit mode VEX encoded instructions with commutative source
operands will also have their source operands swapped if
this allows using the 2-byte VEX prefix form instead of the
3-byte one. Certain forms of AND as well as OR with the same
(register) operand specified twice will also be changed to
TEST.</p>

<p style="margin-left:14%; margin-top: 1em"><b>-Os</b>
includes <b>-O2</b> optimization plus encodes 16-bit, 32-bit
and 64-bit register tests with immediate as 8-bit register
test with immediate. <b>-O0</b> turns off this
optimization.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Ubicom
IP2K series. <b><br>
-mip2022ext</b></p>

<p style="margin-left:14%;">Specifies that the extended
IP2022 instructions are allowed.</p>

<p style="margin-left:9%;"><b>-mip2022</b></p>

<p style="margin-left:14%;">Restores the default behaviour,
which restricts the permitted instructions to just the basic
IP2022 ones.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32C and M16C processors. <b><br>
-m32c</b></p>

<p style="margin-left:14%;">Assemble M32C instructions.</p>

<p style="margin-left:9%;"><b>-m16c</b></p>

<p style="margin-left:14%;">Assemble M16C instructions (the
default).</p>

<p style="margin-left:9%;"><b>-relax</b></p>

<p style="margin-left:14%;">Enable support for link-time
relaxations.</p>

<p style="margin-left:9%;"><b>-h-tick-hex</b></p>

<p style="margin-left:14%;">Support H&rsquo;00 style hex
constants in addition to 0x00 style.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Renesas
M32R (formerly Mitsubishi M32R) series. <b><br>
--m32rx</b></p>

<p style="margin-left:14%;">Specify which processor in the
M32R family is the target. The default is normally the M32R,
but this option changes it to the M32RX.</p>


<p style="margin-left:9%;"><b>--warn-explicit-parallel-conflicts
or --Wp</b></p>

<p style="margin-left:14%;">Produce warning messages when
questionable parallel constructs are encountered.</p>


<p style="margin-left:9%;"><b>--no-warn-explicit-parallel-conflicts
or --Wnp</b></p>

<p style="margin-left:14%;">Do not produce warning messages
when questionable parallel constructs are encountered.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the Motorola
68000 series.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-l</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>Shorten references to undefined symbols, to one word
instead of two.</p></td></tr>
</table>

<p style="margin-left:9%;"><b>-m68000 | -m68008 | -m68010 |
-m68020 | -m68030 <br>
| -m68040 | -m68060 | -m68302 | -m68331 | -m68332 <br>
| -m68333 | -m68340 | -mcpu32 | -m5200</b></p>

<p style="margin-left:14%;">Specify what processor in the
68000 family is the target. The default is normally the
68020, but this can be changed at configuration time.</p>

<p style="margin-left:9%;"><b>-m68881 | -m68882 |
-mno-68881 | -mno-68882</b></p>

<p style="margin-left:14%;">The target machine does (or
does not) have a floating-point coprocessor. The default is
to assume a coprocessor for 68020, 68030, and cpu32.
Although the basic 68000 is not compatible with the 68881, a
combination of the two can be specified, since it&rsquo;s
possible to do emulation of the coprocessor instructions
with the main processor.</p>

<p style="margin-left:9%;"><b>-m68851 | -mno-68851</b></p>

<p style="margin-left:14%;">The target machine does (or
does not) have a memory-management unit coprocessor. The
default is to assume an MMU for 68020 and up.</p>

<p style="margin-left:9%; margin-top: 1em">For details
about the PDP-11 machine dependent features options, see
<b>PDP-11-Options</b>. <b><br>
-mpic | -mno-pic</b></p>

<p style="margin-left:14%;">Generate position-independent
(or position-dependent) code. The default is
<b>-mpic</b>.</p>

<p style="margin-left:9%;"><b>-mall <br>
-mall-extensions</b></p>

<p style="margin-left:14%;">Enable all instruction set
extensions. This is the default.</p>

<p style="margin-left:9%;"><b>-mno-extensions</b></p>

<p style="margin-left:14%;">Disable all instruction set
extensions.</p>

<p style="margin-left:9%;"><b>-m</b><i>extension</i> <b>|
-mno-</b><i>extension</i></p>

<p style="margin-left:14%;">Enable (or disable) a
particular instruction set extension.</p>

<p style="margin-left:9%;"><b>-m</b><i>cpu</i></p>

<p style="margin-left:14%;">Enable the instruction set
extensions supported by a particular CPU, and disable all
other extensions.</p>

<p style="margin-left:9%;"><b>-m</b><i>machine</i></p>

<p style="margin-left:14%;">Enable the instruction set
extensions supported by a particular machine model, and
disable all other extensions.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a picoJava
processor.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-mb</b></p></td>
<td width="1%"></td>
<td width="50%">


<p>Generate &quot;big endian&quot; format output.</p></td>
<td width="36%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-ml</b></p></td>
<td width="1%"></td>
<td width="50%">


<p>Generate &quot;little endian&quot; format output.</p></td>
<td width="36%">
</td></tr>
</table>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a PRU
processor. <b><br>
-mlink-relax</b></p>

<p style="margin-left:14%;">Assume that LD would optimize
LDI32 instructions by checking the upper 16 bits of the
<i>expression</i>. If they are all zeros, then LD would
shorten the LDI32 instruction to a single LDI. In such case
&quot;as&quot; will output DIFF relocations for diff
expressions.</p>

<p style="margin-left:9%;"><b>-mno-link-relax</b></p>

<p style="margin-left:14%;">Assume that LD would not
optimize LDI32 instructions. As a consequence, DIFF
relocations will not be emitted.</p>


<p style="margin-left:9%;"><b>-mno-warn-regname-label</b></p>

<p style="margin-left:14%;">Do not warn if a label name
matches a register name. Usually assembler programmers will
want this warning to be emitted. C compilers may want to
turn this off.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a MIPS
processor. <b><br>
-G</b> <i>num</i></p>

<p style="margin-left:14%;">This option sets the largest
size of an object that can be referenced implicitly with the
&quot;gp&quot; register. It is only accepted for targets
that use ECOFF format, such as a DECstation running Ultrix.
The default value is 8.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EB</b></p></td>
<td width="1%"></td>
<td width="50%">


<p>Generate &quot;big endian&quot; format output.</p></td>
<td width="36%">
</td></tr>
<tr valign="top" align="left">
<td width="9%"></td>
<td width="4%">


<p><b>-EL</b></p></td>
<td width="1%"></td>
<td width="50%">


<p>Generate &quot;little endian&quot; format output.</p></td>
<td width="36%">
</td></tr>
</table>

<p style="margin-left:9%;"><b>-mips1 <br>
-mips2 <br>
-mips3 <br>
-mips4 <br>
-mips5 <br>
-mips32 <br>
-mips32r2 <br>
-mips32r3 <br>
-mips32r5 <br>
-mips32r6 <br>
-mips64 <br>
-mips64r2 <br>
-mips64r3 <br>
-mips64r5 <br>
-mips64r6</b></p>

<p style="margin-left:14%;">Generate code for a particular
MIPS Instruction Set Architecture level. <b>-mips1</b> is an
alias for <b>-march=r3000</b>, <b>-mips2</b> is an alias for
<b>-march=r6000</b>, <b>-mips3</b> is an alias for
<b>-march=r4000</b> and <b>-mips4</b> is an alias for
<b>-march=r8000</b>. <b>-mips5</b>, <b>-mips32</b>,
<b>-mips32r2</b>, <b>-mips32r3</b>, <b>-mips32r5</b>,
<b>-mips32r6</b>, <b>-mips64</b>, <b>-mips64r2</b>,
<b>-mips64r3</b>, <b>-mips64r5</b>, and <b>-mips64r6</b>
correspond to generic MIPS V, MIPS32, MIPS32 Release 2,
MIPS32 Release 3, MIPS32 Release 5, MIPS32 Release 6,
MIPS64, MIPS64 Release 2, MIPS64 Release 3, MIPS64 Release
5, and MIPS64 Release 6 ISA processors, respectively.</p>

<p style="margin-left:9%;"><b>-march=</b><i>cpu</i></p>

<p style="margin-left:14%;">Generate code for a particular
MIPS CPU.</p>

<p style="margin-left:9%;"><b>-mtune=</b><i>cpu</i></p>

<p style="margin-left:14%;">Schedule and tune for a
particular MIPS CPU.</p>

<p style="margin-left:9%;"><b>-mfix7000 <br>
-mno-fix7000</b></p>

<p style="margin-left:14%;">Cause nops to be inserted if
the read of the destination register of an mfhi or mflo
instruction occurs in the following two instructions.</p>

<p style="margin-left:9%;"><b>-mfix-rm7000 <br>
-mno-fix-rm7000</b></p>

<p style="margin-left:14%;">Cause nops to be inserted if a
dmult or dmultu instruction is followed by a load
instruction.</p>

<p style="margin-left:9%;"><b>-mfix-r5900 <br>
-mno-fix-r5900</b></p>

<p style="margin-left:14%;">Do not attempt to schedule the
preceding instruction into the delay slot of a branch
instruction placed at the end of a short loop of six
instructions or fewer and always schedule a &quot;nop&quot;
instruction there instead. The short loop bug under certain
conditions causes loops to execute only once or twice, due
to a hardware bug in the R5900 chip.</p>

<p style="margin-left:9%;"><b>-mdebug <br>
-no-mdebug</b></p>

<p style="margin-left:14%;">Cause stabs-style debugging
output to go into an ECOFF-style .mdebug section instead of
the standard ELF .stabs sections.</p>

<p style="margin-left:9%;"><b>-mpdr <br>
-mno-pdr</b></p>

<p style="margin-left:14%;">Control generation of
&quot;.pdr&quot; sections.</p>

<p style="margin-left:9%;"><b>-mgp32 <br>
-mfp32</b></p>

<p style="margin-left:14%;">The register sizes are normally
inferred from the ISA and ABI, but these flags force a
certain group of registers to be treated as 32 bits wide at
all times. <b>-mgp32</b> controls the size of
general-purpose registers and <b>-mfp32</b> controls the
size of floating-point registers.</p>

<p style="margin-left:9%;"><b>-mgp64 <br>
-mfp64</b></p>

<p style="margin-left:14%;">The register sizes are normally
inferred from the ISA and ABI, but these flags force a
certain group of registers to be treated as 64 bits wide at
all times. <b>-mgp64</b> controls the size of
general-purpose registers and <b>-mfp64</b> controls the
size of floating-point registers.</p>

<p style="margin-left:9%;"><b>-mfpxx</b></p>

<p style="margin-left:14%;">The register sizes are normally
inferred from the ISA and ABI, but using this flag in
combination with <b>-mabi=32</b> enables an ABI variant
which will operate correctly with floating-point registers
which are 32 or 64 bits wide.</p>

<p style="margin-left:9%;"><b>-modd-spreg <br>
-mno-odd-spreg</b></p>

<p style="margin-left:14%;">Enable use of floating-point
operations on odd-numbered single-precision registers when
supported by the ISA. <b>-mfpxx</b> implies
<b>-mno-odd-spreg</b>, otherwise the default is
<b>-modd-spreg</b>.</p>

<p style="margin-left:9%;"><b>-mips16 <br>
-no-mips16</b></p>

<p style="margin-left:14%;">Generate code for the MIPS 16
processor. This is equivalent to putting &quot;.module
mips16&quot; at the start of the assembly file.
<b>-no-mips16</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mmips16e2 <br>
-mno-mips16e2</b></p>

<p style="margin-left:14%;">Enable the use of MIPS16e2
instructions in MIPS16 mode. This is equivalent to putting
&quot;.module mips16e2&quot; at the start of the assembly
file. <b>-mno-mips16e2</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mmicromips <br>
-mno-micromips</b></p>

<p style="margin-left:14%;">Generate code for the microMIPS
processor. This is equivalent to putting &quot;.module
micromips&quot; at the start of the assembly file.
<b>-mno-micromips</b> turns off this option. This is
equivalent to putting &quot;.module nomicromips&quot; at the
start of the assembly file.</p>

<p style="margin-left:9%;"><b>-msmartmips <br>
-mno-smartmips</b></p>

<p style="margin-left:14%;">Enables the SmartMIPS extension
to the MIPS32 instruction set. This is equivalent to putting
&quot;.module smartmips&quot; at the start of the assembly
file. <b>-mno-smartmips</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mips3d <br>
-no-mips3d</b></p>

<p style="margin-left:14%;">Generate code for the MIPS-3D
Application Specific Extension. This tells the assembler to
accept MIPS-3D instructions. <b>-no-mips3d</b> turns off
this option.</p>

<p style="margin-left:9%;"><b>-mdmx <br>
-no-mdmx</b></p>

<p style="margin-left:14%;">Generate code for the MDMX
Application Specific Extension. This tells the assembler to
accept MDMX instructions. <b>-no-mdmx</b> turns off this
option.</p>

<p style="margin-left:9%;"><b>-mdsp <br>
-mno-dsp</b></p>

<p style="margin-left:14%;">Generate code for the DSP
Release 1 Application Specific Extension. This tells the
assembler to accept DSP Release 1 instructions.
<b>-mno-dsp</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mdspr2 <br>
-mno-dspr2</b></p>

<p style="margin-left:14%;">Generate code for the DSP
Release 2 Application Specific Extension. This option
implies <b>-mdsp</b>. This tells the assembler to accept DSP
Release 2 instructions. <b>-mno-dspr2</b> turns off this
option.</p>

<p style="margin-left:9%;"><b>-mdspr3 <br>
-mno-dspr3</b></p>

<p style="margin-left:14%;">Generate code for the DSP
Release 3 Application Specific Extension. This option
implies <b>-mdsp</b> and <b>-mdspr2</b>. This tells the
assembler to accept DSP Release 3 instructions.
<b>-mno-dspr3</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mmsa <br>
-mno-msa</b></p>

<p style="margin-left:14%;">Generate code for the MIPS SIMD
Architecture Extension. This tells the assembler to accept
MSA instructions. <b>-mno-msa</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mxpa <br>
-mno-xpa</b></p>

<p style="margin-left:14%;">Generate code for the MIPS
eXtended Physical Address (XPA) Extension. This tells the
assembler to accept XPA instructions. <b>-mno-xpa</b> turns
off this option.</p>

<p style="margin-left:9%;"><b>-mmt <br>
-mno-mt</b></p>

<p style="margin-left:14%;">Generate code for the MT
Application Specific Extension. This tells the assembler to
accept MT instructions. <b>-mno-mt</b> turns off this
option.</p>

<p style="margin-left:9%;"><b>-mmcu <br>
-mno-mcu</b></p>

<p style="margin-left:14%;">Generate code for the MCU
Application Specific Extension. This tells the assembler to
accept MCU instructions. <b>-mno-mcu</b> turns off this
option.</p>

<p style="margin-left:9%;"><b>-mcrc <br>
-mno-crc</b></p>

<p style="margin-left:14%;">Generate code for the MIPS
cyclic redundancy check (CRC) Application Specific
Extension. This tells the assembler to accept CRC
instructions. <b>-mno-crc</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mginv <br>
-mno-ginv</b></p>

<p style="margin-left:14%;">Generate code for the Global
INValidate (GINV) Application Specific Extension. This tells
the assembler to accept GINV instructions. <b>-mno-ginv</b>
turns off this option.</p>

<p style="margin-left:9%;"><b>-mloongson-mmi <br>
-mno-loongson-mmi</b></p>

<p style="margin-left:14%;">Generate code for the Loongson
MultiMedia extensions Instructions (MMI) Application
Specific Extension. This tells the assembler to accept MMI
instructions. <b>-mno-loongson-mmi</b> turns off this
option.</p>

<p style="margin-left:9%;"><b>-mloongson-cam <br>
-mno-loongson-cam</b></p>

<p style="margin-left:14%;">Generate code for the Loongson
Content Address Memory (CAM) instructions. This tells the
assembler to accept Loongson CAM instructions.
<b>-mno-loongson-cam</b> turns off this option.</p>

<p style="margin-left:9%;"><b>-mloongson-ext <br>
-mno-loongson-ext</b></p>

<p style="margin-left:14%;">Generate code for the Loongson
EXTensions (EXT) instructions. This tells the assembler to
accept Loongson EXT instructions. <b>-mno-loongson-ext</b>
turns off this option.</p>

<p style="margin-left:9%;"><b>-mloongson-ext2 <br>
-mno-loongson-ext2</b></p>

<p style="margin-left:14%;">Generate code for the Loongson
EXTensions R2 (EXT2) instructions. This option implies
<b>-mloongson-ext</b>. This tells the assembler to accept
Loongson EXT2 instructions. <b>-mno-loongson-ext2</b> turns
off this option.</p>

<p style="margin-left:9%;"><b>-minsn32 <br>
-mno-insn32</b></p>

<p style="margin-left:14%;">Only use 32-bit instruction
encodings when generating code for the microMIPS processor.
This option inhibits the use of any 16-bit instructions.
This is equivalent to putting &quot;.set insn32&quot; at the
start of the assembly file. <b>-mno-insn32</b> turns off
this option. This is equivalent to putting &quot;.set
noinsn32&quot; at the start of the assembly file. By default
<b>-mno-insn32</b> is selected, allowing all instructions to
be used.</p>

<p style="margin-left:9%;"><b>--construct-floats <br>
--no-construct-floats</b></p>

<p style="margin-left:14%;">The
<b>--no-construct-floats</b> option disables the
construction of double width floating point constants by
loading the two halves of the value into the two single
width floating point registers that make up the double width
register. By default <b>--construct-floats</b> is selected,
allowing construction of these floating point constants.</p>

<p style="margin-left:9%;"><b>--relax-branch <br>
--no-relax-branch</b></p>

<p style="margin-left:14%;">The <b>--relax-branch</b>
option enables the relaxation of out-of-range branches. By
default <b>--no-relax-branch</b> is selected, causing any
out-of-range branches to produce an error.</p>

<p style="margin-left:9%;"><b>-mignore-branch-isa <br>
-mno-ignore-branch-isa</b></p>

<p style="margin-left:14%;">Ignore branch checks for
invalid transitions between ISA modes. The semantics of
branches does not provide for an ISA mode switch, so in most
cases the ISA mode a branch has been encoded for has to be
the same as the ISA mode of the branch&rsquo;s target label.
Therefore GAS has checks implemented that verify in branch
assembly that the two ISA modes match.
<b>-mignore-branch-isa</b> disables these checks. By default
<b>-mno-ignore-branch-isa</b> is selected, causing any
invalid branch requiring a transition between ISA modes to
produce an error.</p>


<p style="margin-left:9%;"><b>-mnan=</b><i>encoding</i></p>

<p style="margin-left:14%;">Select between the IEEE
754-2008 (<b>-mnan=2008</b>) or the legacy
(<b>-mnan=legacy</b>) NaN encoding format. The latter is the
default.</p>


<p style="margin-left:9%;"><b>--emulation=</b><i>name</i></p>

<p style="margin-left:14%;">This option was formerly used
to switch between ELF and ECOFF output on targets like IRIX
5 that supported both. MIPS ECOFF support was removed in GAS
2.24, so the option now serves little purpose. It is
retained for backwards compatibility.</p>

<p style="margin-left:14%; margin-top: 1em">The available
configuration names are: <b>mipself</b>, <b>mipslelf</b> and
<b>mipsbelf</b>. Choosing <b>mipself</b> now has no effect,
since the output is always ELF. <b>mipslelf</b> and
<b>mipsbelf</b> select little- and big-endian output
respectively, but <b>-EL</b> and <b>-EB</b> are now the
preferred options instead.</p>

<p style="margin-left:9%;"><b>-nocpp</b></p>

<p style="margin-left:14%;"><b>as</b> ignores this option.
It is accepted for compatibility with the native tools.</p>

<p style="margin-left:9%;"><b>--trap <br>
--no-trap <br>
--break <br>
--no-break</b></p>

<p style="margin-left:14%;">Control how to deal with
multiplication overflow and division by zero. <b>--trap</b>
or <b>--no-break</b> (which are synonyms) take a trap
exception (and only work for Instruction Set Architecture
level 2 and higher); <b>--break</b> or <b>--no-trap</b>
(also synonyms, and the default) take a break exception.</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="9%"></td>
<td width="3%">


<p><b>-n</b></p></td>
<td width="2%"></td>
<td width="86%">


<p>When this option is used, <b>as</b> will issue a warning
every time it generates a nop instruction from a macro.</p></td></tr>
</table>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a LoongArch
processor. <b><br>
-fpic <br>
-fPIC</b></p>

<p style="margin-left:14%;">Generate position-independent
code</p>

<p style="margin-left:9%;"><b>-fno-pic</b></p>

<p style="margin-left:14%;">Don&rsquo;t generate
position-independent code (default)</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a Meta
processor. <br>
&quot;-mcpu=metac11&quot;</p>

<p style="margin-left:14%;">Generate code for Meta 1.1.</p>

<p style="margin-left:9%;">&quot;-mcpu=metac12&quot;</p>

<p style="margin-left:14%;">Generate code for Meta 1.2.</p>

<p style="margin-left:9%;">&quot;-mcpu=metac21&quot;</p>

<p style="margin-left:14%;">Generate code for Meta 2.1.</p>

<p style="margin-left:9%;">&quot;-mfpu=metac21&quot;</p>

<p style="margin-left:14%;">Allow code to use FPU hardware
of Meta 2.1.</p>

<p style="margin-left:9%; margin-top: 1em">See the info
pages for documentation of the MMIX-specific options.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a NDS32
processor. <br>
&quot;-O1&quot;</p>

<p style="margin-left:14%;">Optimize for performance.</p>

<p style="margin-left:9%;">&quot;-Os&quot;</p>

<p style="margin-left:14%;">Optimize for space.</p>

<p style="margin-left:9%;">&quot;-EL&quot;</p>

<p style="margin-left:14%;">Produce little endian data
output.</p>

<p style="margin-left:9%;">&quot;-EB&quot;</p>

<p style="margin-left:14%;">Produce little endian data
output.</p>

<p style="margin-left:9%;">&quot;-mpic&quot;</p>

<p style="margin-left:14%;">Generate PIC.</p>


<p style="margin-left:9%;">&quot;-mno-fp-as-gp-relax&quot;</p>

<p style="margin-left:14%;">Suppress fp-as-gp relaxation
for this file.</p>

<p style="margin-left:9%;">&quot;-mb2bb-relax&quot;</p>

<p style="margin-left:14%;">Back-to-back branch
optimization.</p>

<p style="margin-left:9%;">&quot;-mno-all-relax&quot;</p>

<p style="margin-left:14%;">Suppress all relaxation for
this file.</p>

<p style="margin-left:9%;">&quot;-march=&lt;arch
name&gt;&quot;</p>

<p style="margin-left:14%;">Assemble for architecture
&lt;arch name&gt; which could be v3, v3j, v3m, v3f, v3s, v2,
v2j, v2f, v2s.</p>


<p style="margin-left:9%;">&quot;-mbaseline=&lt;baseline&gt;&quot;</p>

<p style="margin-left:14%;">Assemble for baseline
&lt;baseline&gt; which could be v2, v3, v3m.</p>


<p style="margin-left:9%;">&quot;-mfpu-freg=<i>FREG</i>&quot;</p>

<p style="margin-left:14%;">Specify a FPU configuration.
<br>
&quot;0 8 SP / 4 DP registers&quot; <br>
&quot;1 16 SP / 8 DP registers&quot; <br>
&quot;2 32 SP / 16 DP registers&quot; <br>
&quot;3 32 SP / 32 DP registers&quot;</p>


<p style="margin-left:9%;">&quot;-mabi=<i>abi</i>&quot;</p>

<p style="margin-left:14%;">Specify a abi version
&lt;abi&gt; could be v1, v2, v2fp, v2fpp.</p>

<p style="margin-left:9%;">&quot;-m[no-]mac&quot;</p>

<p style="margin-left:14%;">Enable/Disable Multiply
instructions support.</p>

<p style="margin-left:9%;">&quot;-m[no-]div&quot;</p>

<p style="margin-left:14%;">Enable/Disable Divide
instructions support.</p>


<p style="margin-left:9%;">&quot;-m[no-]16bit-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable 16-bit
extension</p>

<p style="margin-left:9%;">&quot;-m[no-]dx-regs&quot;</p>

<p style="margin-left:14%;">Enable/Disable d0/d1
registers</p>

<p style="margin-left:9%;">&quot;-m[no-]perf-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable Performance
extension</p>


<p style="margin-left:9%;">&quot;-m[no-]perf2-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable Performance
extension 2</p>


<p style="margin-left:9%;">&quot;-m[no-]string-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable String
extension</p>


<p style="margin-left:9%;">&quot;-m[no-]reduced-regs&quot;</p>

<p style="margin-left:14%;">Enable/Disable Reduced Register
configuration (GPR16) option</p>


<p style="margin-left:9%;">&quot;-m[no-]audio-isa-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable AUDIO ISA
extension</p>


<p style="margin-left:9%;">&quot;-m[no-]fpu-sp-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable FPU SP
extension</p>


<p style="margin-left:9%;">&quot;-m[no-]fpu-dp-ext&quot;</p>

<p style="margin-left:14%;">Enable/Disable FPU DP
extension</p>

<p style="margin-left:9%;">&quot;-m[no-]fpu-fma&quot;</p>

<p style="margin-left:14%;">Enable/Disable FPU
fused-multiply-add instructions</p>

<p style="margin-left:9%;">&quot;-mall-ext&quot;</p>

<p style="margin-left:14%;">Turn on all extensions and
instructions support</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a PowerPC
processor. <b><br>
-a32</b></p>

<p style="margin-left:14%;">Generate ELF32 or XCOFF32.</p>

<p style="margin-left:9%;"><b>-a64</b></p>

<p style="margin-left:14%;">Generate ELF64 or XCOFF64.</p>

<p style="margin-left:9%;"><b>-K PIC</b></p>

<p style="margin-left:14%;">Set EF_PPC_RELOCATABLE_LIB in
ELF flags.</p>

<p style="margin-left:9%;"><b>-mpwrx | -mpwr2</b></p>

<p style="margin-left:14%;">Generate code for POWER/2
(RIOS2).</p>

<p style="margin-left:9%;"><b>-mpwr</b></p>

<p style="margin-left:14%;">Generate code for POWER
(RIOS1)</p>

<p style="margin-left:9%;"><b>-m601</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
601.</p>

<p style="margin-left:9%;"><b>-mppc, -mppc32, -m603,
-m604</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
603/604.</p>

<p style="margin-left:9%;"><b>-m403, -m405</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
403/405.</p>

<p style="margin-left:9%;"><b>-m440</b></p>

<p style="margin-left:14%;">Generate code for PowerPC 440.
BookE and some 405 instructions.</p>

<p style="margin-left:9%;"><b>-m464</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
464.</p>

<p style="margin-left:9%;"><b>-m476</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
476.</p>

<p style="margin-left:9%;"><b>-m7400, -m7410, -m7450,
-m7455</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
7400/7410/7450/7455.</p>

<p style="margin-left:9%;"><b>-m750cl, -mgekko,
-mbroadway</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
750CL/Gekko/Broadway.</p>

<p style="margin-left:9%;"><b>-m821, -m850, -m860</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
821/850/860.</p>

<p style="margin-left:9%;"><b>-mppc64, -m620</b></p>

<p style="margin-left:14%;">Generate code for PowerPC
620/625/630.</p>

<p style="margin-left:9%;"><b>-me200z2, -me200z4</b></p>

<p style="margin-left:14%;">Generate code for e200
variants, e200z2 with LSP, e200z4 with SPE.</p>

<p style="margin-left:9%;"><b>-me300</b></p>

<p style="margin-left:14%;">Generate code for PowerPC e300
family.</p>

<p style="margin-left:9%;"><b>-me500, -me500x2</b></p>

<p style="margin-left:14%;">Generate code for Motorola e500
core complex.</p>

<p style="margin-left:9%;"><b>-me500mc</b></p>

<p style="margin-left:14%;">Generate code for Freescale
e500mc core complex.</p>

<p style="margin-left:9%;"><b>-me500mc64</b></p>

<p style="margin-left:14%;">Generate code for Freescale
e500mc64 core complex.</p>

<p style="margin-left:9%;"><b>-me5500</b></p>

<p style="margin-left:14%;">Generate code for Freescale
e5500 core complex.</p>

<p style="margin-left:9%;"><b>-me6500</b></p>

<p style="margin-left:14%;">Generate code for Freescale
e6500 core complex.</p>

<p style="margin-left:9%;"><b>-mlsp</b></p>

<p style="margin-left:14%;">Enable LSP instructions.
(Disables SPE and SPE2.)</p>

<p style="margin-left:9%;"><b>-mspe</b></p>

<p style="margin-left:14%;">Generate code for Motorola SPE
instructions. (Disables LSP.)</p>

<p style="margin-left:9%;"><b>-mspe2</b></p>

<p style="margin-left:14%;">Generate code for Freescale
SPE2 instructions. (Disables LSP.)</p>

<p style="margin-left:9%;"><b>-mtitan</b></p>

<p style="margin-left:14%;">Generate code for AppliedMicro
Titan core complex.</p>

<p style="margin-left:9%;"><b>-mppc64bridge</b></p>

<p style="margin-left:14%;">Generate code for PowerPC 64,
including bridge insns.</p>

<p style="margin-left:9%;"><b>-mbooke</b></p>

<p style="margin-left:14%;">Generate code for 32-bit
BookE.</p>

<p style="margin-left:9%;"><b>-ma2</b></p>

<p style="margin-left:14%;">Generate code for A2
architecture.</p>

<p style="margin-left:9%;"><b>-maltivec</b></p>

<p style="margin-left:14%;">Generate code for processors
with AltiVec instructions.</p>

<p style="margin-left:9%;"><b>-mvle</b></p>

<p style="margin-left:14%;">Generate code for Freescale
PowerPC VLE instructions.</p>

<p style="margin-left:9%;"><b>-mvsx</b></p>

<p style="margin-left:14%;">Generate code for processors
with Vector-Scalar (VSX) instructions.</p>

<p style="margin-left:9%;"><b>-mhtm</b></p>

<p style="margin-left:14%;">Generate code for processors
with Hardware Transactional Memory instructions.</p>

<p style="margin-left:9%;"><b>-mpower4, -mpwr4</b></p>

<p style="margin-left:14%;">Generate code for Power4
architecture.</p>

<p style="margin-left:9%;"><b>-mpower5, -mpwr5,
-mpwr5x</b></p>

<p style="margin-left:14%;">Generate code for Power5
architecture.</p>

<p style="margin-left:9%;"><b>-mpower6, -mpwr6</b></p>

<p style="margin-left:14%;">Generate code for Power6
architecture.</p>

<p style="margin-left:9%;"><b>-mpower7, -mpwr7</b></p>

<p style="margin-left:14%;">Generate code for Power7
architecture.</p>

<p style="margin-left:9%;"><b>-mpower8, -mpwr8</b></p>

<p style="margin-left:14%;">Generate code for Power8
architecture.</p>

<p style="margin-left:9%;"><b>-mpower9, -mpwr9</b></p>

<p style="margin-left:14%;">Generate code for Power9
architecture.</p>

<p style="margin-left:9%;"><b>-mpower10, -mpwr10</b></p>

<p style="margin-left:14%;">Generate code for Power10
architecture.</p>

<p style="margin-left:9%;"><b>-mpower11, -mpwr11</b></p>

<p style="margin-left:14%;">Generate code for Power11
architecture.</p>

<p style="margin-left:9%;"><b>-mfuture</b></p>

<p style="margin-left:14%;">Generate code for
&rsquo;future&rsquo; architecture.</p>

<p style="margin-left:9%;"><b>-mcell <br>
-mcell</b></p>

<p style="margin-left:14%;">Generate code for Cell
Broadband Engine architecture.</p>

<p style="margin-left:9%;"><b>-mcom</b></p>

<p style="margin-left:14%;">Generate code Power/PowerPC
common instructions.</p>

<p style="margin-left:9%;"><b>-many</b></p>

<p style="margin-left:14%;">Generate code for any
architecture (PWR/PWRX/PPC).</p>

<p style="margin-left:9%;"><b>-mregnames</b></p>

<p style="margin-left:14%;">Allow symbolic names for
registers.</p>

<p style="margin-left:9%;"><b>-mno-regnames</b></p>

<p style="margin-left:14%;">Do not allow symbolic names for
registers.</p>

<p style="margin-left:9%;"><b>-mrelocatable</b></p>

<p style="margin-left:14%;">Support for GCC&rsquo;s
-mrelocatable option.</p>

<p style="margin-left:9%;"><b>-mrelocatable-lib</b></p>

<p style="margin-left:14%;">Support for GCC&rsquo;s
-mrelocatable-lib option.</p>

<p style="margin-left:9%;"><b>-memb</b></p>

<p style="margin-left:14%;">Set PPC_EMB bit in ELF
flags.</p>

<p style="margin-left:9%;"><b>-mlittle, -mlittle-endian,
-le</b></p>

<p style="margin-left:14%;">Generate code for a little
endian machine.</p>

<p style="margin-left:9%;"><b>-mbig, -mbig-endian,
-be</b></p>

<p style="margin-left:14%;">Generate code for a big endian
machine.</p>

<p style="margin-left:9%;"><b>-msolaris</b></p>

<p style="margin-left:14%;">Generate code for Solaris.</p>

<p style="margin-left:9%;"><b>-mno-solaris</b></p>

<p style="margin-left:14%;">Do not generate code for
Solaris.</p>

<p style="margin-left:9%;"><b>-nops=</b><i>count</i></p>

<p style="margin-left:14%;">If an alignment directive
inserts more than <i>count</i> nops, put a branch at the
beginning to skip execution of the nops.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a RISC-V
processor. <b><br>
-fpic <br>
-fPIC</b></p>

<p style="margin-left:14%;">Generate position-independent
code</p>

<p style="margin-left:9%;"><b>-fno-pic</b></p>

<p style="margin-left:14%;">Don&rsquo;t generate
position-independent code (default)</p>

<p style="margin-left:9%;"><b>-march=ISA</b></p>

<p style="margin-left:14%;">Select the base isa, as
specified by ISA. For example -march=rv32ima. If this option
and the architecture attributes aren&rsquo;t set, then
assembler will check the default configure setting
--with-arch=ISA.</p>

<p style="margin-left:9%;"><b>-misa-spec=ISAspec</b></p>

<p style="margin-left:14%;">Select the default isa spec
version. If the version of ISA isn&rsquo;t set by -march,
then assembler helps to set the version according to the
default chosen spec. If this option isn&rsquo;t set, then
assembler will check the default configure setting
--with-isa-spec=ISAspec.</p>

<p style="margin-left:9%;"><b>-mpriv-spec=PRIVspec</b></p>

<p style="margin-left:14%;">Select the privileged spec
version. We can decide whether the CSR is valid or not
according to the chosen spec. If this option and the
privilege attributes aren&rsquo;t set, then assembler will
check the default configure setting
--with-priv-spec=PRIVspec.</p>

<p style="margin-left:9%;"><b>-mabi=ABI</b></p>

<p style="margin-left:14%;">Selects the ABI, which is
either &quot;ilp32&quot; or &quot;lp64&quot;, optionally
followed by &quot;f&quot;, &quot;d&quot;, or &quot;q&quot;
to indicate single-precision, double-precision, or
quad-precision floating-point calling convention, or none or
&quot;e&quot; to indicate the soft-float calling convention
(&quot;e&quot; indicates a soft-float RVE ABI).</p>

<p style="margin-left:9%;"><b>-mrelax</b></p>

<p style="margin-left:14%;">Take advantage of linker
relaxations to reduce the number of instructions required to
materialize symbol addresses. (default)</p>

<p style="margin-left:9%;"><b>-mno-relax</b></p>

<p style="margin-left:14%;">Don&rsquo;t do linker
relaxations.</p>

<p style="margin-left:9%;"><b>-march-attr</b></p>

<p style="margin-left:14%;">Generate the default contents
for the riscv elf attribute section if the .attribute
directives are not set. This section is used to record the
information that a linker or runtime loader needs to check
compatibility. This information includes ISA string, stack
alignment requirement, unaligned memory accesses, and the
major, minor and revision version of privileged
specification.</p>

<p style="margin-left:9%;"><b>-mno-arch-attr</b></p>

<p style="margin-left:14%;">Don&rsquo;t generate the
default riscv elf attribute section if the .attribute
directives are not set.</p>

<p style="margin-left:9%;"><b>-mcsr-check</b></p>

<p style="margin-left:14%;">Enable the CSR checking for the
ISA-dependent CRS and the read-only CSR. The ISA-dependent
CSR are only valid when the specific ISA is set. The
read-only CSR can not be written by the CSR
instructions.</p>

<p style="margin-left:9%;"><b>-mno-csr-check</b></p>

<p style="margin-left:14%;">Don&rsquo;t do CSR
checking.</p>

<p style="margin-left:9%;"><b>-mlittle-endian</b></p>

<p style="margin-left:14%;">Generate code for a little
endian machine.</p>

<p style="margin-left:9%;"><b>-mbig-endian</b></p>

<p style="margin-left:14%;">Generate code for a big endian
machine.</p>

<p style="margin-left:9%; margin-top: 1em">See the info
pages for documentation of the RX-specific options.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for the s390
processor family. <b><br>
-m31 <br>
-m64</b></p>

<p style="margin-left:14%;">Select the word size, either
31/32 bits or 64 bits.</p>

<p style="margin-left:9%;"><b>-mesa <br>
-mzarch</b></p>

<p style="margin-left:14%;">Select the architecture mode,
either the Enterprise System Architecture (esa) or the
z/Architecture mode (zarch).</p>


<p style="margin-left:9%;"><b>-march=</b><i>processor</i></p>

<p style="margin-left:14%;">Specify which s390 processor
variant is the target, <b>g5</b> (or <b>arch3</b>),
<b>g6</b>, <b>z900</b> (or <b>arch5</b>), <b>z990</b> (or
<b>arch6</b>), <b>z9-109</b>, <b>z9-ec</b> (or
<b>arch7</b>), <b>z10</b> (or <b>arch8</b>), <b>z196</b> (or
<b>arch9</b>), <b>zEC12</b> (or <b>arch10</b>), <b>z13</b>
(or <b>arch11</b>), <b>z14</b> (or <b>arch12</b>),
<b>z15</b> (or <b>arch13</b>), <b>z16</b> (or
<b>arch14</b>), or <b>arch15</b>.</p>

<p style="margin-left:9%;"><b>-mregnames <br>
-mno-regnames</b></p>

<p style="margin-left:14%;">Allow or disallow symbolic
names for registers.</p>

<p style="margin-left:9%;"><b>-mwarn-areg-zero</b></p>

<p style="margin-left:14%;">Warn whenever the operand for a
base or index register has been specified but evaluates to
zero.</p>


<p style="margin-left:9%;"><b>-mwarn-regtype-mismatch=strict
<br>
-mwarn-regtype-mismatch=relaxed <br>
-mwarn-regtype-mismatch=no <br>
-mno-warn-regtype-mismatch</b></p>

<p style="margin-left:14%;">Controls whether the assembler
performs register name type checks and generates a warning
message in case of a mismatch with the operand register
type. The default (which can be restored by using the
<b>relaxed</b> argument) is to perform relaxed register name
type checks, which allow floating point register (FPR) names
%f0 to %f15 to be specified as argument to vector register
(VR) operands and vector register (VR) names %v0 to %v15 to
be specified as argument to floating point register (FPR)
operands. This is acceptable as the FPR are embedded into
the lower half of the VR. Using the <b>strict</b> argument
strict register name type checks are performed. The
<b>no</b> argument, which is equivalent to
<b>-mno-warn-regtype-mismatch</b>, disables any register
name type checks.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a
TMS320C6000 processor. <b><br>
-march=</b><i>arch</i></p>

<p style="margin-left:14%;">Enable (only) instructions from
architecture <i>arch</i>. By default, all instructions are
permitted.</p>

<p style="margin-left:14%; margin-top: 1em">The following
values of <i>arch</i> are accepted: &quot;c62x&quot;,
&quot;c64x&quot;, &quot;c64x+&quot;, &quot;c67x&quot;,
&quot;c67x+&quot;, &quot;c674x&quot;.</p>

<p style="margin-left:9%;"><b>-mdsbt <br>
-mno-dsbt</b></p>

<p style="margin-left:14%;">The <b>-mdsbt</b> option causes
the assembler to generate the &quot;Tag_ABI_DSBT&quot;
attribute with a value of 1, indicating that the code is
using DSBT addressing. The <b>-mno-dsbt</b> option, the
default, causes the tag to have a value of 0, indicating
that the code does not use DSBT addressing. The linker will
emit a warning if objects of different type (DSBT and
non-DSBT) are linked together.</p>

<p style="margin-left:9%;"><b>-mpid=no <br>
-mpid=near <br>
-mpid=far</b></p>

<p style="margin-left:14%;">The <b>-mpid=</b> option causes
the assembler to generate the &quot;Tag_ABI_PID&quot;
attribute with a value indicating the form of data
addressing used by the code. <b>-mpid=no</b>, the default,
indicates position-dependent data addressing,
<b>-mpid=near</b> indicates position-independent addressing
with GOT accesses using near DP addressing, and
<b>-mpid=far</b> indicates position-independent addressing
with GOT accesses using far DP addressing. The linker will
emit a warning if objects built with different settings of
this option are linked together.</p>

<p style="margin-left:9%;"><b>-mpic <br>
-mno-pic</b></p>

<p style="margin-left:14%;">The <b>-mpic</b> option causes
the assembler to generate the &quot;Tag_ABI_PIC&quot;
attribute with a value of 1, indicating that the code is
using position-independent code addressing, The
&quot;-mno-pic&quot; option, the default, causes the tag to
have a value of 0, indicating position-dependent code
addressing. The linker will emit a warning if objects of
different type (position-dependent and position-independent)
are linked together.</p>

<p style="margin-left:9%;"><b>-mbig-endian <br>
-mlittle-endian</b></p>

<p style="margin-left:14%;">Generate code for the specified
endianness. The default is little-endian.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for a TILE-Gx
processor. <b><br>
-m32 | -m64</b></p>

<p style="margin-left:14%;">Select the word size, either 32
bits or 64 bits.</p>

<p style="margin-left:9%;"><b>-EB | -EL</b></p>

<p style="margin-left:14%;">Select the endianness, either
big-endian (-EB) or little-endian (-EL).</p>

<p style="margin-left:9%; margin-top: 1em">The following
option is available when as is configured for a Visium
processor. <b><br>
-mtune=</b><i>arch</i></p>

<p style="margin-left:14%;">This option specifies the
target architecture. If an attempt is made to assemble an
instruction that will not execute on the target
architecture, the assembler will issue an error message.</p>

<p style="margin-left:14%; margin-top: 1em">The following
names are recognized: &quot;mcm24&quot; &quot;mcm&quot;
&quot;gr5&quot; &quot;gr6&quot;</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an Xtensa
processor. <b><br>
--text-section-literals | --no-text-section-literals</b></p>

<p style="margin-left:14%;">Control the treatment of
literal pools. The default is
<b>--no-text-section-literals</b>, which places literals in
separate sections in the output file. This allows the
literal pool to be placed in a data RAM/ROM. With
<b>--text-section-literals</b>, the literals are
interspersed in the text section in order to keep them as
close as possible to their references. This may be necessary
for large assembly files, where the literals would otherwise
be out of range of the &quot;L32R&quot; instructions in the
text section. Literals are grouped into pools following
&quot;.literal_position&quot; directives or preceding
&quot;ENTRY&quot; instructions. These options only affect
literals referenced via PC-relative &quot;L32R&quot;
instructions; literals for absolute mode &quot;L32R&quot;
instructions are handled separately.</p>

<p style="margin-left:9%;"><b>--auto-litpools |
--no-auto-litpools</b></p>

<p style="margin-left:14%;">Control the treatment of
literal pools. The default is <b>--no-auto-litpools</b>,
which in the absence of <b>--text-section-literals</b>
places literals in separate sections in the output file.
This allows the literal pool to be placed in a data RAM/ROM.
With <b>--auto-litpools</b>, the literals are interspersed
in the text section in order to keep them as close as
possible to their references, explicit
&quot;.literal_position&quot; directives are not required.
This may be necessary for very large functions, where single
literal pool at the beginning of the function may not be
reachable by &quot;L32R&quot; instructions at the end. These
options only affect literals referenced via PC-relative
&quot;L32R&quot; instructions; literals for absolute mode
&quot;L32R&quot; instructions are handled separately. When
used together with <b>--text-section-literals</b>,
<b>--auto-litpools</b> takes precedence.</p>

<p style="margin-left:9%;"><b>--absolute-literals |
--no-absolute-literals</b></p>

<p style="margin-left:14%;">Indicate to the assembler
whether &quot;L32R&quot; instructions use absolute or
PC-relative addressing. If the processor includes the
absolute addressing option, the default is to use absolute
&quot;L32R&quot; relocations. Otherwise, only the
PC-relative &quot;L32R&quot; relocations can be used.</p>

<p style="margin-left:9%;"><b>--target-align |
--no-target-align</b></p>

<p style="margin-left:14%;">Enable or disable automatic
alignment to reduce branch penalties at some expense in code
size. This optimization is enabled by default. Note that the
assembler will always align instructions like
&quot;LOOP&quot; that have fixed alignment requirements.</p>

<p style="margin-left:9%;"><b>--longcalls |
--no-longcalls</b></p>

<p style="margin-left:14%;">Enable or disable
transformation of call instructions to allow calls across a
greater range of addresses. This option should be used when
call targets can potentially be out of range. It may degrade
both code size and performance, but the linker can generally
optimize away the unnecessary overhead when a call ends up
within range. The default is <b>--no-longcalls</b>.</p>

<p style="margin-left:9%;"><b>--transform |
--no-transform</b></p>

<p style="margin-left:14%;">Enable or disable all assembler
transformations of Xtensa instructions, including both
relaxation and optimization. The default is
<b>--transform</b>; <b>--no-transform</b> should only be
used in the rare cases when the instructions must be exactly
as specified in the assembly source. Using
<b>--no-transform</b> causes out of range instruction
operands to be errors.</p>

<p style="margin-left:9%;"><b>--rename-section</b>
<i>oldname</i><b>=</b><i>newname</i></p>

<p style="margin-left:14%;">Rename the <i>oldname</i>
section to <i>newname</i>. This option can be used multiple
times to rename multiple sections.</p>

<p style="margin-left:9%;"><b>--trampolines |
--no-trampolines</b></p>

<p style="margin-left:14%;">Enable or disable
transformation of jump instructions to allow jumps across a
greater range of addresses. This option should be used when
jump targets can potentially be out of range. In the absence
of such jumps this option does not affect code size or
performance. The default is <b>--trampolines</b>.</p>

<p style="margin-left:9%;"><b>--abi-windowed |
--abi-call0</b></p>

<p style="margin-left:14%;">Choose ABI tag written to the
&quot;.xtensa.info&quot; section. ABI tag indicates ABI of
the assembly code. A warning is issued by the linker on an
attempt to link object files with inconsistent ABI tags.
Default ABI is chosen by the Xtensa core configuration.</p>

<p style="margin-left:9%; margin-top: 1em">The following
options are available when as is configured for an Z80
processor.</p>

<p style="margin-left:9%; margin-top: 1em">@chapter Z80
Dependent Features</p>

<h3>Command-line Options
<a name="Command-line Options"></a>
</h3>



<p style="margin-left:9%; margin-top: 1em"><b>-march=</b><i>CPU</i><b>[-</b><i>EXT</i><b>...][+</b><i>EXT</i><b>...]</b></p>

<p style="margin-left:14%;">This option specifies the
target processor. The assembler will issue an error message
if an attempt is made to assemble an instruction which will
not execute on the target processor. The following processor
names are recognized: &quot;z80&quot;, &quot;z180&quot;,
&quot;ez80&quot;, &quot;gbz80&quot;, &quot;z80n&quot;,
&quot;r800&quot;. In addition to the basic instruction set,
the assembler can be told to accept some extension
mnemonics. For example, &quot;-march=z180+sli+infc&quot;
extends <i>z180</i> with <i>SLI</i> instructions and <i>IN
F,(C)</i>. The following extensions are currently supported:
&quot;full&quot; (all known instructions), &quot;adl&quot;
(ADL CPU mode by default, eZ80 only), &quot;sli&quot;
(instruction known as <i>SLI</i>, <i>SLL</i> or <i>SL1</i>),
&quot;xyhl&quot; (instructions with halves of index
registers: <i>IXL</i>, <i>IXH</i>, <i>IYL</i>, <i>IYH</i>),
&quot;xdcb&quot; (instructions like <i>RotOp (II+d),R</i>
and <i>BitOp n,(II+d),R</i>), &quot;infc&quot; (instruction
<i>IN F,(C)</i> or <i>IN (C)</i>), &quot;outc0&quot;
(instruction <i>OUT (C),0</i>). Note that rather than
extending a basic instruction set, the extension mnemonics
starting with &quot;-&quot; revoke the respective
functionality: &quot;-march=z80-full+xyhl&quot; first
removes all default extensions and adds support for index
registers halves only.</p>

<p style="margin-left:14%; margin-top: 1em">If this option
is not specified then &quot;-march=z80+xyhl+infc&quot; is
assumed.</p>


<p style="margin-left:9%;"><b>-local-prefix=</b><i>prefix</i></p>

<p style="margin-left:14%;">Mark all labels with specified
prefix as local. But such label can be marked global
explicitly in the code. This option do not change default
local label prefix &quot;.L&quot;, it is just adds new
one.</p>

<p style="margin-left:9%;"><b>-colonless</b></p>

<p style="margin-left:14%;">Accept colonless labels. All
symbols at line begin are treated as labels.</p>

<p style="margin-left:9%;"><b>-sdcc</b></p>

<p style="margin-left:14%;">Accept assembler code produced
by SDCC.</p>

<p style="margin-left:9%;"><b>-fp-s=</b><i>FORMAT</i></p>

<p style="margin-left:14%;">Single precision floating point
numbers format. Default: ieee754 (32 bit).</p>

<p style="margin-left:9%;"><b>-fp-d=</b><i>FORMAT</i></p>

<p style="margin-left:14%;">Double precision floating point
numbers format. Default: ieee754 (64 bit).</p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em"><b>gcc</b>(1),
<b>ld</b>(1), and the Info entries for <i>binutils</i> and
<i>ld</i>.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>


<p style="margin-left:9%; margin-top: 1em">Copyright (c)
1991-2025 Free Software Foundation, Inc.</p>

<p style="margin-left:9%; margin-top: 1em">Permission is
granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License,
Version 1.3 or any later version published by the Free
Software Foundation; with no Invariant Sections, with no
Front-Cover Texts, and with no Back-Cover Texts. A copy of
the license is included in the section entitled &quot;GNU
Free Documentation License&quot;.</p>
<hr>
</body>
</html>
