// Seed: 1962464631
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2
    , id_5,
    output supply0 id_3
);
  id_6(
      .id_0(id_1), .id_1(id_2), .id_2(1'b0 ^ 1), .id_3(1)
  );
  assign id_5 = id_2;
  assign module_1.type_12 = 0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    input uwire id_13,
    input supply0 id_14,
    output uwire id_15,
    input wor id_16,
    input uwire id_17,
    input tri1 id_18
);
  assign id_11 = id_17;
  wire id_20;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_6,
      id_4
  );
  assign id_11 = 1 & id_8 == id_1;
endmodule
