{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455914808584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455914808587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 02:16:48 2016 " "Processing started: Sat Feb 20 02:16:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455914808587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914808587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevatorsixfloor -c elevatorsixfloor " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevatorsixfloor -c elevatorsixfloor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914808587 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1455914809443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevator.v(161) " "Verilog HDL information at elevator.v(161): always construct contains both blocking and non-blocking assignments" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1455914840382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevator.v(213) " "Verilog HDL information at elevator.v(213): always construct contains both blocking and non-blocking assignments" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 213 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1455914840384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevatorsixfloor " "Found entity 1: elevatorsixfloor" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455914840391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterncycles.v 1 1 " "Found 1 design units, including 1 entities, in source file counterncycles.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterncycle " "Found entity 1: counterncycle" {  } { { "counterncycles.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/counterncycles.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455914840401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevatorsixfloor " "Elaborating entity \"elevatorsixfloor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1455914840551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_carcall elevator.v(108) " "Verilog HDL or VHDL warning at elevator.v(108): object \"reg_carcall\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840555 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_hallcall_up elevator.v(109) " "Verilog HDL or VHDL warning at elevator.v(109): object \"reg_hallcall_up\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840555 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_hallcall_down elevator.v(110) " "Verilog HDL or VHDL warning at elevator.v(110): object \"reg_hallcall_down\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840555 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_floorsensor elevator.v(111) " "Verilog HDL or VHDL warning at elevator.v(111): object \"reg_floorsensor\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_request elevator.v(112) " "Verilog HDL or VHDL warning at elevator.v(112): object \"reg_request\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_request_remain elevator.v(113) " "Verilog HDL or VHDL warning at elevator.v(113): object \"reg_request_remain\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dir_up elevator.v(116) " "Verilog HDL or VHDL warning at elevator.v(116): object \"reg_dir_up\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dir_down elevator.v(117) " "Verilog HDL or VHDL warning at elevator.v(117): object \"reg_dir_down\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_liftmoving elevator.v(118) " "Verilog HDL or VHDL warning at elevator.v(118): object \"reg_liftmoving\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840556 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dooropen elevator.v(119) " "Verilog HDL or VHDL warning at elevator.v(119): object \"reg_dooropen\" assigned a value but never read" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1455914840557 "|elevatorsixfloor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset elevator.v(164) " "Verilog HDL Always Construct warning at elevator.v(164): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1455914840558 "|elevatorsixfloor"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(187) " "Verilog HDL Case Statement information at elevator.v(187): all case item expressions in this case statement are onehot" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1455914840560 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_counter1_rst elevator.v(161) " "Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable \"reg_counter1_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455914840560 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_counter2_rst elevator.v(161) " "Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable \"reg_counter2_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455914840561 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate elevator.v(161) " "Verilog HDL Always Construct warning at elevator.v(161): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455914840561 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_counter1_rst elevator.v(213) " "Verilog HDL Always Construct warning at elevator.v(213): inferring latch(es) for variable \"reg_counter1_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455914840565 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_counter2_rst elevator.v(213) " "Verilog HDL Always Construct warning at elevator.v(213): inferring latch(es) for variable \"reg_counter2_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 213 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1455914840565 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carled elevator.v(47) " "Output port \"carled\" at elevator.v(47) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840567 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hallcall_upled elevator.v(48) " "Output port \"hallcall_upled\" at elevator.v(48) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840567 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hallcall_downled elevator.v(49) " "Output port \"hallcall_downled\" at elevator.v(49) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "floorindicatorled elevator.v(50) " "Output port \"floorindicatorled\" at elevator.v(50) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dooropen elevator.v(51) " "Output port \"dooropen\" at elevator.v(51) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dir_up elevator.v(52) " "Output port \"dir_up\" at elevator.v(52) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dir_down elevator.v(53) " "Output port \"dir_down\" at elevator.v(53) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "liftmoving elevator.v(54) " "Output port \"liftmoving\" at elevator.v(54) has no driver" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1455914840568 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_counter2_rst elevator.v(233) " "Inferred latch for \"reg_counter2_rst\" at elevator.v(233)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840569 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_counter1_rst elevator.v(233) " "Inferred latch for \"reg_counter1_rst\" at elevator.v(233)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840569 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s_door elevator.v(161) " "Inferred latch for \"nextstate.s_door\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840569 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s_stop elevator.v(161) " "Inferred latch for \"nextstate.s_stop\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840569 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s_up elevator.v(161) " "Inferred latch for \"nextstate.s_up\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840570 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.s_idle elevator.v(161) " "Inferred latch for \"nextstate.s_idle\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840570 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_counter2_rst elevator.v(161) " "Inferred latch for \"reg_counter2_rst\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840570 "|elevatorsixfloor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_counter1_rst elevator.v(161) " "Inferred latch for \"reg_counter1_rst\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840570 "|elevatorsixfloor"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_counter1_rst elevator.v(161) " "Can't resolve multiple constant drivers for net \"reg_counter1_rst\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840571 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "elevator.v(233) " "Constant driver at elevator.v(233)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 233 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840571 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg_counter2_rst elevator.v(161) " "Can't resolve multiple constant drivers for net \"reg_counter2_rst\" at elevator.v(161)" {  } { { "elevator.v" "" { Text "/media/saurav/All_stuff/M.Tech._IITB/sem-2/EE705-VLSIDesignLab/My_codes/lab4_workingfolder/quartus/elevator.v" 161 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840571 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1455914840573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1157 " "Peak virtual memory: 1157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455914840860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 20 02:17:20 2016 " "Processing ended: Sat Feb 20 02:17:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455914840860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455914840860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455914840860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455914840860 ""}
