Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu May 27 18:33:47 2021
| Host         : LAPTOP-AOEJJ8SU running 64-bit major release  (build 9200)
| Command      : report_drc -file dvlsi2021_lab5_top_drc_opted.rpt -pb dvlsi2021_lab5_top_drc_opted.pb -rpx dvlsi2021_lab5_top_drc_opted.rpx
| Design       : dvlsi2021_lab5_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

