run -all
# 
# === Starting Matrix-Vector Multiplication Testbench ===
# 
# [T=5000] state=IDLE | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 1: Initial idle state works - state=IDLE, done=0, ready_for_b=0
# 
# [T=95000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 2: State transition to FETCH_ROWS works
# 
# Test 3: Monitoring memory read operations...
# [T=105000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000000
#   Memory read request: address=0x00000000
# [T=235000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=1
#   Memory read response: data=0x0102030405060708
# [T=245000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000000
# [T=375000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=1
#   Memory read response: data=0x0102030405060708
# [T=385000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000001 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000001
# [T=515000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000001 mem_read=0 mem_valid=1
#   Memory read response: data=0x1112131415161718
# [T=525000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000002 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000002
# [T=655000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000002 mem_read=0 mem_valid=1
#   Memory read response: data=0x2122232425262728
# [T=665000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000003 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000003
# [T=795000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000003 mem_read=0 mem_valid=1
#   Memory read response: data=0x3132333435363738
# [T=805000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000004 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000004
# [T=935000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000004 mem_read=0 mem_valid=1
#   Memory read response: data=0x4142434445464748
# [T=945000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000005 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000005
# [T=1075000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000005 mem_read=0 mem_valid=1
#   Memory read response: data=0x5152535455565758
# [T=1085000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000006 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000006
# [T=1215000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000006 mem_read=0 mem_valid=1
#   Memory read response: data=0x6162636465666768
# [T=1225000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=1 mem_valid=0
#   Memory read request: address=0x00000007
# [T=1315000] state=WAIT_FIFOS_FULL | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=0 mem_valid=0
# Test 3: Memory fetch phase completed
# 
# Test 4: State transition to WAIT_FIFOS_FULL works
# 
# [T=1325000] state=IDLE | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=0 mem_valid=0
# Test 5: Waiting for COMPUTE state...
# [T=1335000] state=WAIT_FIFOS_FULL | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=1345000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 5: State transition to COMPUTE works
# 
# Test 6: Feeding B vector inputs...
#   >>> Feeding B[0] = 0x01, ready_for_b=1
# [T=1355000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=1
#   >>> Feeding B[1] = 0x02, ready_for_b=1
# [T=1365000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=0
#   >>> Feeding B[2] = 0x03, ready_for_b=1
#   >>> Feeding B[3] = 0x04, ready_for_b=1
#   >>> Feeding B[4] = 0x05, ready_for_b=1
#   >>> Feeding B[5] = 0x06, ready_for_b=1
#   >>> Feeding B[6] = 0x07, ready_for_b=1
#   >>> Feeding B[7] = 0x08, ready_for_b=1
# [T=1425000] state=COMPUTE | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 6: B vector input completed
# 
# Test 7: Monitoring computation phase...
#   Compute cycle 9: state=COMPUTE
#   Compute cycle 10: state=COMPUTE
#   Compute cycle 11: state=COMPUTE
#   Compute cycle 12: state=COMPUTE
#   Compute cycle 13: state=COMPUTE
#   Compute cycle 14: state=COMPUTE
#   Compute cycle 15: state=COMPUTE
# [T=1505000] state=DONE_STATE | start=0 done=1 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
#   Compute cycle 0: state=DONE_STATE
# Test 7: State transition to DONE_STATE works
# 
# Test 8: Done signal asserted correctly
# 
# 
# === Test 9: Computation Results ===
#   result[0] = 0x000054 (84 decimal)
#   result[1] = 0x000054 (84 decimal)
#   result[2] = 0x000214 (532 decimal)
#   result[3] = 0x0003d4 (980 decimal)
#   result[4] = 0x000594 (1428 decimal)
#   result[5] = 0x000754 (1876 decimal)
#   result[6] = 0x000914 (2324 decimal)
#   result[7] = 0x000ad4 (2772 decimal)
# 
#   FIFO Status:
#     FIFO[0]: full=0 empty=1
#     FIFO[1]: full=0 empty=1
#     FIFO[2]: full=0 empty=1
#     FIFO[3]: full=0 empty=1
#     FIFO[4]: full=0 empty=1
#     FIFO[5]: full=0 empty=1
#     FIFO[6]: full=0 empty=1
#     FIFO[7]: full=0 empty=1
# Test 9: Results displayed (manual verification required based on .mif contents)
# 
# [T=1515000] state=IDLE | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 10: Return to IDLE state works - state=IDLE, done=0
# 
# Test 11: Starting second computation with different B vector...
# [T=1555000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=1565000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=1 mem_valid=0
# [T=1695000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=1
# [T=1705000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=1 mem_valid=0
# [T=1835000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=1
# [T=1845000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000001 mem_read=1 mem_valid=0
# [T=1975000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000001 mem_read=0 mem_valid=1
# [T=1985000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000002 mem_read=1 mem_valid=0
# [T=2115000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000002 mem_read=0 mem_valid=1
# [T=2125000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000003 mem_read=1 mem_valid=0
# [T=2255000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000003 mem_read=0 mem_valid=1
# [T=2265000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000004 mem_read=1 mem_valid=0
# [T=2395000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000004 mem_read=0 mem_valid=1
# [T=2405000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000005 mem_read=1 mem_valid=0
# [T=2535000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000005 mem_read=0 mem_valid=1
# [T=2545000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000006 mem_read=1 mem_valid=0
# [T=2675000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000006 mem_read=0 mem_valid=1
# [T=2685000] state=FETCH_ROWS | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=1 mem_valid=0
# [T=2775000] state=WAIT_FIFOS_FULL | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=0 mem_valid=0
# [T=2785000] state=IDLE | start=0 done=0 ready_for_b=0 | mem_addr=00000007 mem_read=0 mem_valid=0
# [T=2795000] state=WAIT_FIFOS_FULL | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=2805000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=2815000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=1
# [T=2825000] state=COMPUTE | start=0 done=0 ready_for_b=1 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=2885000] state=COMPUTE | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# [T=2965000] state=DONE_STATE | start=0 done=1 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# 
# === Test 11: Second Computation Results ===
#   result[0] = 0x000190 (400 decimal)
#   result[1] = 0x000190 (400 decimal)
#   result[2] = 0x0007c0 (1984 decimal)
#   result[3] = 0x000df0 (3568 decimal)
#   result[4] = 0x001420 (5152 decimal)
#   result[5] = 0x001a50 (6736 decimal)
#   result[6] = 0x002080 (8320 decimal)
#   result[7] = 0x0026b0 (9904 decimal)
# Test 11: Second computation completed successfully
# 
# [T=2975000] state=IDLE | start=0 done=0 ready_for_b=0 | mem_addr=00000000 mem_read=0 mem_valid=0
# Test 12: FIFO operation verification
#   All FIFOs should be empty after computation:
#     FIFO[0]: empty=1 (correct)
#     FIFO[1]: empty=1 (correct)
#     FIFO[2]: empty=1 (correct)
#     FIFO[3]: empty=1 (correct)
#     FIFO[4]: empty=1 (correct)
#     FIFO[5]: empty=1 (correct)
#     FIFO[6]: empty=1 (correct)
#     FIFO[7]: empty=1 (correct)
# Test 12: FIFO verification completed
# 
# 
# 
# ========================================
#         TEST SUMMARY
# ========================================
#   Tests Passed: 10
#   Tests Failed: 0
#   Total Tests:  10
# 
#   *** ALL TESTS PASSED! ***
# ========================================
# 
# ** Note: $stop    : I:/Minilab1b/mat_vec_mult_tb.sv(335)
#    Time: 3015 ns  Iteration: 1  Instance: /mat_vec_mult_tb
# Break in Module mat_vec_mult_tb at I:/Minilab1b/mat_vec_mult_tb.sv line 335