
# ğŸ’» **ELEC374 CPU Project â€“ SimpleRISC Computer (Mini SRC)**  

This project involves the design, simulation, implementation, and verification of a **SimpleRISC Computer (Mini SRC)** â€” a simplified RISC processor with integrated memory and I/O. Developed as part of an academic course at **Queen's University**, the project demonstrates core CPU design principles, including instruction execution, memory management, and I/O handling.  

---

## ğŸ¯ **Project Overview**  
ğŸ”¹ Designed and implemented a simplified RISC architecture (Mini SRC).  
ğŸ”¹ Developed key components, including an **ALU**, **register file**, and **control unit**.  
ğŸ”¹ Simulated and verified correct instruction execution and data handling.  

---

## ğŸ› ï¸ **Core Features**  
### ğŸ† **Processor Architecture**  
- Designed a **32-bit RISC processor** with a streamlined instruction set.  
- Implemented **fetch, decode, execute, memory, and write-back** stages.  
- Included a flexible register file for fast data access.  

### âš™ï¸ **ALU (Arithmetic Logic Unit)**  
- Handles integer arithmetic and logical operations.  
- Supports addition, subtraction, AND, OR, XOR, and shifting.  

### ğŸ“¦ **Memory and I/O**  
- Integrated direct memory access (DMA) for efficient data transfer.  
- Supported I/O operations with basic memory-mapped I/O.  

### ğŸ”„ **Instruction Set**  
- Implemented essential RISC instructions, including:  
  âœ… Load/Store  
  âœ… Branch (Conditional and Unconditional)  
  âœ… Arithmetic and Logic Operations  

---
