// Seed: 1802929060
macromodule module_0;
  wire id_1;
  assign id_2 = id_1;
  wire id_3;
  assign module_1.id_4 = 0;
  wire id_4;
  module_2 modCall_1 ();
  wire id_5, id_6;
endmodule
module module_1 (
    input logic id_0,
    output supply1 id_1,
    input wor id_2,
    output logic id_3,
    output tri id_4
);
  wire id_6;
  assign id_4 = -1 - id_2;
  always #1 wait (id_2) #1 #1 id_3 <= id_0;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  always_ff id_1 <= id_1 + "";
  id_2(
      id_3
  );
  wire id_4, id_5;
endmodule
