Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 28 14:40:31 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.752        0.000                      0                 9016        0.071        0.000                      0                 9016        4.020        0.000                       0                  3440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.752        0.000                      0                 9016        0.071        0.000                      0                 9016        4.020        0.000                       0                  3440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 3.421ns (37.619%)  route 5.673ns (62.381%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.742     3.036    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.908 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.974    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_2_n_1
    RAMB36_X3Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.399 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_2/DOBDO[0]
                         net (fo=35, routed)          5.607    12.006    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[16]
    SLICE_X29Y110        LUT6 (Prop_lut6_I4_O)        0.124    12.130 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[15]_i_1/O
                         net (fo=1, routed)           0.000    12.130    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[15]_i_1_n_0
    SLICE_X29Y110        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.697    12.876    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X29Y110        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[15]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)        0.031    12.882    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[15]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 3.421ns (38.110%)  route 5.556ns (61.890%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.822     3.116    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.988 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.054    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.479 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/DOBDO[0]
                         net (fo=37, routed)          5.490    11.969    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[22]
    SLICE_X31Y110        LUT6 (Prop_lut6_I2_O)        0.124    12.093 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058[15]_i_1/O
                         net (fo=1, routed)           0.000    12.093    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_fu_4067_p34[15]
    SLICE_X31Y110        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.697    12.876    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X31Y110        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[15]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X31Y110        FDRE (Setup_fdre_C_D)        0.031    12.882    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[15]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -12.093    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 3.421ns (37.497%)  route 5.702ns (62.503%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.700     2.994    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.866 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.932    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.357 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.637    11.994    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[21]
    SLICE_X58Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.118 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058[22]_i_1/O
                         net (fo=1, routed)           0.000    12.118    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_fu_4067_p34[22]
    SLICE_X58Y109        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.709    12.888    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X58Y109        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[22]/C
                         clock pessimism              0.115    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X58Y109        FDRE (Setup_fdre_C_D)        0.077    12.926    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[22]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.758ns  (logic 3.964ns (45.263%)  route 4.794ns (54.737%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.794     3.088    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.960 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.026    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.451 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0/DOBDO[0]
                         net (fo=259, routed)         4.126    10.577    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[14]
    SLICE_X61Y98         LUT6 (Prop_lut6_I2_O)        0.124    10.701 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[10]_i_13/O
                         net (fo=1, routed)           0.000    10.701    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/mux_2_1__0[10]
    SLICE_X61Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    10.946 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[10]_i_5/O
                         net (fo=1, routed)           0.602    11.548    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/mux_3_0__0[10]
    SLICE_X61Y99         LUT6 (Prop_lut6_I5_O)        0.298    11.846 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[10]_i_1/O
                         net (fo=1, routed)           0.000    11.846    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[10]_i_1_n_0
    SLICE_X61Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.541    12.720    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X61Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[10]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)        0.031    12.712    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[10]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 3.421ns (37.944%)  route 5.595ns (62.056%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.700     2.994    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.866 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.932    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.357 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.530    11.886    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[21]
    SLICE_X55Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.010 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058[29]_i_1/O
                         net (fo=1, routed)           0.000    12.010    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_fu_4067_p34[29]
    SLICE_X55Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.710    12.889    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X55Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[29]/C
                         clock pessimism              0.115    13.004    
                         clock uncertainty           -0.154    12.850    
    SLICE_X55Y106        FDRE (Setup_fdre_C_D)        0.031    12.881    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[29]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 3.937ns (44.452%)  route 4.920ns (55.548%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.794     3.088    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.960 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.026    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.451 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_0/DOBDO[0]
                         net (fo=259, routed)         3.891    10.341    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[14]
    SLICE_X49Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.465 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028[18]_i_11/O
                         net (fo=1, routed)           0.000    10.465    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/mux_2_3__0[18]
    SLICE_X49Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    10.682 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028_reg[18]_i_4/O
                         net (fo=1, routed)           0.964    11.646    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/mux_3_1__0[18]
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.299    11.945 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028[18]_i_1/O
                         net (fo=1, routed)           0.000    11.945    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028[18]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.648    12.827    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X45Y112        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028_reg[18]/C
                         clock pessimism              0.115    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X45Y112        FDRE (Setup_fdre_C_D)        0.029    12.817    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv1_reg_5028_reg[18]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 3.421ns (37.936%)  route 5.597ns (62.064%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.700     2.994    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.866 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.932    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.357 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.532    11.888    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[21]
    SLICE_X60Y106        LUT6 (Prop_lut6_I4_O)        0.124    12.012 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058[24]_i_1/O
                         net (fo=1, routed)           0.000    12.012    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_fu_4067_p34[24]
    SLICE_X60Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.714    12.893    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X60Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[24]/C
                         clock pessimism              0.115    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.031    12.885    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[24]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 3.421ns (39.820%)  route 5.170ns (60.180%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.946     3.240    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     6.112 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.178    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3_n_1
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.603 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_3/DOBDO[0]
                         net (fo=35, routed)          5.105    11.708    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[17]
    SLICE_X29Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.832 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[0]_i_1/O
                         net (fo=1, routed)           0.000    11.832    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053[0]_i_1_n_0
    SLICE_X29Y98         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.526    12.705    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X29Y98         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[0]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031    12.711    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/trunc_ln174_reg_5053_reg[0]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 3.421ns (38.493%)  route 5.466ns (61.507%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.822     3.116    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.988 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.054    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_n_1
    RAMB36_X4Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.479 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_0/DOBDO[0]
                         net (fo=37, routed)          5.401    11.880    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/q0[24]
    SLICE_X32Y101        LUT5 (Prop_lut5_I2_O)        0.124    12.004 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_port_reg_d_i_imm[12]_i_1/O
                         net (fo=1, routed)           0.000    12.004    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[19]_0[12]
    SLICE_X32Y101        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.654    12.833    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X32Y101        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[12]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y101        FDRE (Setup_fdre_C_D)        0.077    12.885    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[12]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -12.004    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.421ns (38.833%)  route 5.388ns (61.167%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.700     2.994    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.866 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     5.932    design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_7_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.357 r  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_7/DOBDO[0]
                         net (fo=37, routed)          5.323    11.680    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/q0[21]
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.804 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058[2]_i_1/O
                         net (fo=1, routed)           0.000    11.804    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_fu_4067_p34[2]
    SLICE_X50Y98         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.467    12.646    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X50Y98         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[2]/C
                         clock pessimism              0.115    12.761    
                         clock uncertainty           -0.154    12.607    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.079    12.686    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/rv2_reg_5058_reg[2]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/sext_ln91_reg_5105_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.851%)  route 0.320ns (66.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.559     0.895    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_d_i_imm_reg[19]/Q
                         net (fo=3, routed)           0.320     1.379    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/imm12_fu_4145_p3[31]
    SLICE_X33Y103        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/sext_ln91_reg_5105_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.911     1.277    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X33Y103        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/sext_ln91_reg_5105_reg[19]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X33Y103        FDRE (Hold_fdre_C_D)         0.066     1.308    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/sext_ln91_reg_5105_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/pc_read_reg_5098_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.022%)  route 0.179ns (55.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.639     0.975    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X43Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[8]/Q
                         net (fo=3, routed)           0.179     1.295    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/zext_ln120_fu_4159_p1[10]
    SLICE_X40Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/pc_read_reg_5098_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.825     1.191    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/pc_read_reg_5098_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/pc_read_reg_5098_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.417ns (78.520%)  route 0.114ns (21.480%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.557     0.893    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/Q
                         net (fo=3, routed)           0.113     1.170    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/zext_ln120_fu_4159_p1[7]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.330 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[8]_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.369 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[12]_i_1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.424 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.424    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_fu_4163_p2[13]
    SLICE_X41Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.911     1.277    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_2_reg_4873_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.761%)  route 0.167ns (47.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.656     0.992    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X27Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_2_reg_4873_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_2_reg_4873_reg[0]/Q
                         net (fo=1, routed)           0.167     1.300    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_2_reg_4873[0]
    SLICE_X27Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.345 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/reg_file_30_fu_238[0]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468_n_1039
    SLICE_X27Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.844     1.210    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X27Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_3_reg_4878_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_29_fu_234_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.731%)  route 0.173ns (45.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.656     0.992    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X26Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_3_reg_4878_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_3_reg_4878_reg[0]/Q
                         net (fo=1, routed)           0.173     1.329    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_3_reg_4878[0]
    SLICE_X26Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.374 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/reg_file_29_fu_234[0]_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468_n_1007
    SLICE_X26Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_29_fu_234_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.844     1.210    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X26Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_29_fu_234_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_29_fu_234_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.428ns (78.956%)  route 0.114ns (21.044%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.557     0.893    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_port_reg_pc_reg[5]/Q
                         net (fo=3, routed)           0.113     1.170    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/zext_ln120_fu_4159_p1[7]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.330 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.330    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[8]_i_1_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.369 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.370    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[12]_i_1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.435 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.435    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_fu_4163_p2[15]
    SLICE_X41Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.911     1.277    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/npc4_reg_5120_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.934%)  route 0.258ns (58.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.637     0.973    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X39Y108        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[29]/Q
                         net (fo=31, routed)          0.258     1.372    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473[29]
    SLICE_X51Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.417 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/reg_file_30_fu_238[29]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468_n_1010
    SLICE_X51Y108        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.905     1.271    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X51Y108        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[29]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.092     1.324    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_30_fu_238_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.933%)  route 0.164ns (50.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.662     0.998    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X62Y100        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.162 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[10]/Q
                         net (fo=3, routed)           0.164     1.326    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read15[10]
    SLICE_X62Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.849     1.215    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X62Y99         FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[10]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.052     1.232    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_14_fu_174_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.298%)  route 0.242ns (53.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.638     0.974    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X46Y105        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473_reg[14]/Q
                         net (fo=31, routed)          0.242     1.380    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/result_reg_473[14]
    SLICE_X53Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.425 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/reg_file_14_fu_174[14]_i_1/O
                         net (fo=1, routed)           0.000     1.425    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468_n_513
    SLICE_X53Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_14_fu_174_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.906     1.272    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X53Y106        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_14_fu_174_reg[14]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X53Y106        FDRE (Hold_fdre_C_D)         0.091     1.324    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_14_fu_174_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.634     0.970    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/ap_clk
    SLICE_X47Y113        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948_reg[20]/Q
                         net (fo=1, routed)           0.052     1.163    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/p_read_17_reg_4948[20]
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.045     1.208 r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468/reg_file_15_fu_178[20]_i_1/O
                         net (fo=1, routed)           0.000     1.208    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/grp_execute_fu_468_n_539
    SLICE_X46Y113        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.905     1.271    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/ap_clk
    SLICE_X46Y113        FDRE                                         r  design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[20]/C
                         clock pessimism             -0.288     0.983    
    SLICE_X46Y113        FDRE (Hold_fdre_C_D)         0.121     1.104    design_1_i/fde_ip_0/inst/grp_fde_ip_Pipeline_VITIS_LOOP_44_2_fu_233/reg_file_15_fu_178_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y18  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y18  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y12  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y12  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y16  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y20  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y19  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y19  design_1_i/fde_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y91  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.232ns  (logic 0.124ns (10.068%)  route 1.108ns (89.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.108     1.108    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.232 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        1.473     2.652    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.045ns (9.007%)  route 0.455ns (90.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.455     0.455    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.500 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.500    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3440, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y84         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





