{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1741147954415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1741147954415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 11:12:34 2025 " "Processing started: Wed Mar 05 11:12:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1741147954415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1741147954415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map RV32I -c RV32I --generate_functional_sim_netlist " "Command: quartus_map RV32I -c RV32I --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1741147954415 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1741147954559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/HDL/RV32I/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "E:/HDL/RV32I/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "E:/HDL/RV32I/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "E:/HDL/RV32I/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/HDL/RV32I/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/HDL/RV32I/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.v" "" { Text "E:/HDL/RV32I/Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954590 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(41) " "Verilog HDL Module Instantiation warning at top.v(41): ignored dangling comma in List of Port Connections" {  } { { "top.v" "" { Text "E:/HDL/RV32I/top.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1741147954591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/HDL/RV32I/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "E:/HDL/RV32I/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1741147954591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1741147954591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_rf1 datapath.v(36) " "Verilog HDL Implicit Net warning at datapath.v(36): created implicit net for \"out_rf1\"" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741147954593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_rf2 datapath.v(37) " "Verilog HDL Implicit Net warning at datapath.v(37): created implicit net for \"out_rf2\"" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1741147954593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1741147954607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_inst\"" {  } { { "top.v" "datapath_inst" { Text "E:/HDL/RV32I/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_rf1 datapath.v(36) " "Verilog HDL or VHDL warning at datapath.v(36): object \"out_rf1\" assigned a value but never read" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1741147954611 "|top|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_rf2 datapath.v(37) " "Verilog HDL or VHDL warning at datapath.v(37): object \"out_rf2\" assigned a value but never read" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1741147954611 "|top|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(36) " "Verilog HDL assignment warning at datapath.v(36): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741147954611 "|top|datapath:datapath_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(37) " "Verilog HDL assignment warning at datapath.v(37): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "E:/HDL/RV32I/datapath.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741147954611 "|top|datapath:datapath_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:datapath_inst\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"datapath:datapath_inst\|PC:PC_inst\"" {  } { { "datapath.v" "PC_inst" { Text "E:/HDL/RV32I/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM datapath:datapath_inst\|IMEM:IMEM_inst " "Elaborating entity \"IMEM\" for hierarchy \"datapath:datapath_inst\|IMEM:IMEM_inst\"" {  } { { "datapath.v" "IMEM_inst" { Text "E:/HDL/RV32I/datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954618 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 IMEM.v(13) " "Verilog HDL warning at IMEM.v(13): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IMEM.v" "" { Text "E:/HDL/RV32I/IMEM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1741147954619 "|top|datapath:datapath_inst|IMEM:IMEM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 IMEM.v(10) " "Net \"mem.data_a\" at IMEM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/RV32I/IMEM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1741147954623 "|top|datapath:datapath_inst|IMEM:IMEM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 IMEM.v(10) " "Net \"mem.waddr_a\" at IMEM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/RV32I/IMEM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1741147954623 "|top|datapath:datapath_inst|IMEM:IMEM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 IMEM.v(10) " "Net \"mem.we_a\" at IMEM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "E:/HDL/RV32I/IMEM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1741147954623 "|top|datapath:datapath_inst|IMEM:IMEM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_inst\|register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_inst\|register_file:register_file_inst\"" {  } { { "datapath.v" "register_file_inst" { Text "E:/HDL/RV32I/datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(20) " "Verilog HDL Always Construct warning at register_file.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "E:/HDL/RV32I/register_file.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1741147954629 "|top|datapath:datapath_inst|register_file:register_file_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend datapath:datapath_inst\|Extend:Ex_inst " "Elaborating entity \"Extend\" for hierarchy \"datapath:datapath_inst\|Extend:Ex_inst\"" {  } { { "datapath.v" "Ex_inst" { Text "E:/HDL/RV32I/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:datapath_inst\|mux2:mux2_inst " "Elaborating entity \"mux2\" for hierarchy \"datapath:datapath_inst\|mux2:mux2_inst\"" {  } { { "datapath.v" "mux2_inst" { Text "E:/HDL/RV32I/datapath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_inst\|ALU:ALU_inst\"" {  } { { "datapath.v" "ALU_inst" { Text "E:/HDL/RV32I/datapath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(30) " "Verilog HDL assignment warning at ALU.v(30): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "E:/HDL/RV32I/ALU.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1741147954674 "|top|datapath:datapath_inst|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM datapath:datapath_inst\|DMEM:DMEM_inst " "Elaborating entity \"DMEM\" for hierarchy \"datapath:datapath_inst\|DMEM:DMEM_inst\"" {  } { { "datapath.v" "DMEM_inst" { Text "E:/HDL/RV32I/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954678 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i DMEM.v(16) " "Verilog HDL Always Construct warning at DMEM.v(16): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DMEM.v" "" { Text "E:/HDL/RV32I/DMEM.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1741147954682 "|top|datapath:datapath_inst|DMEM:DMEM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"controller:controller_inst\"" {  } { { "top.v" "controller_inst" { Text "E:/HDL/RV32I/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1741147954719 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(69) " "Verilog HDL Case Statement warning at controller.v(69): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 69 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(70) " "Verilog HDL Case Statement warning at controller.v(70): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 70 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(83) " "Verilog HDL Case Statement warning at controller.v(83): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 83 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(84) " "Verilog HDL Case Statement warning at controller.v(84): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 84 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(85) " "Verilog HDL Case Statement warning at controller.v(85): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 85 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(86) " "Verilog HDL Case Statement warning at controller.v(86): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 86 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(87) " "Verilog HDL Case Statement warning at controller.v(87): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 87 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.v(88) " "Verilog HDL Case Statement warning at controller.v(88): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.v" "" { Text "E:/HDL/RV32I/controller.v" 88 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Quartus II" 0 -1 1741147954720 "|top|controller:controller_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU_Control\[4\] " "Net \"ALU_Control\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "ALU_Control\[4\]" { Text "E:/HDL/RV32I/top.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1741147954767 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1741147954767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1741147954824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 11:12:34 2025 " "Processing ended: Wed Mar 05 11:12:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1741147954824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1741147954824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1741147954824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1741147954824 ""}
