Video_out_ram_sim_netlist.v,verilog,xil_defaultlib,../../../../PCB_test.srcs/sources_1/ip/Video_out_ram/Video_out_ram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
