# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fullAd8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fvura/Desktop/programs\ quartus/fullAd8bit {C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:00 on Aug 30,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fvura/Desktop/programs quartus/fullAd8bit" C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_main.v 
# -- Compiling module fullAd8bit_main
# 
# Top level modules:
# 	fullAd8bit_main
# End time: 11:09:00 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/fvura/Desktop/programs\ quartus/fullAd8bit {C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:00 on Aug 30,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/fvura/Desktop/programs quartus/fullAd8bit" C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_tb.v 
# -- Compiling module fullAd8bit_tb
# 
# Top level modules:
# 	fullAd8bit_tb
# End time: 11:09:00 on Aug 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  fullAd8bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" fullAd8bit_tb 
# Start time: 11:09:00 on Aug 30,2019
# Loading work.fullAd8bit_tb
# Loading work.fullAd8bit_main
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_tb.v(24)
#    Time: 80 ns  Iteration: 0  Instance: /fullAd8bit_tb
# Break in Module fullAd8bit_tb at C:/Users/fvura/Desktop/programs quartus/fullAd8bit/fullAd8bit_tb.v line 24
# End time: 11:11:34 on Aug 30,2019, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
