--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml HMB_DC_QBTOP.twx HMB_DC_QBTOP.ncd
-o HMB_DC_QBTOP.twr HMB_DC_QBTOP.pcf -ucf HMB_QBLink.ucf

Design file:              HMB_DC_QBTOP.ncd
Physical constraint file: HMB_DC_QBTOP.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y41.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.141ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.106ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X8Y35.D1       net (fanout=2)        1.277   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X8Y35.D        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X8Y35.C6       net (fanout=1)        0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y35.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y41.A2       net (fanout=1)        0.847   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.430ns logic, 2.676ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X6Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.518ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y31.AX       net (fanout=2)        0.262   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y31.CLK      Tdick                 0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.787ns logic, 0.696ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X7Y31.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.233ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.434   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.764ns logic, 0.434ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X7Y31.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.617ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.450ns logic, 0.202ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X6Y31.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.720ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.A        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y31.AX       net (fanout=2)        0.121   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y31.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.432ns logic, 0.323ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y41.A2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.391ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.426ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X7Y31.A4       net (fanout=1)        0.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X7Y31.A        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X8Y35.D1       net (fanout=2)        0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X8Y35.D        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X8Y35.C6       net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y35.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y41.A2       net (fanout=1)        0.494   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.918ns logic, 1.508ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y32.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.758ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.758ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X7Y47.D3       net (fanout=7)        0.976   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X7Y47.D        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X9Y32.D1       net (fanout=1)        2.040   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y32.CLK      net (fanout=4)        0.833   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.758ns (0.909ns logic, 3.849ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.545ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.545ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.BMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y48.D4       net (fanout=3)        0.412   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y32.CLK      net (fanout=4)        0.833   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.545ns (1.033ns logic, 3.512ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.508ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.508ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y48.D5       net (fanout=2)        0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y32.CLK      net (fanout=4)        0.833   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (1.033ns logic, 3.475ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.525ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.059ns (Levels of Logic = 0)
  Clock Path Skew:      1.913ns (2.868 - 0.955)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.303ns
    Phase Error (PE):           0.223ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y32.SR       net (fanout=10)       1.332   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y32.CLK      Trck                  0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.059ns (0.727ns logic, 1.332ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.204ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.932ns (Levels of Logic = 0)
  Clock Path Skew:      3.757ns (4.758 - 1.001)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.303ns
    Phase Error (PE):           0.223ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y32.SR       net (fanout=10)       1.265   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y32.CLK      Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.667ns logic, 1.265ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2172 paths analyzed, 360 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.328ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X6Y49.A2), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA6    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X2Y58.C2       net (fanout=1)        1.222   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<6>
    SLICE_X2Y58.BMUX     Topcb                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_51
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f8
    SLICE_X6Y49.C2       net (fanout=1)        1.661   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X6Y49.CMUX     Tilo                  0.261   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X6Y49.A2       net (fanout=1)        0.624   icon_control0<3>
    SLICE_X6Y49.CLK      Tas                   0.289   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (2.786ns logic, 3.507ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA2    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X2Y58.D3       net (fanout=1)        1.011   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X2Y58.BMUX     Topdb                 0.393   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_4_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f8
    SLICE_X6Y49.C2       net (fanout=1)        1.661   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X6Y49.CMUX     Tilo                  0.261   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X6Y49.A2       net (fanout=1)        0.624   icon_control0<3>
    SLICE_X6Y49.CLK      Tas                   0.289   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (2.793ns logic, 3.296ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA8    Trcko_DOA             1.850   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X2Y58.B3       net (fanout=1)        1.007   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<9>
    SLICE_X2Y58.BMUX     Topbb                 0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_5
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_3_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f8
    SLICE_X6Y49.C2       net (fanout=1)        1.661   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X6Y49.CMUX     Tilo                  0.261   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X6Y49.A2       net (fanout=1)        0.624   icon_control0<3>
    SLICE_X6Y49.CLK      Tas                   0.289   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.761ns logic, 3.292ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X8Y40.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X8Y47.C5       net (fanout=4)        0.674   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.663ns logic, 4.391ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X8Y47.C1       net (fanout=4)        0.461   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (1.663ns logic, 4.178ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y47.A5       net (fanout=1)        0.567   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y47.A        Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y35.B3       net (fanout=9)        1.706   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.713ns (1.718ns logic, 3.995ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X8Y40.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X8Y47.C5       net (fanout=4)        0.674   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (1.646ns logic, 4.391ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X8Y47.C1       net (fanout=4)        0.461   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.646ns logic, 4.178ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y47.A5       net (fanout=1)        0.567   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y47.A        Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y35.B3       net (fanout=9)        1.706   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.AMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y40.SR       net (fanout=3)        1.409   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y40.CLK      Tsrck                 0.425   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (1.701ns logic, 3.995ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X9Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X9Y29.SR       net (fanout=2)        0.250   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X9Y29.CLK      Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.067ns logic, 0.250ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X9Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y55.CQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X9Y55.DX       net (fanout=1)        0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X9Y55.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X0Y22.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.DQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB16_X0Y22.ADDRA11 net (fanout=2)        0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB16_X0Y22.CLKA    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.168ns logic, 0.259ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O/CLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA/CLK
  Location pin: SLICE_X6Y34.CLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.132ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X9Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.D3       net (fanout=3)        0.928   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X9Y40.SR       net (fanout=3)        1.073   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X9Y40.CLK      Tsrck                 0.446   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.096ns logic, 2.001ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X9Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.D3       net (fanout=3)        0.928   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X9Y40.SR       net (fanout=3)        1.073   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X9Y40.CLK      Tsrck                 0.422   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.072ns logic, 2.001ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X9Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.D3       net (fanout=3)        0.928   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X9Y40.SR       net (fanout=3)        1.073   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X9Y40.CLK      Tsrck                 0.402   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.052ns logic, 2.001ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X9Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.D3       net (fanout=3)        0.536   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.D        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X9Y43.SR       net (fanout=3)        0.404   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X9Y43.CLK      Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.226ns logic, 0.940ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X9Y47.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.C4       net (fanout=3)        0.455   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y47.CE       net (fanout=2)        0.263   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y47.CLK      Tckce       (-Th)    -0.181   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.535ns logic, 0.718ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X9Y47.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y49.C4       net (fanout=3)        0.455   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y49.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y47.CE       net (fanout=2)        0.263   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y47.CLK      Tckce       (-Th)    -0.182   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.536ns logic, 0.718ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.876ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X9Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y57.A6       net (fanout=3)        0.128   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y57.CLK      Tas                   0.322   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.713ns logic, 0.128ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X9Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y57.A6       net (fanout=3)        0.026   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y57.CLK      Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 425 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X7Y33.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.513ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      5.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.CQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X8Y47.C5       net (fanout=4)        0.674   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X7Y33.SR       net (fanout=3)        1.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X7Y33.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.434ns logic, 4.044ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.300ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      5.265ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X8Y47.C1       net (fanout=4)        0.461   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X8Y47.C        Tilo                  0.204   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X7Y35.B1       net (fanout=9)        1.995   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X7Y33.SR       net (fanout=3)        1.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X7Y33.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (1.434ns logic, 3.831ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.172ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      5.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y47.A5       net (fanout=1)        0.567   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y47.A        Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y35.B3       net (fanout=9)        1.706   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y35.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X7Y35.A3       net (fanout=4)        0.313   icon_control0<5>
    SLICE_X7Y35.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X7Y33.SR       net (fanout=3)        1.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X7Y33.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.489ns logic, 3.648ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (SLICE_X9Y34.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.074ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      5.039ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X7Y47.D3       net (fanout=7)        0.976   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X7Y47.D        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X9Y32.D1       net (fanout=1)        2.040   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y34.SR       net (fanout=3)        0.454   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y34.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.039ns (1.435ns logic, 3.604ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.861ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.BMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y48.D4       net (fanout=3)        0.412   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y34.SR       net (fanout=3)        0.454   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y34.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.559ns logic, 3.267ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.824ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y48.D5       net (fanout=2)        0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y34.SR       net (fanout=3)        0.454   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y34.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.559ns logic, 3.230ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (SLICE_X9Y33.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.913ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.878ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X7Y47.D3       net (fanout=7)        0.976   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X7Y47.D        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X9Y32.D1       net (fanout=1)        2.040   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y33.SR       net (fanout=3)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y33.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (1.437ns logic, 3.441ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.700ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.665ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.BMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X7Y48.D4       net (fanout=3)        0.412   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y33.SR       net (fanout=3)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y33.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.665ns (1.561ns logic, 3.104ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.663ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.628ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X7Y48.D5       net (fanout=2)        0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X7Y48.DMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y32.D3       net (fanout=9)        2.267   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y32.C6       net (fanout=4)        0.134   icon_control0<13>
    SLICE_X9Y32.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X9Y33.SR       net (fanout=3)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X9Y33.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.561ns logic, 3.067ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X6Y36.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.488ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y35.BQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X6Y36.AX       net (fanout=1)        0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X6Y36.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.239ns logic, 0.284ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (SLICE_X8Y30.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.538ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    SLICE_X8Y30.SR       net (fanout=1)        0.290   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
    SLICE_X8Y30.CLK      Tremck      (-Th)    -0.085   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.283ns logic, 0.290ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X7Y54.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.671ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sysclk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.BQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X7Y54.B3       net (fanout=2)        0.257   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X7Y54.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.449ns logic, 0.257ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 245 paths analyzed, 214 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y41.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.879ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X9Y35.B2       net (fanout=2)        1.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X9Y35.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y35.C2       net (fanout=1)        0.586   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X8Y35.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y41.A2       net (fanout=1)        0.847   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.176ns logic, 2.668ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.792ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.757ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AMUX     Tshcko                0.488   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X8Y34.A2       net (fanout=2)        1.226   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X8Y34.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X8Y35.C3       net (fanout=1)        0.467   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X8Y35.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y41.A2       net (fanout=1)        0.847   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (1.217ns logic, 2.540ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.410ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.375ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X9Y35.B3       net (fanout=1)        0.710   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X9Y35.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y35.C2       net (fanout=1)        0.586   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X8Y35.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y41.A2       net (fanout=1)        0.847   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (1.232ns logic, 2.143ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E (SLICE_X6Y42.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.453ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.453ns (Levels of Logic = 0)
  Source Clock:         sysclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X6Y42.A2       net (fanout=25)       3.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.391ns logic, 3.062ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E (SLICE_X6Y42.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.453ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.453ns (Levels of Logic = 0)
  Source Clock:         sysclk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X6Y42.A2       net (fanout=25)       3.062   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.391ns logic, 3.062ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_asic_clk = PERIOD TIMEGRP "asic_clk" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.405ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_asic_clk = PERIOD TIMEGRP "asic_clk" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.595ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TARGETX_control/INTERNAL_COUNTER<3>/CLK
  Logical resource: TARGETX_control/INTERNAL_COUNTER_0/CK
  Location pin: SLICE_X4Y0.CLK
  Clock network: asic_clk
--------------------------------------------------------------------------------
Slack: 15.595ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TARGETX_control/INTERNAL_COUNTER<3>/CLK
  Logical resource: TARGETX_control/INTERNAL_COUNTER_1/CK
  Location pin: SLICE_X4Y0.CLK
  Clock network: asic_clk
--------------------------------------------------------------------------------
Slack: 15.595ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TARGETX_control/INTERNAL_COUNTER<3>/CLK
  Logical resource: TARGETX_control/INTERNAL_COUNTER_2/CK
  Location pin: SLICE_X4Y0.CLK
  Clock network: asic_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SSTIN_P = PERIOD TIMEGRP "SYSCLK_P" 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SSTIN_P = PERIOD TIMEGRP "SYSCLK_P" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.575ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: CLOCK_FANOUT/clkout1
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLOCK_FANOUT/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLOCK_FANOUT/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLOCK_FANOUT/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_FANOUT_clkout0 = PERIOD TIMEGRP 
"CLOCK_FANOUT_clkout0" TS_SSTIN_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5218 paths analyzed, 1891 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.750ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X3Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.376ns (Levels of Logic = 0)
  Clock Path Skew:      -0.456ns (0.716 - 1.172)
  Source Clock:         comm_process/sstX5Clk rising at 25.000ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.CQ       Tcko                  0.447   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X3Y57.DX       net (fanout=1)        1.866   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X3Y57.CLK      Tdick                 0.063   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.510ns logic, 1.866ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X3Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.318ns (Levels of Logic = 0)
  Clock Path Skew:      -0.456ns (0.716 - 1.172)
  Source Clock:         comm_process/sstX5Clk rising at 25.000ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.447   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X3Y57.BX       net (fanout=1)        1.808   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X3Y57.CLK      Tdick                 0.063   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.510ns logic, 1.808ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X3Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.168ns (Levels of Logic = 0)
  Clock Path Skew:      -0.456ns (0.716 - 1.172)
  Source Clock:         comm_process/sstX5Clk rising at 25.000ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.BQ       Tcko                  0.447   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X3Y57.CX       net (fanout=1)        1.658   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X3Y57.CLK      Tdick                 0.063   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.510ns logic, 1.658ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_FANOUT_clkout0 = PERIOD TIMEGRP "CLOCK_FANOUT_clkout0" TS_SSTIN_P
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X6Y16.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.760 - 0.484)
  Source Clock:         comm_process/sstX5Clk rising at 31.250ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.CQ       Tcko                  0.198   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X6Y16.CX       net (fanout=1)        0.612   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X6Y16.CLK      Tckdi       (-Th)    -0.041   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.239ns logic, 0.612ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X6Y16.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.760 - 0.484)
  Source Clock:         comm_process/sstX5Clk rising at 31.250ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.BQ       Tcko                  0.198   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X6Y16.BX       net (fanout=1)        0.616   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X6Y16.CLK      Tckdi       (-Th)    -0.041   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.239ns logic, 0.616ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X6Y16.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.276ns (0.760 - 0.484)
  Source Clock:         comm_process/sstX5Clk rising at 31.250ns
  Destination Clock:    sysclk rising at 31.250ns
  Clock Uncertainty:    0.518ns

  Clock Uncertainty:          0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.268ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y18.DQ       Tcko                  0.198   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X6Y16.DX       net (fanout=1)        0.623   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X6Y16.CLK      Tckdi       (-Th)    -0.041   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.239ns logic, 0.623ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_FANOUT_clkout0 = PERIOD TIMEGRP "CLOCK_FANOUT_clkout0" TS_SSTIN_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.580ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 15.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: sysclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_FANOUT_clkout1 = PERIOD TIMEGRP 
"CLOCK_FANOUT_clkout1" TS_SSTIN_P /         2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 800 paths analyzed, 189 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.448ns.
--------------------------------------------------------------------------------

Paths for end point TARGETX_control/UPDATE_REG_0 (SLICE_X7Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx_dac_update (FF)
  Destination:          TARGETX_control/UPDATE_REG_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.660 - 0.655)
  Source Clock:         asic_clk rising at 0.000ns
  Destination Clock:    asic_clk falling at 6.250ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx_dac_update to TARGETX_control/UPDATE_REG_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.CMUX     Tshcko                0.488   TARGETX_control/PCLK
                                                       tx_dac_update
    SLICE_X7Y3.AX        net (fanout=2)        3.044   tx_dac_update
    SLICE_X7Y3.CLK       Tdick                 0.063   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/UPDATE_REG_0
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.551ns logic, 3.044ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point TARGETX_control/STATE_FSM_FFd5 (SLICE_X7Y4.C4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/UPDATE_REG_0 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         asic_clk falling at 6.250ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/UPDATE_REG_0 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.AQ        Tcko                  0.391   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/UPDATE_REG_0
    SLICE_X7Y3.B1        net (fanout=2)        0.430   TARGETX_control/UPDATE_REG<0>
    SLICE_X7Y3.B         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.C4        net (fanout=1)        0.456   TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.972ns logic, 0.886ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/UPDATE_REG_1 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.620ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         asic_clk falling at 6.250ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/UPDATE_REG_1 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.BQ        Tcko                  0.391   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/UPDATE_REG_1
    SLICE_X7Y3.B5        net (fanout=1)        0.192   TARGETX_control/UPDATE_REG<1>
    SLICE_X7Y3.B         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.C4        net (fanout=1)        0.456   TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      1.620ns (0.972ns logic, 0.648ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/INTERNAL_COUNTER_7 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.569 - 0.625)
  Source Clock:         asic_clk rising at 0.000ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/INTERNAL_COUNTER_7 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y1.DQ        Tcko                  0.447   TARGETX_control/INTERNAL_COUNTER<7>
                                                       TARGETX_control/INTERNAL_COUNTER_7
    SLICE_X0Y0.D5        net (fanout=3)        1.443   TARGETX_control/INTERNAL_COUNTER<7>
    SLICE_X0Y0.COUT      Topcyd                0.261   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_lut<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CIN       net (fanout=1)        0.003   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CMUX      Tcinc                 0.284   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A6        net (fanout=1)        1.208   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y3.B6        net (fanout=9)        0.133   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y3.B         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.C4        net (fanout=1)        0.456   TARGETX_control/STATE_FSM_FFd5-In2
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (1.832ns logic, 3.243ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point TARGETX_control/STATE_FSM_FFd5 (SLICE_X7Y4.C1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/INTERNAL_COUNTER_7 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.569 - 0.625)
  Source Clock:         asic_clk rising at 0.000ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/INTERNAL_COUNTER_7 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y1.DQ        Tcko                  0.447   TARGETX_control/INTERNAL_COUNTER<7>
                                                       TARGETX_control/INTERNAL_COUNTER_7
    SLICE_X0Y0.D5        net (fanout=3)        1.443   TARGETX_control/INTERNAL_COUNTER<7>
    SLICE_X0Y0.COUT      Topcyd                0.261   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_lut<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CIN       net (fanout=1)        0.003   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CMUX      Tcinc                 0.284   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A6        net (fanout=1)        1.208   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D3        net (fanout=9)        0.681   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D         Tilo                  0.259   TARGETX_control/STATE_FSM_FFd5-In3
                                                       TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.C1        net (fanout=1)        0.580   TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.832ns logic, 3.915ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/INTERNAL_COUNTER_6 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.569 - 0.625)
  Source Clock:         asic_clk rising at 0.000ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/INTERNAL_COUNTER_6 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y1.CQ        Tcko                  0.447   TARGETX_control/INTERNAL_COUNTER<7>
                                                       TARGETX_control/INTERNAL_COUNTER_6
    SLICE_X0Y0.D3        net (fanout=3)        1.377   TARGETX_control/INTERNAL_COUNTER<6>
    SLICE_X0Y0.COUT      Topcyd                0.261   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_lut<3>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CIN       net (fanout=1)        0.003   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<3>
    SLICE_X0Y1.CMUX      Tcinc                 0.284   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A6        net (fanout=1)        1.208   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D3        net (fanout=9)        0.681   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D         Tilo                  0.259   TARGETX_control/STATE_FSM_FFd5-In3
                                                       TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.C1        net (fanout=1)        0.580   TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.832ns logic, 3.849ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TARGETX_control/INTERNAL_COUNTER_10 (FF)
  Destination:          TARGETX_control/STATE_FSM_FFd5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.501ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.569 - 0.623)
  Source Clock:         asic_clk rising at 0.000ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.134ns

  Clock Uncertainty:          0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.257ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TARGETX_control/INTERNAL_COUNTER_10 to TARGETX_control/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.CQ        Tcko                  0.447   TARGETX_control/INTERNAL_COUNTER<11>
                                                       TARGETX_control/INTERNAL_COUNTER_10
    SLICE_X0Y1.B1        net (fanout=3)        1.223   TARGETX_control/INTERNAL_COUNTER<10>
    SLICE_X0Y1.CMUX      Topbc                 0.522   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_lut<5>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A6        net (fanout=1)        1.208   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<6>
    SLICE_X7Y3.A         Tilo                  0.259   TARGETX_control/UPDATE_REG<1>
                                                       TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D3        net (fanout=9)        0.681   TARGETX_control/Mcompar_LOAD_PERIOD[15]_INTERNAL_COUNTER[15]_LessThan_19_o_cy<7>
    SLICE_X7Y5.D         Tilo                  0.259   TARGETX_control/STATE_FSM_FFd5-In3
                                                       TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.C1        net (fanout=1)        0.580   TARGETX_control/STATE_FSM_FFd5-In3
    SLICE_X7Y4.CLK       Tas                   0.322   TARGETX_control/STATE_FSM_FFd5
                                                       TARGETX_control/STATE_FSM_FFd5-In4
                                                       TARGETX_control/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      5.501ns (1.809ns logic, 3.692ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLOCK_FANOUT_clkout1 = PERIOD TIMEGRP "CLOCK_FANOUT_clkout1" TS_SSTIN_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tx_dac_update (SLICE_X2Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TX_DAC_UPst_FSM_FFd2 (FF)
  Destination:          tx_dac_update (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         asic_clk rising at 12.500ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TX_DAC_UPst_FSM_FFd2 to tx_dac_update
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.CQ       Tcko                  0.234   TARGETX_control/PCLK
                                                       TX_DAC_UPst_FSM_FFd2
    SLICE_X2Y39.C5       net (fanout=2)        0.064   TX_DAC_UPst_FSM_FFd2
    SLICE_X2Y39.CLK      Tah         (-Th)    -0.131   TARGETX_control/PCLK
                                                       tx_dac_update_rstpot
                                                       tx_dac_update
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_DAC_UPst_FSM_FFd1 (SLICE_X2Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TX_DAC_UPst_FSM_FFd1 (FF)
  Destination:          TX_DAC_UPst_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         asic_clk rising at 12.500ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TX_DAC_UPst_FSM_FFd1 to TX_DAC_UPst_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.AQ       Tcko                  0.234   TARGETX_control/PCLK
                                                       TX_DAC_UPst_FSM_FFd1
    SLICE_X2Y39.A6       net (fanout=2)        0.023   TX_DAC_UPst_FSM_FFd1
    SLICE_X2Y39.CLK      Tah         (-Th)    -0.197   TARGETX_control/PCLK
                                                       TX_DAC_UPst_FSM_FFd1-In1
                                                       TX_DAC_UPst_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point TARGETX_control/SIN_i (SLICE_X4Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TARGETX_control/SIN_i (FF)
  Destination:          TARGETX_control/SIN_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         asic_clk rising at 12.500ns
  Destination Clock:    asic_clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: TARGETX_control/SIN_i to TARGETX_control/SIN_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.AQ       Tcko                  0.234   TARGETX_control/SIN
                                                       TARGETX_control/SIN_i
    SLICE_X4Y16.A6       net (fanout=2)        0.023   TARGETX_control/SIN_i
    SLICE_X4Y16.CLK      Tah         (-Th)    -0.197   TARGETX_control/SIN
                                                       TARGETX_control/SIN_i_rstpot
                                                       TARGETX_control/SIN_i
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.431ns logic, 0.023ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_FANOUT_clkout1 = PERIOD TIMEGRP "CLOCK_FANOUT_clkout1" TS_SSTIN_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLOCK_FANOUT/clkout2_buf/I0
  Logical resource: CLOCK_FANOUT/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: CLOCK_FANOUT/clkout1
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TARGETX_control/INTERNAL_COUNTER<3>/CLK
  Logical resource: TARGETX_control/INTERNAL_COUNTER_0/CK
  Location pin: SLICE_X4Y0.CLK
  Clock network: asic_clk
--------------------------------------------------------------------------------
Slack: 12.095ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: TARGETX_control/INTERNAL_COUNTER<3>/CLK
  Logical resource: TARGETX_control/INTERNAL_COUNTER_1/CK
  Location pin: SLICE_X4Y0.CLK
  Clock network: asic_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP    
     "comm_process_U_ClockGenByteLink_clkfx" TS_CLOCK_FANOUT_clkout0 / 5        
 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1044 paths analyzed, 465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.615ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/r_slipCount_0 (SLICE_X4Y27.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.343ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_1 to comm_process/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.447   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X4Y26.C2       net (fanout=4)        1.097   comm_process/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.331   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (0.982ns logic, 3.361ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_3 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.095ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_3 to comm_process/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_3
    SLICE_X4Y26.C3       net (fanout=4)        0.808   comm_process/U_SerialInterfaceIn/r_bitCount<3>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.331   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (1.023ns logic, 3.072ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.006ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.270 - 0.292)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_2 to comm_process/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_dataWrite
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_2
    SLICE_X4Y26.C5       net (fanout=4)        0.719   comm_process/U_SerialInterfaceIn/r_bitCount<2>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.331   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.023ns logic, 2.983ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/r_slipCount_2 (SLICE_X4Y27.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_1 to comm_process/U_SerialInterfaceIn/r_slipCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.447   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X4Y26.C2       net (fanout=4)        1.097   comm_process/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.295   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.946ns logic, 3.361ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_3 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_3 to comm_process/U_SerialInterfaceIn/r_slipCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_3
    SLICE_X4Y26.C3       net (fanout=4)        0.808   comm_process/U_SerialInterfaceIn/r_bitCount<3>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.295   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_2
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.987ns logic, 3.072ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.270 - 0.292)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_2 to comm_process/U_SerialInterfaceIn/r_slipCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_dataWrite
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_2
    SLICE_X4Y26.C5       net (fanout=4)        0.719   comm_process/U_SerialInterfaceIn/r_bitCount<2>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.295   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.970ns (0.987ns logic, 2.983ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/r_slipCount_3 (SLICE_X4Y27.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.303ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_1 to comm_process/U_SerialInterfaceIn/r_slipCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DQ       Tcko                  0.447   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X4Y26.C2       net (fanout=4)        1.097   comm_process/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.291   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.942ns logic, 3.361ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_3 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.055ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.270 - 0.293)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_3 to comm_process/U_SerialInterfaceIn/r_slipCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.DMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_bitCount<1>
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_3
    SLICE_X4Y26.C3       net (fanout=4)        0.808   comm_process/U_SerialInterfaceIn/r_bitCount<3>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.291   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_3
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (0.983ns logic, 3.072ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/r_bitCount_2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_slipCount_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.270 - 0.292)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 6.250ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.492ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/r_bitCount_2 to comm_process/U_SerialInterfaceIn/r_slipCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.AMUX     Tshcko                0.488   comm_process/U_SerialInterfaceIn/r_dataWrite
                                                       comm_process/U_SerialInterfaceIn/r_bitCount_2
    SLICE_X4Y26.C5       net (fanout=4)        0.719   comm_process/U_SerialInterfaceIn/r_bitCount<2>
    SLICE_X4Y26.C        Tilo                  0.204   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_SerialInterfaceIn/_n0118_inv1
    SLICE_X4Y27.CE       net (fanout=3)        2.264   comm_process/U_SerialInterfaceIn/_n0118_inv
    SLICE_X4Y27.CLK      Tceck                 0.291   comm_process/U_SerialInterfaceIn/r_slipCount<3>
                                                       comm_process/U_SerialInterfaceIn/r_slipCount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (0.983ns logic, 2.983ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_CLOCK_FANOUT_clkout0 / 5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X2Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.298ns (0.848 - 0.550)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    0.347ns

  Clock Uncertainty:          0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.AMUX     Tshcko                0.266   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X2Y53.AX       net (fanout=1)        0.343   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X2Y53.CLK      Tckdi       (-Th)    -0.041   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.307ns logic, 0.343ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X7Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.756 - 0.457)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    0.347ns

  Clock Uncertainty:          0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AMUX     Tshcko                0.244   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X7Y18.AX       net (fanout=1)        0.398   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X7Y18.CLK      Tckdi       (-Th)    -0.059   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.303ns logic, 0.398ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 (SLICE_X5Y28.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_ByteLink/r_aligned (FF)
  Destination:          comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.304ns (0.790 - 0.486)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 0.000ns
  Clock Uncertainty:    0.347ns

  Clock Uncertainty:          0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: comm_process/U_ByteLink/r_aligned to comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.BMUX     Tshcko                0.266   comm_process/U_ByteLink/r_state_FSM_FFd2
                                                       comm_process/U_ByteLink/r_aligned
    SLICE_X5Y28.B4       net (fanout=4)        0.241   comm_process/U_ByteLink/r_aligned
    SLICE_X5Y28.CLK      Tah         (-Th)    -0.215   comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
                                                       comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1-In1
                                                       comm_process/U_SerialInterfaceIn/r_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.481ns logic, 0.241ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_CLOCK_FANOUT_clkout0 / 5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 3.126ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Logical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SSTIN_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SSTIN_P                     |     31.250ns|     10.000ns|     23.075ns|            0|            0|            0|         7062|
| TS_CLOCK_FANOUT_clkout0       |     31.250ns|     16.750ns|     23.075ns|            0|            0|         5218|         1044|
|  TS_comm_process_U_ClockGenByt|      6.250ns|      4.615ns|          N/A|            0|            0|         1044|            0|
|  eLink_clkfx                  |             |             |             |             |             |             |             |
| TS_CLOCK_FANOUT_clkout1       |     12.500ns|      7.448ns|          N/A|            0|            0|          800|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    7.411|    2.004|    3.724|    1.371|
SYSCLK_P       |    7.411|    2.004|    3.724|    1.371|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    7.411|    2.004|    3.724|    1.371|
SYSCLK_P       |    7.411|    2.004|    3.724|    1.371|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9938 paths, 0 nets, and 3501 connections

Design statistics:
   Minimum period:  16.750ns{1}   (Maximum frequency:  59.701MHz)
   Maximum path delay from/to any node:   3.132ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 27 20:40:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



