--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/i/jisenhar/Documents/6.111/laser_pinball/physics/beta/beta_test/beta_test.ise
-intstyle ise -v 3 -s 4 -xml labkit_beta2demo labkit_beta2demo.ncd -o
labkit_beta2demo.twr labkit_beta2demo.pcf -ucf
/afs/athena.mit.edu/user/j/i/jisenhar/Documents/6.111/laser_pinball/physics/beta/labkit_beta2demo/labkit.ucf

Design file:              labkit_beta2demo.ncd
Physical constraint file: labkit_beta2demo.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |    5.559(R)|   -1.233(R)|clock_50MHz       |   0.000|
keyboard_clock|   -1.161(R)|    1.433(R)|clock_50MHz       |   0.000|
keyboard_data |    4.666(R)|   -0.993(R)|clock_50MHz       |   0.000|
--------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
-------------------+------------+------------------+--------+
                   | clk (edge) |                  | Clock  |
Destination        |   to PAD   |Internal Clock(s) | Phase  |
-------------------+------------+------------------+--------+
disp_clock         |   12.354(R)|clock_50MHz       |   0.000|
led<0>             |   18.950(R)|clock_50MHz       |   0.000|
led<6>             |   15.503(R)|clock_50MHz       |   0.000|
led<7>             |   14.639(R)|clock_50MHz       |   0.000|
vga_out_blank_b    |   16.499(R)|clock_50MHz       |   0.000|
vga_out_blue<0>    |   13.909(R)|clock_50MHz       |   0.000|
vga_out_blue<1>    |   13.901(R)|clock_50MHz       |   0.000|
vga_out_blue<2>    |   13.761(R)|clock_50MHz       |   0.000|
vga_out_blue<3>    |   15.035(R)|clock_50MHz       |   0.000|
vga_out_blue<4>    |   14.693(R)|clock_50MHz       |   0.000|
vga_out_blue<5>    |   14.990(R)|clock_50MHz       |   0.000|
vga_out_blue<6>    |   16.407(R)|clock_50MHz       |   0.000|
vga_out_blue<7>    |   16.707(R)|clock_50MHz       |   0.000|
vga_out_green<0>   |   14.973(R)|clock_50MHz       |   0.000|
vga_out_green<1>   |   14.508(R)|clock_50MHz       |   0.000|
vga_out_green<2>   |   15.591(R)|clock_50MHz       |   0.000|
vga_out_green<3>   |   15.599(R)|clock_50MHz       |   0.000|
vga_out_green<4>   |   16.560(R)|clock_50MHz       |   0.000|
vga_out_green<5>   |   14.548(R)|clock_50MHz       |   0.000|
vga_out_green<6>   |   16.861(R)|clock_50MHz       |   0.000|
vga_out_green<7>   |   14.211(R)|clock_50MHz       |   0.000|
vga_out_hsync      |   14.696(R)|clock_50MHz       |   0.000|
vga_out_pixel_clock|   17.026(R)|clock_50MHz       |   0.000|
vga_out_red<0>     |   14.207(R)|clock_50MHz       |   0.000|
vga_out_red<1>     |   14.060(R)|clock_50MHz       |   0.000|
vga_out_red<2>     |   14.518(R)|clock_50MHz       |   0.000|
vga_out_red<3>     |   14.197(R)|clock_50MHz       |   0.000|
vga_out_red<4>     |   17.144(R)|clock_50MHz       |   0.000|
vga_out_red<5>     |   13.855(R)|clock_50MHz       |   0.000|
vga_out_red<6>     |   16.832(R)|clock_50MHz       |   0.000|
vga_out_red<7>     |   14.809(R)|clock_50MHz       |   0.000|
vga_out_vsync      |   14.092(R)|clock_50MHz       |   0.000|
-------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   20.611|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 19 18:07:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 367 MB



