;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME:   ADCINCVR_2.inc
;;  Version: 3.1, Updated on 2009/10/15 at 17:11:37
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION:  Assembler declarations for the ADCINCVR user module interface.
;;
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************


;--------------------------------------------------
; Register Address Constants for ADCINCVR_2
;--------------------------------------------------

; Counter Constants
ADCINCVR_2_bfCounter_Mask:             equ   08h
ADCINCVR_2_bfCounter_INT_REG:          equ   0e1h

; PWM Constants
ADCINCVR_2_bfPWM16_Mask:               equ   80h
ADCINCVR_2_bfPWM16_INT_REG:            equ   0e1h

; Power Settings
ADCINCVR_2_bfPOWERMASK:                equ   03h
ADCINCVR_2_OFF:                        equ   00h
ADCINCVR_2_LOWPOWER:                   equ   01h
ADCINCVR_2_MEDPOWER:                   equ   02h
ADCINCVR_2_HIGHPOWER:                  equ   03h

; Parameter Settings
ADCINCVR_2_bNUMBITS:                   equ   dh
ADCINCVR_2_bCALCTIME:                  equ   1h
ADCINCVR_2_bMAXRES:                    equ   0Dh      ; Max resolution 13 bits
ADCINCVR_2_bMINRES:                    equ   07h      ; Min resolution 7 bits
ADCINCVR_2_fCOMPARE_TRUE:              equ   08h      ; Bit to enable compare True interrupts

; Functionality constants
ADCINCVR_2_fFSW0:                      equ   10h      ; Switch Cap FSW0 switch enable
ADCINCVR_2_NoAZ:                       equ   01h      ; Set if AutoZero is not enabled
ADCINCVR_2_fAutoZero:                  equ   20h      ; Switch Cap AutoZero switch enable
ADCINCVR_2_fDBLK_ENABLE:               equ   01h      ; Digital block enable bit
ADCINCVR_2_fPULSE_WIDE:                equ   04h      ; Enable wide terminal count pulse.

; fStatus definitions
ADCINCVR_2_fDATA_READY:                equ   10h      ; This bit is set when data is available
ADCINCVR_2_bRES_MASK:                  equ   0Fh      ; This bit while in integrate cycle

; Data Format
ADCINCVR_2_DATA_FORMAT:                equ   0

; Flag in CR2 register mask
ADCINCVR_2_fRES_SET:                   equ   01h

;--------------------------------------------------
; Registers used by ADCINCVR_2
;--------------------------------------------------
; ADCINCVR PSoC Block register Definitions
; Integrator Block Register Definitions
ADCINCVR_2_bfAtoDcr0:   equ 84h
ADCINCVR_2_bfAtoDcr1:   equ 85h
ADCINCVR_2_bfAtoDcr2:   equ 86h
ADCINCVR_2_bfAtoDcr3:   equ 87h

; Counter Block Register Definitions
ADCINCVR_2_fCounterFN:  equ 2ch
ADCINCVR_2_fCounterSL:  equ 2dh
ADCINCVR_2_fCounterOS:  equ 2eh
ADCINCVR_2_bCount:  equ 2ch
ADCINCVR_2_bPeriod: equ 2dh
ADCINCVR_2_bCompare:    equ 2eh
ADCINCVR_2_bCounter_CR0:    equ 2fh

; PWM16 Block Register Definitions
ADCINCVR_2_bfPWM_LSB_FN:    equ 38h
ADCINCVR_2_bfPWM_MSB_FN:    equ 3ch
ADCINCVR_2_fPWM_LSB_CR0:    equ 3bh
ADCINCVR_2_fPWM_MSB_CR0:    equ 3fh
ADCINCVR_2_bPWM_Count_MSB:  equ 3ch
ADCINCVR_2_bPWM_Count_LSB:  equ 38h
ADCINCVR_2_bPWM_Period_MSB: equ 3dh
ADCINCVR_2_bPWM_Period_LSB: equ 39h
ADCINCVR_2_bPWM_IntTime_MSB:    equ 3eh
ADCINCVR_2_bPWM_IntTime_LSB:    equ 3ah
ADCINCVR_2_bfPWM_LSB_FN:    equ 38h
ADCINCVR_2_bfPWM_MSB_FN:    equ 3ch


; End of File ADCINCVR_2.inc


