// Seed: 990420882
module module_0 (
    input wire id_0,
    input wor  id_1,
    input wor  id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
  id_5(
      .id_0(""), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_1), .id_5(1), .id_6(id_1), .id_7(id_1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
