-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

-- DATE "04/23/2015 14:35:55"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	gsensor IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	G_SENSOR_INT : IN std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	G_SENSOR_CS_N : OUT std_logic;
	out_red : OUT std_logic;
	out_green : OUT std_logic;
	out_blue : OUT std_logic;
	out_h_sync : OUT std_logic;
	out_v_sync : OUT std_logic
	);
END gsensor;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- G_SENSOR_CS_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_red	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_green	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_blue	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_h_sync	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- out_v_sync	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- G_SENSOR_INT	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF gsensor IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_G_SENSOR_INT : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_G_SENSOR_CS_N : std_logic;
SIGNAL ww_out_red : std_logic;
SIGNAL ww_out_green : std_logic;
SIGNAL ww_out_blue : std_logic;
SIGNAL ww_out_h_sync : std_logic;
SIGNAL ww_out_v_sync : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_vga|v_sync~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_reset_delay|cont[0]~1_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u_reset_delay|Add0~0_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~1\ : std_logic;
SIGNAL \u_reset_delay|Add0~2_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~3\ : std_logic;
SIGNAL \u_reset_delay|Add0~4_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~5\ : std_logic;
SIGNAL \u_reset_delay|Add0~6_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~7\ : std_logic;
SIGNAL \u_reset_delay|Add0~8_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~9\ : std_logic;
SIGNAL \u_reset_delay|Add0~10_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~11\ : std_logic;
SIGNAL \u_reset_delay|Add0~12_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~13\ : std_logic;
SIGNAL \u_reset_delay|Add0~14_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~15\ : std_logic;
SIGNAL \u_reset_delay|Add0~16_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~17\ : std_logic;
SIGNAL \u_reset_delay|Add0~18_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~19\ : std_logic;
SIGNAL \u_reset_delay|Add0~20_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~21\ : std_logic;
SIGNAL \u_reset_delay|Add0~22_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~23\ : std_logic;
SIGNAL \u_reset_delay|Add0~24_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~25\ : std_logic;
SIGNAL \u_reset_delay|Add0~26_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~27\ : std_logic;
SIGNAL \u_reset_delay|Add0~28_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~29\ : std_logic;
SIGNAL \u_reset_delay|Add0~30_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~31\ : std_logic;
SIGNAL \u_reset_delay|Add0~32_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~33\ : std_logic;
SIGNAL \u_reset_delay|Add0~34_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~35\ : std_logic;
SIGNAL \u_reset_delay|Add0~36_combout\ : std_logic;
SIGNAL \u_reset_delay|Add0~37\ : std_logic;
SIGNAL \u_reset_delay|Add0~38_combout\ : std_logic;
SIGNAL \u_reset_delay|cont[20]~0_combout\ : std_logic;
SIGNAL \u_reset_delay|oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_ready~q\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~13_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~q\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte~q\ : std_logic;
SIGNAL \G_SENSOR_INT~input_o\ : std_logic;
SIGNAL \u_spi_ee_config|read_back~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status~q\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[0]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[1]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|clear_status_d[2]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~15_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~45_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[0]~16\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~17_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[1]~18\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~19_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[2]~20\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~21_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[3]~22\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~23_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[4]~24\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~25_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[5]~26\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~27_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[6]~28\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~29_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[7]~30\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~31_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[8]~32\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~33_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[9]~34\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~35_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[10]~36\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~37_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[11]~38\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~39_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[12]~40\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~41_combout\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[13]~42\ : std_logic;
SIGNAL \u_spi_ee_config|read_idle_count[14]~43_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[15]~12_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|spi_go~q\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count_en~q\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Add0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[1]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[2]~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[3]~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|LessThan0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|ini_index[0]~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~14_combout\ : std_logic;
SIGNAL \u_spi_ee_config|high_byte_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|read_back_d~q\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|direction~q\ : std_logic;
SIGNAL \u_spi_ee_config|Mux2~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~9_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux9~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data[6]~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux8~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux11~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux10~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux3~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~11_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux4~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~10_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ : std_logic;
SIGNAL \u_spi_ee_config|p2s_data~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux7~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux6~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|Mux5~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan9~0_combout\ : std_logic;
SIGNAL \u_vga|Add38~0_combout\ : std_logic;
SIGNAL \u_vga|Add38~1\ : std_logic;
SIGNAL \u_vga|Add38~2_combout\ : std_logic;
SIGNAL \u_vga|Add38~3\ : std_logic;
SIGNAL \u_vga|Add38~4_combout\ : std_logic;
SIGNAL \u_vga|Add38~5\ : std_logic;
SIGNAL \u_vga|Add38~6_combout\ : std_logic;
SIGNAL \u_vga|LessThan31~0_combout\ : std_logic;
SIGNAL \u_vga|Add38~7\ : std_logic;
SIGNAL \u_vga|Add38~8_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~2_combout\ : std_logic;
SIGNAL \u_vga|Add38~9\ : std_logic;
SIGNAL \u_vga|Add38~10_combout\ : std_logic;
SIGNAL \u_vga|Add38~11\ : std_logic;
SIGNAL \u_vga|Add38~12_combout\ : std_logic;
SIGNAL \u_vga|Add38~13\ : std_logic;
SIGNAL \u_vga|Add38~14_combout\ : std_logic;
SIGNAL \u_vga|Add38~15\ : std_logic;
SIGNAL \u_vga|Add38~16_combout\ : std_logic;
SIGNAL \u_vga|Add38~17\ : std_logic;
SIGNAL \u_vga|Add38~18_combout\ : std_logic;
SIGNAL \u_vga|Add38~19\ : std_logic;
SIGNAL \u_vga|Add38~20_combout\ : std_logic;
SIGNAL \u_vga|h_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|Equal30~0_combout\ : std_logic;
SIGNAL \u_vga|Equal30~1_combout\ : std_logic;
SIGNAL \u_vga|Add39~0_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~9_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[9]~1_combout\ : std_logic;
SIGNAL \u_vga|Add39~1\ : std_logic;
SIGNAL \u_vga|Add39~2_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~11_combout\ : std_logic;
SIGNAL \u_vga|Add39~3\ : std_logic;
SIGNAL \u_vga|Add39~4_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~10_combout\ : std_logic;
SIGNAL \u_vga|Add39~5\ : std_logic;
SIGNAL \u_vga|Add39~6_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~6_combout\ : std_logic;
SIGNAL \u_vga|Add39~7\ : std_logic;
SIGNAL \u_vga|Add39~8_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~7_combout\ : std_logic;
SIGNAL \u_vga|Add39~9\ : std_logic;
SIGNAL \u_vga|Add39~10_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Add39~11\ : std_logic;
SIGNAL \u_vga|Add39~12_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~2_combout\ : std_logic;
SIGNAL \u_vga|Add39~13\ : std_logic;
SIGNAL \u_vga|Add39~14_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|Add39~15\ : std_logic;
SIGNAL \u_vga|Add39~16_combout\ : std_logic;
SIGNAL \u_vga|v_cnt~5_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~54_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~55_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~56_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~12_combout\ : std_logic;
SIGNAL \u_vga|LessThan31~1_combout\ : std_logic;
SIGNAL \u_vga|Add39~17\ : std_logic;
SIGNAL \u_vga|Add39~19\ : std_logic;
SIGNAL \u_vga|Add39~20_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[10]~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~57_combout\ : std_logic;
SIGNAL \u_vga|Add39~18_combout\ : std_logic;
SIGNAL \u_vga|v_cnt[9]~4_combout\ : std_logic;
SIGNAL \u_vga|LessThan6~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan6~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan6~2_combout\ : std_logic;
SIGNAL \u_vga|vertical_en~q\ : std_logic;
SIGNAL \u_vga|LessThan9~1_combout\ : std_logic;
SIGNAL \u_vga|horizontal_en~q\ : std_logic;
SIGNAL \u_vga|video_en~0_combout\ : std_logic;
SIGNAL \u_vga|video_en~q\ : std_logic;
SIGNAL \u_vga|Add37~1_cout\ : std_logic;
SIGNAL \u_vga|Add37~3\ : std_logic;
SIGNAL \u_vga|Add37~4_combout\ : std_logic;
SIGNAL \u_vga|Add37~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~32_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~33_combout\ : std_logic;
SIGNAL \u_vga|LessThan25~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~30_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~31_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~34_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~35_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~36_combout\ : std_logic;
SIGNAL \u_vga|green_signal~5_combout\ : std_logic;
SIGNAL \u_vga|Equal1~0_combout\ : std_logic;
SIGNAL \u_vga|Equal1~1_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~24_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~27_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~17_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~28_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~11_combout\ : std_logic;
SIGNAL \u_vga|Add36~0_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~12_combout\ : std_logic;
SIGNAL \u_vga|Add36~1\ : std_logic;
SIGNAL \u_vga|Add36~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~70_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~6_combout\ : std_logic;
SIGNAL \u_vga|Add36~3\ : std_logic;
SIGNAL \u_vga|Add36~4_combout\ : std_logic;
SIGNAL \u_vga|Equal28~0_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~7_combout\ : std_logic;
SIGNAL \u_vga|Add36~5\ : std_logic;
SIGNAL \u_vga|Add36~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~71_combout\ : std_logic;
SIGNAL \u_vga|Add36~7\ : std_logic;
SIGNAL \u_vga|Add36~8_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~9_combout\ : std_logic;
SIGNAL \u_vga|Add36~9\ : std_logic;
SIGNAL \u_vga|Add36~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~72_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~76_combout\ : std_logic;
SIGNAL \u_vga|Add36~13\ : std_logic;
SIGNAL \u_vga|Add36~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~73_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~74_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add36~11\ : std_logic;
SIGNAL \u_vga|Add36~12_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~10_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~4_combout\ : std_logic;
SIGNAL \u_vga|current_missile_line~5_combout\ : std_logic;
SIGNAL \u_vga|Add35~1\ : std_logic;
SIGNAL \u_vga|Add35~3\ : std_logic;
SIGNAL \u_vga|Add35~5\ : std_logic;
SIGNAL \u_vga|Add35~7\ : std_logic;
SIGNAL \u_vga|Add35~9\ : std_logic;
SIGNAL \u_vga|Add35~11\ : std_logic;
SIGNAL \u_vga|Add35~12_combout\ : std_logic;
SIGNAL \u_vga|Add35~10_combout\ : std_logic;
SIGNAL \u_vga|Add35~8_combout\ : std_logic;
SIGNAL \u_vga|Add35~6_combout\ : std_logic;
SIGNAL \u_vga|Add35~4_combout\ : std_logic;
SIGNAL \u_vga|Add35~2_combout\ : std_logic;
SIGNAL \u_vga|Add35~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan21~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan21~14_combout\ : std_logic;
SIGNAL \u_vga|LessThan22~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan22~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~29_combout\ : std_logic;
SIGNAL \u_vga|wait_read_mis~0_combout\ : std_logic;
SIGNAL \u_vga|Add0~1\ : std_logic;
SIGNAL \u_vga|Add0~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~50_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~20_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~19_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~1_combout\ : std_logic;
SIGNAL \u_vga|Add0~3\ : std_logic;
SIGNAL \u_vga|Add0~4_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~2_combout\ : std_logic;
SIGNAL \u_vga|Add0~5\ : std_logic;
SIGNAL \u_vga|Add0~6_combout\ : std_logic;
SIGNAL \u_vga|Add0~7\ : std_logic;
SIGNAL \u_vga|Add0~8_combout\ : std_logic;
SIGNAL \u_vga|Add0~9\ : std_logic;
SIGNAL \u_vga|Add0~10_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~1_combout\ : std_logic;
SIGNAL \u_vga|Add0~11\ : std_logic;
SIGNAL \u_vga|Add0~12_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~0_combout\ : std_logic;
SIGNAL \u_vga|Equal13~0_combout\ : std_logic;
SIGNAL \u_vga|Equal13~1_combout\ : std_logic;
SIGNAL \u_vga|Add0~0_combout\ : std_logic;
SIGNAL \u_vga|cycle_cnt~3_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Equal11~5_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \u_vga|Equal11~4_combout\ : std_logic;
SIGNAL \u_vga|Equal11~0_combout\ : std_logic;
SIGNAL \u_vga|Equal11~1_combout\ : std_logic;
SIGNAL \u_vga|Equal11~2_combout\ : std_logic;
SIGNAL \u_vga|Equal11~3_combout\ : std_logic;
SIGNAL \u_vga|Equal11~6_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~7_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~11_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~51_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~49_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~48_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~52_combout\ : std_logic;
SIGNAL \u_vga|v_sync~q\ : std_logic;
SIGNAL \u_vga|v_sync~clkctrl_outclk\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[5]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~1_combout\ : std_logic;
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add17~0_combout\ : std_logic;
SIGNAL \u_vga|Add17~2\ : std_logic;
SIGNAL \u_vga|Add17~4\ : std_logic;
SIGNAL \u_vga|Add17~6\ : std_logic;
SIGNAL \u_vga|Add17~8\ : std_logic;
SIGNAL \u_vga|Add17~10\ : std_logic;
SIGNAL \u_vga|Add17~11_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add17~12\ : std_logic;
SIGNAL \u_vga|Add17~13_combout\ : std_logic;
SIGNAL \u_vga|Add18~16_combout\ : std_logic;
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]~feeder_combout\ : std_logic;
SIGNAL \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add17~14\ : std_logic;
SIGNAL \u_vga|Add17~16\ : std_logic;
SIGNAL \u_vga|Add17~17_combout\ : std_logic;
SIGNAL \u_vga|Add17~15_combout\ : std_logic;
SIGNAL \u_vga|Add17~9_combout\ : std_logic;
SIGNAL \u_vga|Add17~7_combout\ : std_logic;
SIGNAL \u_vga|Add17~5_combout\ : std_logic;
SIGNAL \u_vga|Add18~0_combout\ : std_logic;
SIGNAL \u_vga|Add17~3_combout\ : std_logic;
SIGNAL \u_vga|Add17~1_combout\ : std_logic;
SIGNAL \u_vga|Add19~1_cout\ : std_logic;
SIGNAL \u_vga|Add19~3_cout\ : std_logic;
SIGNAL \u_vga|Add19~4_combout\ : std_logic;
SIGNAL \u_vga|Add18~1\ : std_logic;
SIGNAL \u_vga|Add18~2_combout\ : std_logic;
SIGNAL \u_vga|Add19~5\ : std_logic;
SIGNAL \u_vga|Add19~6_combout\ : std_logic;
SIGNAL \u_vga|Add18~3\ : std_logic;
SIGNAL \u_vga|Add18~4_combout\ : std_logic;
SIGNAL \u_vga|Add19~7\ : std_logic;
SIGNAL \u_vga|Add19~8_combout\ : std_logic;
SIGNAL \u_vga|Add18~5\ : std_logic;
SIGNAL \u_vga|Add18~6_combout\ : std_logic;
SIGNAL \u_vga|Add19~9\ : std_logic;
SIGNAL \u_vga|Add19~11\ : std_logic;
SIGNAL \u_vga|Add19~13\ : std_logic;
SIGNAL \u_vga|Add19~14_combout\ : std_logic;
SIGNAL \u_vga|Add18~7\ : std_logic;
SIGNAL \u_vga|Add18~9\ : std_logic;
SIGNAL \u_vga|Add18~11\ : std_logic;
SIGNAL \u_vga|Add18~12_combout\ : std_logic;
SIGNAL \u_vga|Add19~15\ : std_logic;
SIGNAL \u_vga|Add19~17\ : std_logic;
SIGNAL \u_vga|Add19~18_combout\ : std_logic;
SIGNAL \u_vga|Add18~13\ : std_logic;
SIGNAL \u_vga|Add18~15\ : std_logic;
SIGNAL \u_vga|Add18~17\ : std_logic;
SIGNAL \u_vga|Add18~18_combout\ : std_logic;
SIGNAL \u_vga|Add19~19\ : std_logic;
SIGNAL \u_vga|Add19~20_combout\ : std_logic;
SIGNAL \u_vga|Add18~14_combout\ : std_logic;
SIGNAL \u_vga|Add19~16_combout\ : std_logic;
SIGNAL \u_vga|Add18~10_combout\ : std_logic;
SIGNAL \u_vga|Add19~12_combout\ : std_logic;
SIGNAL \u_vga|Add18~8_combout\ : std_logic;
SIGNAL \u_vga|Add19~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan3~1_combout\ : std_logic;
SIGNAL \u_vga|Add13~1\ : std_logic;
SIGNAL \u_vga|Add13~3\ : std_logic;
SIGNAL \u_vga|Add13~4_combout\ : std_logic;
SIGNAL \u_vga|Add13~0_combout\ : std_logic;
SIGNAL \u_vga|Add13~2_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~3_combout\ : std_logic;
SIGNAL \u_vga|Add13~5\ : std_logic;
SIGNAL \u_vga|Add13~6_combout\ : std_logic;
SIGNAL \u_vga|Add13~7\ : std_logic;
SIGNAL \u_vga|Add13~8_combout\ : std_logic;
SIGNAL \u_vga|wait_read_sub~3_combout\ : std_logic;
SIGNAL \u_vga|read_sub~q\ : std_logic;
SIGNAL \u_vga|wait_read_sub~4_combout\ : std_logic;
SIGNAL \u_vga|wait_read_sub~q\ : std_logic;
SIGNAL \u_vga|data_a_sub[6]~9_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~0_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~1_combout\ : std_logic;
SIGNAL \u_vga|update_submarines~q\ : std_logic;
SIGNAL \u_vga|data_a_mis[31]~0_combout\ : std_logic;
SIGNAL \u_vga|read_roc~2_combout\ : std_logic;
SIGNAL \u_vga|read_roc~q\ : std_logic;
SIGNAL \u_vga|wait_read_roc~0_combout\ : std_logic;
SIGNAL \u_vga|wait_read_roc~q\ : std_logic;
SIGNAL \u_vga|generate_subarine~0_combout\ : std_logic;
SIGNAL \u_vga|Add12~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~1_combout\ : std_logic;
SIGNAL \u_vga|current_rocket[0]~0_combout\ : std_logic;
SIGNAL \u_vga|current_rocket[0]~2_combout\ : std_logic;
SIGNAL \u_vga|Add12~1\ : std_logic;
SIGNAL \u_vga|Add12~2_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~4_combout\ : std_logic;
SIGNAL \u_vga|Add12~3\ : std_logic;
SIGNAL \u_vga|Add12~4_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~3_combout\ : std_logic;
SIGNAL \u_vga|Add12~5\ : std_logic;
SIGNAL \u_vga|Add12~6_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~5_combout\ : std_logic;
SIGNAL \u_vga|Add12~7\ : std_logic;
SIGNAL \u_vga|Add12~8_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~6_combout\ : std_logic;
SIGNAL \u_vga|Add12~9\ : std_logic;
SIGNAL \u_vga|Add12~10_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~7_combout\ : std_logic;
SIGNAL \u_vga|Add12~11\ : std_logic;
SIGNAL \u_vga|Add12~12_combout\ : std_logic;
SIGNAL \u_vga|current_rocket~8_combout\ : std_logic;
SIGNAL \u_vga|Equal12~0_combout\ : std_logic;
SIGNAL \u_vga|Equal12~1_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~0_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~4_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[47]~15_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~5_combout\ : std_logic;
SIGNAL \u_vga|submarines[45]~13_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[41]~4_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~7_combout\ : std_logic;
SIGNAL \u_vga|submarines[43]~7_combout\ : std_logic;
SIGNAL \u_vga|Mux1~7_combout\ : std_logic;
SIGNAL \u_vga|Mux1~8_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[46]~12_combout\ : std_logic;
SIGNAL \u_vga|submarines[40]~6_combout\ : std_logic;
SIGNAL \u_vga|submarines[42]~5_combout\ : std_logic;
SIGNAL \u_vga|Mux1~0_combout\ : std_logic;
SIGNAL \u_vga|submarines[44]~14_combout\ : std_logic;
SIGNAL \u_vga|Mux1~1_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~0_combout\ : std_logic;
SIGNAL \u_vga|submarines[32]~10_combout\ : std_logic;
SIGNAL \u_vga|submarines[34]~9_combout\ : std_logic;
SIGNAL \u_vga|Mux1~4_combout\ : std_logic;
SIGNAL \u_vga|submarines[36]~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[38]~0_combout\ : std_logic;
SIGNAL \u_vga|Mux1~5_combout\ : std_logic;
SIGNAL \u_vga|submarines[37]~1_combout\ : std_logic;
SIGNAL \u_vga|submarines[33]~8_combout\ : std_logic;
SIGNAL \u_vga|Mux1~2_combout\ : std_logic;
SIGNAL \u_vga|submarines[35]~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[39]~3_combout\ : std_logic;
SIGNAL \u_vga|Mux1~3_combout\ : std_logic;
SIGNAL \u_vga|Mux1~6_combout\ : std_logic;
SIGNAL \u_vga|Mux1~9_combout\ : std_logic;
SIGNAL \u_vga|submarines[27]~28_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~8_combout\ : std_logic;
SIGNAL \u_vga|submarines[26]~17_combout\ : std_logic;
SIGNAL \u_vga|submarines[19]~30_combout\ : std_logic;
SIGNAL \u_vga|submarines[18]~18_combout\ : std_logic;
SIGNAL \u_vga|Mux1~10_combout\ : std_logic;
SIGNAL \u_vga|Mux1~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[23]~29_combout\ : std_logic;
SIGNAL \u_vga|submarines[30]~19_combout\ : std_logic;
SIGNAL \u_vga|submarines[22]~16_combout\ : std_logic;
SIGNAL \u_vga|Mux1~17_combout\ : std_logic;
SIGNAL \u_vga|Mux1~18_combout\ : std_logic;
SIGNAL \u_vga|submarines[17]~22_combout\ : std_logic;
SIGNAL \u_vga|submarines[16]~26_combout\ : std_logic;
SIGNAL \u_vga|Mux1~14_combout\ : std_logic;
SIGNAL \u_vga|submarines[24]~25_combout\ : std_logic;
SIGNAL \u_vga|submarines[25]~20_combout\ : std_logic;
SIGNAL \u_vga|Mux1~15_combout\ : std_logic;
SIGNAL \u_vga|submarines[29]~23_combout\ : std_logic;
SIGNAL \u_vga|submarines[21]~21_combout\ : std_logic;
SIGNAL \u_vga|submarines[20]~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[28]~27_combout\ : std_logic;
SIGNAL \u_vga|Mux1~12_combout\ : std_logic;
SIGNAL \u_vga|Mux1~13_combout\ : std_logic;
SIGNAL \u_vga|Mux1~16_combout\ : std_logic;
SIGNAL \u_vga|Mux1~19_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~11_combout\ : std_logic;
SIGNAL \u_vga|submarines[13]~44_combout\ : std_logic;
SIGNAL \u_vga|submarines[9]~33_combout\ : std_logic;
SIGNAL \u_vga|Mux1~27_combout\ : std_logic;
SIGNAL \u_vga|submarines[11]~35_combout\ : std_logic;
SIGNAL \u_vga|submarines[15]~47_combout\ : std_logic;
SIGNAL \u_vga|Mux1~28_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~10_combout\ : std_logic;
SIGNAL \u_vga|submarines[10]~32_combout\ : std_logic;
SIGNAL \u_vga|submarines[14]~45_combout\ : std_logic;
SIGNAL \u_vga|submarines[8]~34_combout\ : std_logic;
SIGNAL \u_vga|submarines[12]~46_combout\ : std_logic;
SIGNAL \u_vga|Mux1~20_combout\ : std_logic;
SIGNAL \u_vga|Mux1~21_combout\ : std_logic;
SIGNAL \u_vga|submarines[7]~39_combout\ : std_logic;
SIGNAL \u_vga|submarines[1]~41_combout\ : std_logic;
SIGNAL \u_vga|submarines[3]~43_combout\ : std_logic;
SIGNAL \u_vga|Mux1~22_combout\ : std_logic;
SIGNAL \u_vga|submarines[5]~36_combout\ : std_logic;
SIGNAL \u_vga|Mux1~23_combout\ : std_logic;
SIGNAL \u_vga|submarines[2]~40_combout\ : std_logic;
SIGNAL \u_vga|submarines[0]~42_combout\ : std_logic;
SIGNAL \u_vga|Mux1~24_combout\ : std_logic;
SIGNAL \u_vga|submarines[4]~38_combout\ : std_logic;
SIGNAL \u_vga|submarines[6]~37_combout\ : std_logic;
SIGNAL \u_vga|Mux1~25_combout\ : std_logic;
SIGNAL \u_vga|Mux1~26_combout\ : std_logic;
SIGNAL \u_vga|Mux1~29_combout\ : std_logic;
SIGNAL \u_vga|Mux1~30_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~12_combout\ : std_logic;
SIGNAL \u_vga|submarines[48]~49_combout\ : std_logic;
SIGNAL \u_vga|submarines[49]~48_combout\ : std_logic;
SIGNAL \u_vga|Mux1~31_combout\ : std_logic;
SIGNAL \u_vga|Mux1~32_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[3]~10\ : std_logic;
SIGNAL \u_vga|nb_submarines[4]~11_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[4]~12\ : std_logic;
SIGNAL \u_vga|nb_submarines[5]~13_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~8_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[0]~15_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[1]~5_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[1]~6\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~7_combout\ : std_logic;
SIGNAL \u_vga|nb_submarines[2]~8\ : std_logic;
SIGNAL \u_vga|nb_submarines[3]~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~6_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~7_combout\ : std_logic;
SIGNAL \u_vga|update_missiles~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~1_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~2_combout\ : std_logic;
SIGNAL \u_vga|generate_subarine~q\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~11_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~1_combout\ : std_logic;
SIGNAL \u_vga|Decoder1~9_combout\ : std_logic;
SIGNAL \u_vga|submarines[31]~31_combout\ : std_logic;
SIGNAL \u_vga|Mux0~17_combout\ : std_logic;
SIGNAL \u_vga|Mux0~18_combout\ : std_logic;
SIGNAL \u_vga|Mux0~10_combout\ : std_logic;
SIGNAL \u_vga|Mux0~11_combout\ : std_logic;
SIGNAL \u_vga|Mux0~14_combout\ : std_logic;
SIGNAL \u_vga|Mux0~15_combout\ : std_logic;
SIGNAL \u_vga|Mux0~12_combout\ : std_logic;
SIGNAL \u_vga|Mux0~13_combout\ : std_logic;
SIGNAL \u_vga|Mux0~16_combout\ : std_logic;
SIGNAL \u_vga|Mux0~19_combout\ : std_logic;
SIGNAL \u_vga|Mux0~22_combout\ : std_logic;
SIGNAL \u_vga|Mux0~23_combout\ : std_logic;
SIGNAL \u_vga|Mux0~24_combout\ : std_logic;
SIGNAL \u_vga|Mux0~25_combout\ : std_logic;
SIGNAL \u_vga|Mux0~26_combout\ : std_logic;
SIGNAL \u_vga|Mux0~20_combout\ : std_logic;
SIGNAL \u_vga|Mux0~21_combout\ : std_logic;
SIGNAL \u_vga|Mux0~27_combout\ : std_logic;
SIGNAL \u_vga|Mux0~28_combout\ : std_logic;
SIGNAL \u_vga|Mux0~29_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~18\ : std_logic;
SIGNAL \u_vga|current_submarine[5]~19_combout\ : std_logic;
SIGNAL \u_vga|Mux0~30_combout\ : std_logic;
SIGNAL \u_vga|Mux0~31_combout\ : std_logic;
SIGNAL \u_vga|Mux0~32_combout\ : std_logic;
SIGNAL \u_vga|Mux0~7_combout\ : std_logic;
SIGNAL \u_vga|Mux0~8_combout\ : std_logic;
SIGNAL \u_vga|Mux0~0_combout\ : std_logic;
SIGNAL \u_vga|Mux0~1_combout\ : std_logic;
SIGNAL \u_vga|Mux0~4_combout\ : std_logic;
SIGNAL \u_vga|Mux0~5_combout\ : std_logic;
SIGNAL \u_vga|Mux0~2_combout\ : std_logic;
SIGNAL \u_vga|Mux0~3_combout\ : std_logic;
SIGNAL \u_vga|Mux0~6_combout\ : std_logic;
SIGNAL \u_vga|Mux0~9_combout\ : std_logic;
SIGNAL \u_vga|Mux0~33_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~6_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~12_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[0]~8\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~9_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[1]~10\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~13_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[2]~14\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~15_combout\ : std_logic;
SIGNAL \u_vga|current_submarine[3]~16\ : std_logic;
SIGNAL \u_vga|current_submarine[4]~17_combout\ : std_logic;
SIGNAL \u_vga|Equal10~0_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~1_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~2_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~3_combout\ : std_logic;
SIGNAL \u_vga|update_rockets~q\ : std_logic;
SIGNAL \u_vga|update_missiles~0_combout\ : std_logic;
SIGNAL \u_vga|current_missile~14_combout\ : std_logic;
SIGNAL \u_vga|current_missile[5]~8_combout\ : std_logic;
SIGNAL \u_vga|current_missile[5]~10_combout\ : std_logic;
SIGNAL \u_vga|current_missile~12_combout\ : std_logic;
SIGNAL \u_vga|current_missile~15_combout\ : std_logic;
SIGNAL \u_vga|Add15~0_combout\ : std_logic;
SIGNAL \u_vga|current_missile~13_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~0_combout\ : std_logic;
SIGNAL \u_vga|current_missile~11_combout\ : std_logic;
SIGNAL \u_vga|current_missile~9_combout\ : std_logic;
SIGNAL \u_vga|LessThan4~1_combout\ : std_logic;
SIGNAL \u_vga|update_missiles~3_combout\ : std_logic;
SIGNAL \u_vga|update_missiles~4_combout\ : std_logic;
SIGNAL \u_vga|update_missiles~5_combout\ : std_logic;
SIGNAL \u_vga|update_missiles~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_mis~1_combout\ : std_logic;
SIGNAL \u_vga|wait_read_mis~q\ : std_logic;
SIGNAL \u_vga|update_missiles~2_combout\ : std_logic;
SIGNAL \u_vga|read_mis~q\ : std_logic;
SIGNAL \u_vga|wr_en_a_mis~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_mis~q\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][11]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][10]~1_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][9]~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][8]~3_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][12]~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][7]~5_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][6]~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][10]~7_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][9]~9_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][4]~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][8]~11_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][7]~13_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][3]~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[0][6]~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~11\ : std_logic;
SIGNAL \u_vga|left_boat[1]~13\ : std_logic;
SIGNAL \u_vga|left_boat[2]~15\ : std_logic;
SIGNAL \u_vga|left_boat[3]~17\ : std_logic;
SIGNAL \u_vga|left_boat[4]~19\ : std_logic;
SIGNAL \u_vga|left_boat[5]~21\ : std_logic;
SIGNAL \u_vga|left_boat[6]~23\ : std_logic;
SIGNAL \u_vga|left_boat[7]~24_combout\ : std_logic;
SIGNAL \u_vga|Add21~1\ : std_logic;
SIGNAL \u_vga|Add21~3\ : std_logic;
SIGNAL \u_vga|Add21~5\ : std_logic;
SIGNAL \u_vga|Add21~7\ : std_logic;
SIGNAL \u_vga|Add21~9\ : std_logic;
SIGNAL \u_vga|Add21~10_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[7]~25\ : std_logic;
SIGNAL \u_vga|left_boat[8]~27\ : std_logic;
SIGNAL \u_vga|left_boat[9]~28_combout\ : std_logic;
SIGNAL \u_vga|Add21~11\ : std_logic;
SIGNAL \u_vga|Add21~13\ : std_logic;
SIGNAL \u_vga|Add21~14_combout\ : std_logic;
SIGNAL \u_vga|left_boat[8]~26_combout\ : std_logic;
SIGNAL \u_vga|Add21~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[6]~22_combout\ : std_logic;
SIGNAL \u_vga|Add21~8_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~65_combout\ : std_logic;
SIGNAL \u_vga|left_boat[4]~18_combout\ : std_logic;
SIGNAL \u_vga|Add21~4_combout\ : std_logic;
SIGNAL \u_vga|left_boat[5]~20_combout\ : std_logic;
SIGNAL \u_vga|Add21~6_combout\ : std_logic;
SIGNAL \u_vga|left_boat[3]~16_combout\ : std_logic;
SIGNAL \u_vga|Add21~2_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~67_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[2]~feeder_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~0_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis[0]~1_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~2_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~3_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~4_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~5_combout\ : std_logic;
SIGNAL \u_vga|address_a_mis~6_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_vga|Equal16~0_combout\ : std_logic;
SIGNAL \u_vga|Equal27~1_combout\ : std_logic;
SIGNAL \u_vga|Equal27~2_combout\ : std_logic;
SIGNAL \u_vga|Equal27~0_combout\ : std_logic;
SIGNAL \u_vga|Equal27~3_combout\ : std_logic;
SIGNAL \u_vga|Equal27~4_combout\ : std_logic;
SIGNAL \u_vga|Equal18~2_combout\ : std_logic;
SIGNAL \u_vga|Equal17~0_combout\ : std_logic;
SIGNAL \u_vga|Equal18~3_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~2_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[0]~7_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[1]~8_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[0]~18_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[1]~9\ : std_logic;
SIGNAL \u_vga|address_b_mis[2]~10_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[2]~11\ : std_logic;
SIGNAL \u_vga|address_b_mis[3]~12_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[3]~13\ : std_logic;
SIGNAL \u_vga|address_b_mis[4]~14_combout\ : std_logic;
SIGNAL \u_vga|address_b_mis[4]~15\ : std_logic;
SIGNAL \u_vga|address_b_mis[5]~16_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~84_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[4]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~80_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[5]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~63_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~68_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[11]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~76_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[12]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~59_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~83_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[20]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~79_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[21]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~57_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~75_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[28]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~51_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~82_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[36]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~78_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[37]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~53_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~74_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[44]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~69_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~72_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[50]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~70_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[51]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~85_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[52]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~81_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[53]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~26_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~71_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[58]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~73_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[59]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~77_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[60]~feeder_combout\ : std_logic;
SIGNAL \u_vga|boat_shoot~0_combout\ : std_logic;
SIGNAL \u_vga|boat_shoot~q\ : std_logic;
SIGNAL \u_vga|data_a_mis[35]~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[107]~2_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~0_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~1_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~59_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~60_combout\ : std_logic;
SIGNAL \u_vga|Mux3~36_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~61_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~58_combout\ : std_logic;
SIGNAL \u_vga|Mux3~37_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~66_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[3]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~64_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[10]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~61_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[18]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~60_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[19]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~58_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[26]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~62_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[27]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~55_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[34]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~52_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[35]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~54_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[42]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~56_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[43]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~0_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~44_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[96]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~43_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[97]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~37_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~42_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[98]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~45_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[99]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~49_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[104]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~48_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[105]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~46_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~47_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[106]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~50_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[107]~feeder_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~50_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~51_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~52_combout\ : std_logic;
SIGNAL \u_vga|Mux3~31_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~53_combout\ : std_logic;
SIGNAL \u_vga|Mux3~32_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~54_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~55_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~56_combout\ : std_logic;
SIGNAL \u_vga|Mux3~33_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~57_combout\ : std_logic;
SIGNAL \u_vga|Mux3~34_combout\ : std_logic;
SIGNAL \u_vga|Mux3~35_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~46_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~49_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~47_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~48_combout\ : std_logic;
SIGNAL \u_vga|Mux3~29_combout\ : std_logic;
SIGNAL \u_vga|Mux3~30_combout\ : std_logic;
SIGNAL \u_vga|Mux3~38_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~117_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[6]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~113_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[7]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~109_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[14]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~121_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[15]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~115_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[22]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~112_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[23]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~107_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[30]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~120_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[31]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~116_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[38]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~111_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[39]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~105_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[40]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~108_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[46]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~119_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[47]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~118_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[54]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~114_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[55]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~106_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[57]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~110_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[62]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~122_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[63]~feeder_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~108_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~107_combout\ : std_logic;
SIGNAL \u_vga|Mux3~67_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~109_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~106_combout\ : std_logic;
SIGNAL \u_vga|Mux3~68_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~102_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~103_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~104_combout\ : std_logic;
SIGNAL \u_vga|Mux3~64_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~105_combout\ : std_logic;
SIGNAL \u_vga|Mux3~65_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~98_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~100_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~99_combout\ : std_logic;
SIGNAL \u_vga|Mux3~62_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~101_combout\ : std_logic;
SIGNAL \u_vga|Mux3~63_combout\ : std_logic;
SIGNAL \u_vga|Mux3~66_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~94_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~95_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~96_combout\ : std_logic;
SIGNAL \u_vga|Mux3~60_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~97_combout\ : std_logic;
SIGNAL \u_vga|Mux3~61_combout\ : std_logic;
SIGNAL \u_vga|Mux3~69_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~65_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~63_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~64_combout\ : std_logic;
SIGNAL \u_vga|Mux3~39_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~62_combout\ : std_logic;
SIGNAL \u_vga|Mux3~40_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~70_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~73_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~71_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~72_combout\ : std_logic;
SIGNAL \u_vga|Mux3~43_combout\ : std_logic;
SIGNAL \u_vga|Mux3~44_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~67_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~68_combout\ : std_logic;
SIGNAL \u_vga|Mux3~41_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~69_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~66_combout\ : std_logic;
SIGNAL \u_vga|Mux3~42_combout\ : std_logic;
SIGNAL \u_vga|Mux3~45_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~98_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~101_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[0]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~99_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[1]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~92_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[8]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~90_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[9]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~88_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[13]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~100_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[16]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~102_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[17]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~91_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[24]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~93_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[25]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~86_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[29]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~96_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[32]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~94_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[33]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~103_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[41]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~87_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[45]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~95_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[48]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~97_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[49]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~104_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[56]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~89_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[61]~feeder_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~76_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~75_combout\ : std_logic;
SIGNAL \u_vga|Mux3~46_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~77_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~74_combout\ : std_logic;
SIGNAL \u_vga|Mux3~47_combout\ : std_logic;
SIGNAL \u_vga|Mux3~48_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~91_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~92_combout\ : std_logic;
SIGNAL \u_vga|Mux3~56_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~93_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~90_combout\ : std_logic;
SIGNAL \u_vga|Mux3~57_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~85_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~83_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~84_combout\ : std_logic;
SIGNAL \u_vga|Mux3~51_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~82_combout\ : std_logic;
SIGNAL \u_vga|Mux3~52_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~89_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~86_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~88_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~87_combout\ : std_logic;
SIGNAL \u_vga|Mux3~53_combout\ : std_logic;
SIGNAL \u_vga|Mux3~54_combout\ : std_logic;
SIGNAL \u_vga|Mux3~55_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~78_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~81_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~79_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~80_combout\ : std_logic;
SIGNAL \u_vga|Mux3~49_combout\ : std_logic;
SIGNAL \u_vga|Mux3~50_combout\ : std_logic;
SIGNAL \u_vga|Mux3~58_combout\ : std_logic;
SIGNAL \u_vga|Mux3~59_combout\ : std_logic;
SIGNAL \u_vga|Mux3~70_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~19_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~20_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[70]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~11_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~21_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[76]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~13_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[80]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[81]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~2_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~8_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[82]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~7_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[83]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~10_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[84]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~14_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[85]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~6_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[86]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[87]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~4_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[88]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~3_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[89]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[90]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[91]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[92]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~5_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[93]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[94]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~18_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[95]~feeder_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~14_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~17_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~15_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~16_combout\ : std_logic;
SIGNAL \u_vga|Mux3~7_combout\ : std_logic;
SIGNAL \u_vga|Mux3~8_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~12_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~11_combout\ : std_logic;
SIGNAL \u_vga|Mux3~4_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~13_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~10_combout\ : std_logic;
SIGNAL \u_vga|Mux3~5_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~9_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~8_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~7_combout\ : std_logic;
SIGNAL \u_vga|Mux3~2_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~6_combout\ : std_logic;
SIGNAL \u_vga|Mux3~3_combout\ : std_logic;
SIGNAL \u_vga|Mux3~6_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~5_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~4_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~3_combout\ : std_logic;
SIGNAL \u_vga|Mux3~0_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~2_combout\ : std_logic;
SIGNAL \u_vga|Mux3~1_combout\ : std_logic;
SIGNAL \u_vga|Mux3~9_combout\ : std_logic;
SIGNAL \u_vga|Mux2~2_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~42_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~45_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~44_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~43_combout\ : std_logic;
SIGNAL \u_vga|Mux3~25_combout\ : std_logic;
SIGNAL \u_vga|Mux3~26_combout\ : std_logic;
SIGNAL \u_vga|Mux2~68_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~40_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~39_combout\ : std_logic;
SIGNAL \u_vga|Mux3~22_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~41_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~38_combout\ : std_logic;
SIGNAL \u_vga|Mux3~23_combout\ : std_logic;
SIGNAL \u_vga|Mux2~57_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~31_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[64]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~27_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[65]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~30_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[66]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~25_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[67]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~22_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[68]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~35_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[69]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~33_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[71]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[72]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~24_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[73]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~32_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[74]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~28_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[75]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~34_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[77]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~23_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[78]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~36_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[79]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~40_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[100]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~39_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[101]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~38_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[102]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Decoder2~41_combout\ : std_logic;
SIGNAL \u_vga|data_a_mis[103]~feeder_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~36_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~35_combout\ : std_logic;
SIGNAL \u_vga|Mux3~20_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~37_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~34_combout\ : std_logic;
SIGNAL \u_vga|Mux3~21_combout\ : std_logic;
SIGNAL \u_vga|Mux3~24_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~31_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~32_combout\ : std_logic;
SIGNAL \u_vga|Mux3~17_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~33_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~30_combout\ : std_logic;
SIGNAL \u_vga|Mux3~18_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~29_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~28_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~27_combout\ : std_logic;
SIGNAL \u_vga|Mux3~14_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~26_combout\ : std_logic;
SIGNAL \u_vga|Mux3~15_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~25_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~23_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~24_combout\ : std_logic;
SIGNAL \u_vga|Mux3~12_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~22_combout\ : std_logic;
SIGNAL \u_vga|Mux3~13_combout\ : std_logic;
SIGNAL \u_vga|Mux3~16_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~20_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~19_combout\ : std_logic;
SIGNAL \u_vga|Mux3~10_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~21_combout\ : std_logic;
SIGNAL \u_vga|data_mis_disp~18_combout\ : std_logic;
SIGNAL \u_vga|Mux3~11_combout\ : std_logic;
SIGNAL \u_vga|Mux3~19_combout\ : std_logic;
SIGNAL \u_vga|Mux3~27_combout\ : std_logic;
SIGNAL \u_vga|Mux3~28_combout\ : std_logic;
SIGNAL \u_vga|Mux3~71_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~37_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~38_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~75_combout\ : std_logic;
SIGNAL \u_vga|green_signal~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~5_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~6_combout\ : std_logic;
SIGNAL \u_vga|green_signal~3_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~3_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~4_combout\ : std_logic;
SIGNAL \u_vga|wait_read_sub~2_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~5_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~0_combout\ : std_logic;
SIGNAL \u_vga|read_roc~0_combout\ : std_logic;
SIGNAL \u_vga|read_roc~1_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ : std_logic;
SIGNAL \u_vga|Equal4~2_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\ : std_logic;
SIGNAL \u_vga|Equal4~3_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \u_vga|Equal4~4_combout\ : std_logic;
SIGNAL \u_vga|Equal4~5_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \u_vga|Equal4~0_combout\ : std_logic;
SIGNAL \u_vga|Equal4~1_combout\ : std_logic;
SIGNAL \u_vga|Equal4~6_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~1_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~2_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~6_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~q\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~0_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~11_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~13_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_roc~7_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~33_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~14_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[0]~12\ : std_logic;
SIGNAL \u_vga|address_a_roc[1]~15_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~17_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[1]~16\ : std_logic;
SIGNAL \u_vga|address_a_roc[2]~18_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~20_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[2]~19\ : std_logic;
SIGNAL \u_vga|address_a_roc[3]~21_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~23_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[3]~22\ : std_logic;
SIGNAL \u_vga|address_a_roc[4]~24_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~26_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[4]~25\ : std_logic;
SIGNAL \u_vga|address_a_roc[5]~27_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~29_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc[5]~28\ : std_logic;
SIGNAL \u_vga|address_a_roc[6]~30_combout\ : std_logic;
SIGNAL \u_vga|address_a_roc~32_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~21_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~63_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~3_combout\ : std_logic;
SIGNAL \u_vga|Add31~1\ : std_logic;
SIGNAL \u_vga|Add31~2_combout\ : std_logic;
SIGNAL \u_vga|Add31~0_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~58_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~2_combout\ : std_logic;
SIGNAL \u_vga|Add31~3\ : std_logic;
SIGNAL \u_vga|Add31~4_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~5_combout\ : std_logic;
SIGNAL \u_vga|Add31~5\ : std_logic;
SIGNAL \u_vga|Add31~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~59_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~6_combout\ : std_logic;
SIGNAL \u_vga|Add31~7\ : std_logic;
SIGNAL \u_vga|Add31~8_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~4_combout\ : std_logic;
SIGNAL \u_vga|Add31~9\ : std_logic;
SIGNAL \u_vga|Add31~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~60_combout\ : std_logic;
SIGNAL \u_vga|Add31~11\ : std_logic;
SIGNAL \u_vga|Add31~12_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~7_combout\ : std_logic;
SIGNAL \u_vga|Add31~13\ : std_logic;
SIGNAL \u_vga|Add31~14_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add31~15\ : std_logic;
SIGNAL \u_vga|Add31~16_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~61_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~62_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~64_combout\ : std_logic;
SIGNAL \u_vga|current_rocket_line~1_combout\ : std_logic;
SIGNAL \u_vga|Add28~0_combout\ : std_logic;
SIGNAL \u_vga|Add28~1\ : std_logic;
SIGNAL \u_vga|Add28~3\ : std_logic;
SIGNAL \u_vga|Add28~5\ : std_logic;
SIGNAL \u_vga|Add28~7\ : std_logic;
SIGNAL \u_vga|Add28~9\ : std_logic;
SIGNAL \u_vga|Add28~11\ : std_logic;
SIGNAL \u_vga|Add28~13\ : std_logic;
SIGNAL \u_vga|Add28~15\ : std_logic;
SIGNAL \u_vga|Add28~16_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[0]~8_cout\ : std_logic;
SIGNAL \u_vga|address_b_roc[0]~9_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~13_combout\ : std_logic;
SIGNAL \u_vga|Add28~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~14_combout\ : std_logic;
SIGNAL \u_vga|Add28~12_combout\ : std_logic;
SIGNAL \u_vga|Add28~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~11_combout\ : std_logic;
SIGNAL \u_vga|Add28~8_combout\ : std_logic;
SIGNAL \u_vga|Add28~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~15_combout\ : std_logic;
SIGNAL \u_vga|Equal17~1_combout\ : std_logic;
SIGNAL \u_vga|Add28~4_combout\ : std_logic;
SIGNAL \u_vga|Add28~2_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~7_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~9_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[0]~11_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[0]~10\ : std_logic;
SIGNAL \u_vga|address_b_roc[1]~12_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[1]~13\ : std_logic;
SIGNAL \u_vga|address_b_roc[2]~14_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[2]~15\ : std_logic;
SIGNAL \u_vga|address_b_roc[3]~16_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[3]~17\ : std_logic;
SIGNAL \u_vga|address_b_roc[4]~18_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[4]~19\ : std_logic;
SIGNAL \u_vga|address_b_roc[5]~20_combout\ : std_logic;
SIGNAL \u_vga|address_b_roc[5]~21\ : std_logic;
SIGNAL \u_vga|address_b_roc[6]~22_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~0_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~1_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~2_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~3_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~4_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~q\ : std_logic;
SIGNAL \u_vga|address_a_sub~1_combout\ : std_logic;
SIGNAL \u_vga|wr_en_a_sub~5_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~2_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub[0]~3_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~4_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~5_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~6_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~7_combout\ : std_logic;
SIGNAL \u_vga|address_a_sub~8_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~25_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~26_combout\ : std_logic;
SIGNAL \u_vga|Add26~0_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~6_combout\ : std_logic;
SIGNAL \u_vga|Add26~1\ : std_logic;
SIGNAL \u_vga|Add26~2_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~11_combout\ : std_logic;
SIGNAL \u_vga|Add26~3\ : std_logic;
SIGNAL \u_vga|Add26~4_combout\ : std_logic;
SIGNAL \u_vga|Equal19~0_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~7_combout\ : std_logic;
SIGNAL \u_vga|Add26~5\ : std_logic;
SIGNAL \u_vga|Add26~6_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~65_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~66_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~9_combout\ : std_logic;
SIGNAL \u_vga|Add26~7\ : std_logic;
SIGNAL \u_vga|Add26~8_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~8_combout\ : std_logic;
SIGNAL \u_vga|Add26~9\ : std_logic;
SIGNAL \u_vga|Add26~10_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~67_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~10_combout\ : std_logic;
SIGNAL \u_vga|Add26~11\ : std_logic;
SIGNAL \u_vga|Add26~12_combout\ : std_logic;
SIGNAL \u_vga|Add26~13\ : std_logic;
SIGNAL \u_vga|Add26~14_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~68_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~69_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~12_combout\ : std_logic;
SIGNAL \u_vga|Equal16~2_combout\ : std_logic;
SIGNAL \u_vga|Equal16~1_combout\ : std_logic;
SIGNAL \u_vga|Equal16~3_combout\ : std_logic;
SIGNAL \u_vga|Equal16~4_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[0]~3_combout\ : std_logic;
SIGNAL \u_vga|address_b_sub[2]~feeder_combout\ : std_logic;
SIGNAL \u_vga|Add23~0_combout\ : std_logic;
SIGNAL \u_vga|Add23~1_combout\ : std_logic;
SIGNAL \u_vga|sign_g_y~q\ : std_logic;
SIGNAL \u_vga|data_a_sub[9]~10_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~15_combout\ : std_logic;
SIGNAL \u_vga|data_tmp_sub~0_combout\ : std_logic;
SIGNAL \u_vga|Equal2~0_combout\ : std_logic;
SIGNAL \u_vga|Equal2~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[10]~18_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~14_combout\ : std_logic;
SIGNAL \u_vga|Add3~1\ : std_logic;
SIGNAL \u_vga|Add3~3\ : std_logic;
SIGNAL \u_vga|Add3~5\ : std_logic;
SIGNAL \u_vga|Add3~7\ : std_logic;
SIGNAL \u_vga|Add3~9\ : std_logic;
SIGNAL \u_vga|Add3~11\ : std_logic;
SIGNAL \u_vga|Add3~13\ : std_logic;
SIGNAL \u_vga|Add3~15\ : std_logic;
SIGNAL \u_vga|Add3~17\ : std_logic;
SIGNAL \u_vga|Add3~18_combout\ : std_logic;
SIGNAL \u_vga|data_tmp_sub~4_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[9]~0_combout\ : std_logic;
SIGNAL \u_vga|Add3~16_combout\ : std_logic;
SIGNAL \u_vga|Add3~20_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[8]~13_combout\ : std_logic;
SIGNAL \u_vga|Add3~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[6]~4_combout\ : std_logic;
SIGNAL \u_vga|Add3~10_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[5]~3_combout\ : std_logic;
SIGNAL \u_vga|Add3~8_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[4]~2_combout\ : std_logic;
SIGNAL \u_vga|Add3~6_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[3]~1_combout\ : std_logic;
SIGNAL \u_vga|Add3~4_combout\ : std_logic;
SIGNAL \u_vga|Add3~21_combout\ : std_logic;
SIGNAL \u_vga|Add3~2_combout\ : std_logic;
SIGNAL \u_vga|Add3~22_combout\ : std_logic;
SIGNAL \u_vga|data_tmp_sub~1_combout\ : std_logic;
SIGNAL \u_vga|data_tmp_sub~2_combout\ : std_logic;
SIGNAL \u_vga|data_tmp_sub~3_combout\ : std_logic;
SIGNAL \u_vga|Add3~0_combout\ : std_logic;
SIGNAL \u_vga|Add3~23_combout\ : std_logic;
SIGNAL \u_vga|Add3~14_combout\ : std_logic;
SIGNAL \u_vga|data_a_sub[7]~5_combout\ : std_logic;
SIGNAL \u_vga|shift_shooter~2_combout\ : std_logic;
SIGNAL \u_vga|shooter~3_combout\ : std_logic;
SIGNAL \u_vga|shift_shooter~3_combout\ : std_logic;
SIGNAL \u_vga|LessThan1~0_combout\ : std_logic;
SIGNAL \u_vga|shooter~4_combout\ : std_logic;
SIGNAL \u_vga|shooter[3]~2_combout\ : std_logic;
SIGNAL \u_vga|shooter~0_combout\ : std_logic;
SIGNAL \u_vga|shooter~1_combout\ : std_logic;
SIGNAL \u_vga|shooter~5_combout\ : std_logic;
SIGNAL \u_vga|shooter~6_combout\ : std_logic;
SIGNAL \u_vga|LessThan0~0_combout\ : std_logic;
SIGNAL \u_vga|shift_shooter[3]~1_combout\ : std_logic;
SIGNAL \u_vga|shift_shooter~0_combout\ : std_logic;
SIGNAL \u_vga|shift_shooter~4_combout\ : std_logic;
SIGNAL \u_vga|shooter~7_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~2_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~3_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~6_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~4_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~5_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~7_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~10_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~9_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~8_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~11_combout\ : std_logic;
SIGNAL \u_vga|update_elements_position~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~80_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~166_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~152_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~63_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~2_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~287_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[47]~332_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~180_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~44_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~3_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~4_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~35_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~11_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~49_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~193_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~348_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~353_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[103]~362_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[103]~363_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[103]~361_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[103]~364_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~9_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~349_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~350_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~347_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[102]~351_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~354_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~355_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~352_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[101]~356_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[100]~358_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[100]~359_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[100]~357_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[100]~360_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[78]~378_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[78]~379_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[78]~377_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[78]~380_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[74]~369_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~202_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[74]~370_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[74]~371_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[74]~372_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[73]~386_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[73]~387_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[73]~385_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[73]~388_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[70]~365_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~25_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[70]~366_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[70]~367_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[70]~368_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[69]~381_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[69]~382_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[69]~383_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[69]~384_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[66]~374_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[66]~375_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[66]~373_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[66]~376_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[63]~343_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[63]~344_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[63]~345_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[63]~346_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[53]~328_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[53]~329_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[53]~327_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[53]~330_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[47]~333_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[47]~331_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[47]~334_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[37]~319_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~161_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[37]~320_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[37]~321_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[37]~322_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[31]~336_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[31]~337_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[31]~335_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[31]~338_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[21]~316_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[21]~317_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[21]~315_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[21]~318_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~175_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[15]~340_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[15]~341_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[15]~339_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[15]~342_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[5]~324_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[5]~325_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[5]~323_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[5]~326_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~16_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~77_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~78_combout\ : std_logic;
SIGNAL \u_vga|Mux2~51_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~79_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~76_combout\ : std_logic;
SIGNAL \u_vga|Mux2~52_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~50_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~259_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~81_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~5_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[26]~271_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~86_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~95_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[61]~295_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[61]~296_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[61]~297_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[61]~298_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[58]~278_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[58]~279_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[58]~280_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[58]~281_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[55]~311_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[55]~312_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[55]~313_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[55]~314_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[50]~247_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[50]~248_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[50]~246_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[50]~249_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[48]~263_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[48]~264_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[48]~262_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[48]~265_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[45]~288_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[45]~289_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[45]~286_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[45]~290_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[42]~267_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[42]~268_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[42]~266_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[42]~269_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[39]~299_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[39]~300_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[39]~301_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[39]~302_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[32]~251_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[32]~252_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[32]~250_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[32]~253_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[29]~282_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[29]~283_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[29]~284_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[29]~285_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[26]~272_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[26]~270_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[26]~273_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[23]~304_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[23]~305_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[23]~303_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[23]~306_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[16]~254_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[16]~255_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[16]~256_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[16]~257_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[13]~292_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[13]~293_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[13]~291_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[13]~294_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[10]~275_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[10]~276_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[10]~274_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[10]~277_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[7]~308_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[7]~309_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[7]~307_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[7]~310_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[2]~243_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[2]~244_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[2]~242_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[2]~245_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~260_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~258_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[0]~261_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~64_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~65_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~66_combout\ : std_logic;
SIGNAL \u_vga|Mux2~44_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~67_combout\ : std_logic;
SIGNAL \u_vga|Mux2~45_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~72_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~75_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~74_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~73_combout\ : std_logic;
SIGNAL \u_vga|Mux2~48_combout\ : std_logic;
SIGNAL \u_vga|Mux2~49_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~71_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~68_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~69_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~70_combout\ : std_logic;
SIGNAL \u_vga|Mux2~46_combout\ : std_logic;
SIGNAL \u_vga|Mux2~47_combout\ : std_logic;
SIGNAL \u_vga|Mux2~50_combout\ : std_logic;
SIGNAL \u_vga|Mux2~53_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~61_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~62_combout\ : std_logic;
SIGNAL \u_vga|Mux2~40_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~60_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~63_combout\ : std_logic;
SIGNAL \u_vga|Mux2~41_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[41]~171_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[59]~215_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[59]~216_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[59]~214_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[59]~217_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~179_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~181_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~182_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[57]~183_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[56]~230_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[56]~231_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[56]~232_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[56]~233_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[49]~197_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[49]~198_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[49]~199_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[49]~200_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~203_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~204_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~201_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[43]~205_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[41]~172_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[41]~170_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[41]~173_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[40]~223_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[40]~224_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[40]~222_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[40]~225_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~235_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~236_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~234_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[34]~237_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[33]~188_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[33]~189_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[33]~190_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[33]~191_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[27]~207_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[27]~208_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[27]~206_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[27]~209_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~167_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~168_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~165_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[25]~169_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[24]~218_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[24]~219_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[24]~220_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[24]~221_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[18]~238_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[18]~239_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[18]~240_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[18]~241_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~185_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~186_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~184_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[17]~187_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[11]~211_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[11]~212_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[11]~210_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[11]~213_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~174_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~176_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~177_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[9]~178_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[8]~227_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[8]~228_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[8]~226_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[8]~229_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~194_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~195_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~192_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[1]~196_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~51_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~50_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~49_combout\ : std_logic;
SIGNAL \u_vga|Mux2~33_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~48_combout\ : std_logic;
SIGNAL \u_vga|Mux2~34_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~59_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~58_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~57_combout\ : std_logic;
SIGNAL \u_vga|Mux2~37_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~56_combout\ : std_logic;
SIGNAL \u_vga|Mux2~38_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~54_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~53_combout\ : std_logic;
SIGNAL \u_vga|Mux2~35_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~52_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~55_combout\ : std_logic;
SIGNAL \u_vga|Mux2~36_combout\ : std_logic;
SIGNAL \u_vga|Mux2~39_combout\ : std_logic;
SIGNAL \u_vga|Mux2~42_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[6]~108_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[14]~140_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[22]~104_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~30_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~148_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~132_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[62]~143_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[62]~144_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[62]~145_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[62]~146_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~94_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~96_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~97_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[60]~98_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[54]~111_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[54]~112_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[54]~113_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[54]~114_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[52]~128_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[52]~129_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[52]~127_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[52]~130_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[51]~160_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[51]~162_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[51]~163_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[51]~164_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~133_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~131_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[46]~134_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~99_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~100_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~101_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[38]~102_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[36]~120_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[36]~121_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[36]~119_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[36]~122_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~149_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~147_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[35]~150_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[30]~135_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[30]~136_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[30]~137_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[30]~138_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[22]~105_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[22]~103_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[22]~106_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~115_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~116_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~117_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[20]~118_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~153_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~154_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~151_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[19]~155_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[14]~141_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[14]~139_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[14]~142_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[12]~90_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[12]~91_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[12]~92_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[12]~93_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[6]~109_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[6]~107_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[6]~110_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[4]~123_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[4]~124_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[4]~125_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[4]~126_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[3]~156_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[3]~157_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[3]~158_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[3]~159_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~33_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~34_combout\ : std_logic;
SIGNAL \u_vga|Mux2~23_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~35_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~32_combout\ : std_logic;
SIGNAL \u_vga|Mux2~24_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~41_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~42_combout\ : std_logic;
SIGNAL \u_vga|Mux2~27_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~43_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~40_combout\ : std_logic;
SIGNAL \u_vga|Mux2~28_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~37_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~38_combout\ : std_logic;
SIGNAL \u_vga|Mux2~25_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~39_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~36_combout\ : std_logic;
SIGNAL \u_vga|Mux2~26_combout\ : std_logic;
SIGNAL \u_vga|Mux2~29_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~46_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~45_combout\ : std_logic;
SIGNAL \u_vga|Mux2~30_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~47_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~44_combout\ : std_logic;
SIGNAL \u_vga|Mux2~31_combout\ : std_logic;
SIGNAL \u_vga|Mux2~32_combout\ : std_logic;
SIGNAL \u_vga|Mux2~43_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~28_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~31_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~29_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~30_combout\ : std_logic;
SIGNAL \u_vga|Mux2~20_combout\ : std_logic;
SIGNAL \u_vga|Mux2~21_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~18_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~87_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[86]~26_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~12_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~6_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[95]~76_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[95]~77_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[95]~75_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[95]~78_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[94]~64_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[94]~65_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[94]~62_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[94]~66_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[93]~20_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[93]~21_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[93]~22_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[93]~23_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~7_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~1_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[92]~8_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[91]~67_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[91]~68_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[91]~69_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[91]~70_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[90]~71_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[90]~72_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[90]~73_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[90]~74_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~10_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~13_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~14_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[89]~15_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[88]~17_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[88]~18_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[88]~16_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[88]~19_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[87]~40_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[87]~41_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[87]~39_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[87]~42_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[86]~27_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[86]~24_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[86]~28_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[85]~58_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[85]~59_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[85]~60_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[85]~61_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[84]~45_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[84]~46_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[84]~43_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[84]~47_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[83]~29_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[83]~31_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[83]~32_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[83]~33_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[82]~34_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[82]~36_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[82]~37_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[82]~38_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~51_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~52_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~48_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[81]~53_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[80]~54_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[80]~55_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[80]~56_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[80]~57_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~88_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~85_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[44]~89_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~79_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~82_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~83_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[28]~84_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~17_combout\ : std_logic;
SIGNAL \u_vga|Mux2~13_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~19_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~16_combout\ : std_logic;
SIGNAL \u_vga|Mux2~14_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~23_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~22_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~21_combout\ : std_logic;
SIGNAL \u_vga|Mux2~15_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~20_combout\ : std_logic;
SIGNAL \u_vga|Mux2~16_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~26_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~25_combout\ : std_logic;
SIGNAL \u_vga|Mux2~17_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~27_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~24_combout\ : std_logic;
SIGNAL \u_vga|Mux2~18_combout\ : std_logic;
SIGNAL \u_vga|Mux2~19_combout\ : std_logic;
SIGNAL \u_vga|Mux2~22_combout\ : std_logic;
SIGNAL \u_vga|Mux2~54_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[67]~422_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[71]~414_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[77]~394_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[79]~426_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[107]~458_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[107]~459_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[107]~457_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[107]~460_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[106]~445_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[106]~446_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[106]~447_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[106]~448_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[105]~450_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[105]~451_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[105]~449_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[105]~452_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[104]~453_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[104]~454_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[104]~455_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[104]~456_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[99]~442_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[99]~443_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[99]~441_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[99]~444_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[98]~430_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[98]~431_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[98]~429_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[98]~432_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[97]~434_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[97]~435_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[97]~433_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[97]~436_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[96]~437_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[96]~438_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[96]~439_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[96]~440_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[79]~427_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[79]~425_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[79]~428_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[77]~395_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[77]~393_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[77]~396_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[76]~410_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[76]~411_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[76]~409_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[76]~412_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[75]~418_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[75]~419_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[75]~417_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[75]~420_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[72]~402_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[72]~403_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[72]~401_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[72]~404_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[71]~415_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[71]~413_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[71]~416_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[68]~397_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[68]~398_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[68]~399_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[68]~400_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[67]~423_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[67]~421_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[67]~424_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[65]~390_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[65]~391_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[65]~389_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[65]~392_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[64]~406_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[64]~407_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[64]~405_combout\ : std_logic;
SIGNAL \u_vga|data_a_roc[64]~408_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~106_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~105_combout\ : std_logic;
SIGNAL \u_vga|Mux2~72_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~107_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~104_combout\ : std_logic;
SIGNAL \u_vga|Mux2~73_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~87_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~86_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~85_combout\ : std_logic;
SIGNAL \u_vga|Mux2~58_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~84_combout\ : std_logic;
SIGNAL \u_vga|Mux2~59_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~96_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~98_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~97_combout\ : std_logic;
SIGNAL \u_vga|Mux2~65_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~99_combout\ : std_logic;
SIGNAL \u_vga|Mux2~66_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~88_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~91_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~89_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~90_combout\ : std_logic;
SIGNAL \u_vga|Mux2~60_combout\ : std_logic;
SIGNAL \u_vga|Mux2~61_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~92_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~93_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~94_combout\ : std_logic;
SIGNAL \u_vga|Mux2~62_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~95_combout\ : std_logic;
SIGNAL \u_vga|Mux2~63_combout\ : std_logic;
SIGNAL \u_vga|Mux2~64_combout\ : std_logic;
SIGNAL \u_vga|Mux2~67_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~101_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~102_combout\ : std_logic;
SIGNAL \u_vga|Mux2~69_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~103_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~100_combout\ : std_logic;
SIGNAL \u_vga|Mux2~70_combout\ : std_logic;
SIGNAL \u_vga|Mux2~71_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~80_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~83_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~81_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~82_combout\ : std_logic;
SIGNAL \u_vga|Mux2~55_combout\ : std_logic;
SIGNAL \u_vga|Mux2~56_combout\ : std_logic;
SIGNAL \u_vga|Mux2~74_combout\ : std_logic;
SIGNAL \u_vga|Mux2~75_combout\ : std_logic;
SIGNAL \u_vga|Equal16~5_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~0_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan15~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan15~14_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~2_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~3_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~4_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~5_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~6_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~7_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~8_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~9_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~10_combout\ : std_logic;
SIGNAL \u_vga|data_sub_disp~11_combout\ : std_logic;
SIGNAL \u_vga|LessThan16~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan16~18_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~4_combout\ : std_logic;
SIGNAL \u_vga|current_sub_line~5_combout\ : std_logic;
SIGNAL \u_vga|Add25~1\ : std_logic;
SIGNAL \u_vga|Add25~3\ : std_logic;
SIGNAL \u_vga|Add25~5\ : std_logic;
SIGNAL \u_vga|Add25~7\ : std_logic;
SIGNAL \u_vga|Add25~9\ : std_logic;
SIGNAL \u_vga|Add25~11\ : std_logic;
SIGNAL \u_vga|Add25~12_combout\ : std_logic;
SIGNAL \u_vga|Add25~10_combout\ : std_logic;
SIGNAL \u_vga|Add25~8_combout\ : std_logic;
SIGNAL \u_vga|Add25~6_combout\ : std_logic;
SIGNAL \u_vga|Add25~4_combout\ : std_logic;
SIGNAL \u_vga|Add25~2_combout\ : std_logic;
SIGNAL \u_vga|Add25~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan14~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan14~14_combout\ : std_logic;
SIGNAL \u_vga|Add27~1\ : std_logic;
SIGNAL \u_vga|Add27~3\ : std_logic;
SIGNAL \u_vga|Add27~5\ : std_logic;
SIGNAL \u_vga|Add27~7\ : std_logic;
SIGNAL \u_vga|Add27~9\ : std_logic;
SIGNAL \u_vga|Add27~10_combout\ : std_logic;
SIGNAL \u_vga|Add27~8_combout\ : std_logic;
SIGNAL \u_vga|Add27~6_combout\ : std_logic;
SIGNAL \u_vga|Add27~4_combout\ : std_logic;
SIGNAL \u_vga|Add27~2_combout\ : std_logic;
SIGNAL \u_vga|Add27~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan17~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan17~18_combout\ : std_logic;
SIGNAL \u_vga|green_signal~0_combout\ : std_logic;
SIGNAL \u_vga|green_signal~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~0_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~1_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~2_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~3_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~4_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~5_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~6_combout\ : std_logic;
SIGNAL \u_vga|LessThan19~7_combout\ : std_logic;
SIGNAL \u_vga|Add30~1_cout\ : std_logic;
SIGNAL \u_vga|Add30~3\ : std_logic;
SIGNAL \u_vga|Add30~5\ : std_logic;
SIGNAL \u_vga|Add30~7\ : std_logic;
SIGNAL \u_vga|Add30~9\ : std_logic;
SIGNAL \u_vga|Add30~11\ : std_logic;
SIGNAL \u_vga|Add30~13\ : std_logic;
SIGNAL \u_vga|Add30~15\ : std_logic;
SIGNAL \u_vga|Add30~17\ : std_logic;
SIGNAL \u_vga|Add30~19\ : std_logic;
SIGNAL \u_vga|Add30~20_combout\ : std_logic;
SIGNAL \u_vga|Add30~18_combout\ : std_logic;
SIGNAL \u_vga|Add30~16_combout\ : std_logic;
SIGNAL \u_vga|Add30~14_combout\ : std_logic;
SIGNAL \u_vga|Add30~12_combout\ : std_logic;
SIGNAL \u_vga|Add30~10_combout\ : std_logic;
SIGNAL \u_vga|Add30~8_combout\ : std_logic;
SIGNAL \u_vga|Add30~6_combout\ : std_logic;
SIGNAL \u_vga|Add30~4_combout\ : std_logic;
SIGNAL \u_vga|Add30~2_combout\ : std_logic;
SIGNAL \u_vga|LessThan18~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~19_cout\ : std_logic;
SIGNAL \u_vga|LessThan18~20_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~22_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~23_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~3_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~2_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~1_combout\ : std_logic;
SIGNAL \u_vga|Mux2~3_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~0_combout\ : std_logic;
SIGNAL \u_vga|Mux2~4_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~9_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~10_combout\ : std_logic;
SIGNAL \u_vga|Mux2~7_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~11_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~8_combout\ : std_logic;
SIGNAL \u_vga|Mux2~8_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~6_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~5_combout\ : std_logic;
SIGNAL \u_vga|Mux2~5_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~7_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~4_combout\ : std_logic;
SIGNAL \u_vga|Mux2~6_combout\ : std_logic;
SIGNAL \u_vga|Mux2~9_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~15_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~12_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~13_combout\ : std_logic;
SIGNAL \u_vga|data_roc_disp~14_combout\ : std_logic;
SIGNAL \u_vga|Mux2~10_combout\ : std_logic;
SIGNAL \u_vga|Mux2~11_combout\ : std_logic;
SIGNAL \u_vga|Mux2~12_combout\ : std_logic;
SIGNAL \u_vga|Mux2~76_combout\ : std_logic;
SIGNAL \u_vga|green_signal~2_combout\ : std_logic;
SIGNAL \u_vga|green_signal~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~39_combout\ : std_logic;
SIGNAL \u_vga|LessThan7~0_combout\ : std_logic;
SIGNAL \u_vga|left_boat[2]~14_combout\ : std_logic;
SIGNAL \u_vga|Add21~0_combout\ : std_logic;
SIGNAL \u_vga|left_boat[1]~12_combout\ : std_logic;
SIGNAL \u_vga|left_boat[0]~10_combout\ : std_logic;
SIGNAL \u_vga|LessThan11~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan11~18_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~7\ : std_logic;
SIGNAL \u_vga|right_boat[5]~9\ : std_logic;
SIGNAL \u_vga|right_boat[6]~11\ : std_logic;
SIGNAL \u_vga|right_boat[7]~13\ : std_logic;
SIGNAL \u_vga|right_boat[8]~15\ : std_logic;
SIGNAL \u_vga|right_boat[9]~16_combout\ : std_logic;
SIGNAL \u_vga|right_boat[8]~14_combout\ : std_logic;
SIGNAL \u_vga|right_boat[7]~12_combout\ : std_logic;
SIGNAL \u_vga|right_boat[6]~10_combout\ : std_logic;
SIGNAL \u_vga|right_boat[5]~8_combout\ : std_logic;
SIGNAL \u_vga|right_boat[4]~6_combout\ : std_logic;
SIGNAL \u_vga|right_boat[3]~18_combout\ : std_logic;
SIGNAL \u_vga|LessThan12~1_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~3_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~5_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~7_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~9_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~11_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~13_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~15_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~17_cout\ : std_logic;
SIGNAL \u_vga|LessThan12~18_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~41_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~40_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~42_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~53_combout\ : std_logic;
SIGNAL \u_vga|hit~3_combout\ : std_logic;
SIGNAL \u_vga|hit~q\ : std_logic;
SIGNAL \u_vga|hit~0_combout\ : std_logic;
SIGNAL \u_vga|hit~1_combout\ : std_logic;
SIGNAL \u_vga|hit~2_combout\ : std_logic;
SIGNAL \u_vga|index_life[0]~0_combout\ : std_logic;
SIGNAL \u_vga|index_life[2]~2_combout\ : std_logic;
SIGNAL \u_vga|index_life[1]~1_combout\ : std_logic;
SIGNAL \u_vga|life[4]~7_combout\ : std_logic;
SIGNAL \u_vga|life[4]~8_combout\ : std_logic;
SIGNAL \u_vga|Add37~5\ : std_logic;
SIGNAL \u_vga|Add37~7\ : std_logic;
SIGNAL \u_vga|Add37~9\ : std_logic;
SIGNAL \u_vga|Add37~10_combout\ : std_logic;
SIGNAL \u_vga|Add37~6_combout\ : std_logic;
SIGNAL \u_vga|green_signal~9_combout\ : std_logic;
SIGNAL \u_vga|life[2]~9_combout\ : std_logic;
SIGNAL \u_vga|life[2]~2_combout\ : std_logic;
SIGNAL \u_vga|life[0]~5_combout\ : std_logic;
SIGNAL \u_vga|Add37~8_combout\ : std_logic;
SIGNAL \u_vga|life[1]~4_combout\ : std_logic;
SIGNAL \u_vga|Mux4~0_combout\ : std_logic;
SIGNAL \u_vga|life[3]~6_combout\ : std_logic;
SIGNAL \u_vga|life[2]~3_combout\ : std_logic;
SIGNAL \u_vga|Mux4~1_combout\ : std_logic;
SIGNAL \u_vga|Mux4~2_combout\ : std_logic;
SIGNAL \u_vga|red_signal~2_combout\ : std_logic;
SIGNAL \u_vga|red_signal~3_combout\ : std_logic;
SIGNAL \u_vga|red_signal~4_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~43_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~44_combout\ : std_logic;
SIGNAL \u_vga|red_signal~5_combout\ : std_logic;
SIGNAL \u_vga|red_signal~8_combout\ : std_logic;
SIGNAL \u_vga|red_signal~6_combout\ : std_logic;
SIGNAL \u_vga|red_signal~7_combout\ : std_logic;
SIGNAL \u_vga|red_signal~q\ : std_logic;
SIGNAL \u_vga|out_red~0_combout\ : std_logic;
SIGNAL \u_vga|out_red~q\ : std_logic;
SIGNAL \u_vga|green_signal~7_combout\ : std_logic;
SIGNAL \u_vga|green_signal~8_combout\ : std_logic;
SIGNAL \u_vga|green_signal~q\ : std_logic;
SIGNAL \u_vga|out_green~0_combout\ : std_logic;
SIGNAL \u_vga|out_green~q\ : std_logic;
SIGNAL \u_vga|blue_signal~5_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~7_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~0_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~feeder_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~6_combout\ : std_logic;
SIGNAL \u_vga|blue_signal~q\ : std_logic;
SIGNAL \u_vga|out_blue~0_combout\ : std_logic;
SIGNAL \u_vga|out_blue~q\ : std_logic;
SIGNAL \u_vga|vga_gen~45_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~46_combout\ : std_logic;
SIGNAL \u_vga|vga_gen~47_combout\ : std_logic;
SIGNAL \u_vga|h_sync~q\ : std_logic;
SIGNAL \u_vga|out_h_sync~q\ : std_logic;
SIGNAL \u_vga|out_v_sync~q\ : std_logic;
SIGNAL \u_spipll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|left_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_spi_ee_config|read_idle_count\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_vga|old_magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|data_sub_disp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|q_a\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|current_submarine\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|q_a\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_ram_rockets|altsyncram_component|auto_generated|q_b\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|nb_submarines\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_ram_sub|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|cycle_cnt\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_ram_missiles|altsyncram_component|auto_generated|q_b\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|right_boat\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_vga|address_a_roc\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|address_b_roc\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|data_a_sub\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_reset_delay|cont\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \u_vga|data_a_mis\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|address_b_mis\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|index_life\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|spi_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spi_ee_config|clear_status_d\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_spi_ee_config|ini_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|h_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|life\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_vga|v_cnt\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|data_roc_disp\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|current_rocket_line\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_vga|current_sub_line\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_vga|data_mis_disp\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|current_missile_line\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_spi_ee_config|p2s_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_vga|data_a_roc\ : std_logic_vector(107 DOWNTO 0);
SIGNAL \u_vga|address_a_sub\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|address_b_sub\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|address_a_mis\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_vga|magn_g_y\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YH_xhdl2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_spi_ee_config|oDATA_YL_xhdl1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|submarines\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \u_vga|current_rocket\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u_vga|shooter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_vga|current_missile\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_spi_ee_config|low_byte_dataY\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u_vga|shift_shooter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_reset_delay|ALT_INV_cont\ : std_logic_vector(20 DOWNTO 20);
SIGNAL \u_reset_delay|ALT_INV_oRST_xhdl1~q\ : std_logic;
SIGNAL \u_spi_ee_config|ALT_INV_spi_go~q\ : std_logic;
SIGNAL \u_vga|ALT_INV_v_sync~clkctrl_outclk\ : std_logic;
SIGNAL \u_vga|ALT_INV_update_submarines~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_G_SENSOR_INT <= G_SENSOR_INT;
I2C_SCLK <= ww_I2C_SCLK;
G_SENSOR_CS_N <= ww_G_SENSOR_CS_N;
out_red <= ww_out_red;
out_green <= ww_out_green;
out_blue <= ww_out_blue;
out_h_sync <= ww_out_h_sync;
out_v_sync <= ww_out_v_sync;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_spipll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(95) & \u_vga|data_a_roc\(94) & \u_vga|data_a_roc\(93) & \u_vga|data_a_roc\(92) & \u_vga|data_a_roc\(91) & \u_vga|data_a_roc\(90) & 
\u_vga|data_a_roc\(89) & \u_vga|data_a_roc\(88) & \u_vga|data_a_roc\(87) & \u_vga|data_a_roc\(86) & \u_vga|data_a_roc\(85) & \u_vga|data_a_roc\(84) & \u_vga|data_a_roc\(83) & \u_vga|data_a_roc\(82) & \u_vga|data_a_roc\(81) & 
\u_vga|data_a_roc\(80) & \u_vga|data_a_roc\(44) & \u_vga|data_a_roc\(28));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(28) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(44) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(80) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(81) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(82) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(83) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(84) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(85) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(86) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(87) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(88) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(89) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(90) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(91) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(92) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(93) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(94) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(95) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(28) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(44) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(80) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(81) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(82) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(83) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(84) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(85) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(86) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(87) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(88) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(89) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(90) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(91) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(92) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(93) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(94) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(95) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(62) & \u_vga|data_a_roc\(60) & \u_vga|data_a_roc\(54) & \u_vga|data_a_roc\(52) & \u_vga|data_a_roc\(51) & \u_vga|data_a_roc\(46) & 
\u_vga|data_a_roc\(38) & \u_vga|data_a_roc\(36) & \u_vga|data_a_roc\(35) & \u_vga|data_a_roc\(30) & \u_vga|data_a_roc\(22) & \u_vga|data_a_roc\(20) & \u_vga|data_a_roc\(19) & \u_vga|data_a_roc\(14) & \u_vga|data_a_roc\(12) & 
\u_vga|data_a_roc\(6) & \u_vga|data_a_roc\(4) & \u_vga|data_a_roc\(3));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(3) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(4) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(6) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(12) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(14) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(19) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(20) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(22) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(30) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(35) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(36) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(38) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(46) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(51) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(52) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(54) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(60) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(62) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(3) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(4) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(6) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(12) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(14) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(19) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(20) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(22) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(30) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(35) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(36) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(38) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(46) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(51) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(52) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(54) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(60) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(62) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(59) & \u_vga|data_a_roc\(57) & \u_vga|data_a_roc\(56) & \u_vga|data_a_roc\(49) & \u_vga|data_a_roc\(43) & \u_vga|data_a_roc\(41) & 
\u_vga|data_a_roc\(40) & \u_vga|data_a_roc\(34) & \u_vga|data_a_roc\(33) & \u_vga|data_a_roc\(27) & \u_vga|data_a_roc\(25) & \u_vga|data_a_roc\(24) & \u_vga|data_a_roc\(18) & \u_vga|data_a_roc\(17) & \u_vga|data_a_roc\(11) & 
\u_vga|data_a_roc\(9) & \u_vga|data_a_roc\(8) & \u_vga|data_a_roc\(1));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(1) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(8) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(9) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(11) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(17) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(18) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(24) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(25) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(27) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(33) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(34) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(40) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(41) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(43) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(49) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(56) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(57) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(59) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(1) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(8) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(9) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(11) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(17) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(18) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(24) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(25) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(27) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(33) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(34) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(40) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(41) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(43) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(49) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(56) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(57) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(59) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(61) & \u_vga|data_a_roc\(58) & \u_vga|data_a_roc\(55) & \u_vga|data_a_roc\(50) & \u_vga|data_a_roc\(48) & \u_vga|data_a_roc\(45) & 
\u_vga|data_a_roc\(42) & \u_vga|data_a_roc\(39) & \u_vga|data_a_roc\(32) & \u_vga|data_a_roc\(29) & \u_vga|data_a_roc\(26) & \u_vga|data_a_roc\(23) & \u_vga|data_a_roc\(16) & \u_vga|data_a_roc\(13) & \u_vga|data_a_roc\(10) & 
\u_vga|data_a_roc\(7) & \u_vga|data_a_roc\(2) & \u_vga|data_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(0) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(2) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(7) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(10) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(13) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(16) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(23) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(26) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(29) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(32) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(39) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(42) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(45) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(48) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(50) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(55) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(58) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(61) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(0) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(2) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(7) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(10) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(13) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(16) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(23) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(26) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(29) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(32) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(39) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(42) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(45) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(48) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(50) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(55) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(58) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(61) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(103) & \u_vga|data_a_roc\(102) & \u_vga|data_a_roc\(101) & \u_vga|data_a_roc\(100) & \u_vga|data_a_roc\(78) & \u_vga|data_a_roc\(74) & 
\u_vga|data_a_roc\(73) & \u_vga|data_a_roc\(70) & \u_vga|data_a_roc\(69) & \u_vga|data_a_roc\(66) & \u_vga|data_a_roc\(63) & \u_vga|data_a_roc\(53) & \u_vga|data_a_roc\(47) & \u_vga|data_a_roc\(37) & \u_vga|data_a_roc\(31) & 
\u_vga|data_a_roc\(21) & \u_vga|data_a_roc\(15) & \u_vga|data_a_roc\(5));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(5) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(15) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(21) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(31) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(37) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(47) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(53) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(63) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(66) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(69) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(70) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(73) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(74) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(78) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(100) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(101) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(102) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(103) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(5) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(15) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(21) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(31) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(37) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(47) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(53) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(63) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(66) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(69) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(70) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(73) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(74) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(78) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(100) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(101) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(102) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(103) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\u_vga|data_a_roc\(107) & \u_vga|data_a_roc\(106) & \u_vga|data_a_roc\(105) & \u_vga|data_a_roc\(104) & \u_vga|data_a_roc\(99) & \u_vga|data_a_roc\(98) & 
\u_vga|data_a_roc\(97) & \u_vga|data_a_roc\(96) & \u_vga|data_a_roc\(79) & \u_vga|data_a_roc\(77) & \u_vga|data_a_roc\(76) & \u_vga|data_a_roc\(75) & \u_vga|data_a_roc\(72) & \u_vga|data_a_roc\(71) & \u_vga|data_a_roc\(68) & 
\u_vga|data_a_roc\(67) & \u_vga|data_a_roc\(65) & \u_vga|data_a_roc\(64));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u_vga|address_a_roc\(6) & \u_vga|address_a_roc\(5) & \u_vga|address_a_roc\(4) & \u_vga|address_a_roc\(3) & \u_vga|address_a_roc\(2) & \u_vga|address_a_roc\(1)
& \u_vga|address_a_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\u_vga|address_b_roc\(6) & \u_vga|address_b_roc\(5) & \u_vga|address_b_roc\(4) & \u_vga|address_b_roc\(3) & \u_vga|address_b_roc\(2) & \u_vga|address_b_roc\(1)
& \u_vga|address_b_roc\(0));

\u_ram_rockets|altsyncram_component|auto_generated|q_a\(64) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(65) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(67) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(68) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(71) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(72) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(75) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(76) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(77) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(79) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(96) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(97) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(98) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(99) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(104) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(105) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(106) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_a\(107) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\u_ram_rockets|altsyncram_component|auto_generated|q_b\(64) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(65) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(67) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(68) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(71) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(72) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(75) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(76) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(77) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(79) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(96) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(97) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(98) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(99) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(104) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(105) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(106) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\u_ram_rockets|altsyncram_component|auto_generated|q_b\(107) <= \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & vcc & \u_vga|data_a_sub\(10) & \u_vga|data_a_sub\(9) & \u_vga|data_a_sub\(8) & \u_vga|data_a_sub\(7) & \u_vga|data_a_sub\(6) & 
\u_vga|data_a_sub\(5) & \u_vga|data_a_sub\(4) & \u_vga|data_a_sub\(3) & \u_vga|data_a_sub\(2) & \u_vga|data_a_sub\(1) & \u_vga|data_a_sub\(0));

\u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_sub\(5) & \u_vga|address_a_sub\(4) & \u_vga|address_a_sub\(3) & \u_vga|address_a_sub\(2) & \u_vga|address_a_sub\(1) & \u_vga|address_a_sub\(0));

\u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_sub\(5) & \u_vga|address_b_sub\(4) & \u_vga|address_b_sub\(3) & \u_vga|address_b_sub\(2) & \u_vga|address_b_sub\(1) & \u_vga|address_b_sub\(0));

\u_ram_sub|altsyncram_component|auto_generated|q_a\(0) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(2) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(4) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(6) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(8) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(9) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram_sub|altsyncram_component|auto_generated|q_a\(11) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);

\u_ram_sub|altsyncram_component|auto_generated|q_b\(0) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(1) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(2) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(3) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(4) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(5) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(6) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(7) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(8) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(9) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram_sub|altsyncram_component|auto_generated|q_b\(11) <= \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(95) & \u_vga|data_a_mis\(94) & \u_vga|data_a_mis\(93) & \u_vga|data_a_mis\(92) & \u_vga|data_a_mis\(91) & \u_vga|data_a_mis\(90) & 
\u_vga|data_a_mis\(89) & \u_vga|data_a_mis\(88) & \u_vga|data_a_mis\(87) & \u_vga|data_a_mis\(86) & \u_vga|data_a_mis\(85) & \u_vga|data_a_mis\(84) & \u_vga|data_a_mis\(83) & \u_vga|data_a_mis\(82) & \u_vga|data_a_mis\(81) & 
\u_vga|data_a_mis\(80) & \u_vga|data_a_mis\(76) & \u_vga|data_a_mis\(70));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & 
\u_vga|address_a_mis\(0));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & 
\u_vga|address_b_mis\(0));

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(70) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(76) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(80) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(81) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(82) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(83) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(84) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(85) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(86) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(87) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(88) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(89) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(90) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(91) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(92) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(93) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(94) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(95) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(70) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(76) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(80) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(81) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(82) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(83) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(84) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(85) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(86) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(87) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(88) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(89) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(90) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(91) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(92) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(93) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(94) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(95) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(103) & \u_vga|data_a_mis\(102) & \u_vga|data_a_mis\(101) & \u_vga|data_a_mis\(100) & \u_vga|data_a_mis\(79) & \u_vga|data_a_mis\(78) & 
\u_vga|data_a_mis\(77) & \u_vga|data_a_mis\(75) & \u_vga|data_a_mis\(74) & \u_vga|data_a_mis\(73) & \u_vga|data_a_mis\(72) & \u_vga|data_a_mis\(71) & \u_vga|data_a_mis\(69) & \u_vga|data_a_mis\(68) & \u_vga|data_a_mis\(67) & 
\u_vga|data_a_mis\(66) & \u_vga|data_a_mis\(65) & \u_vga|data_a_mis\(64));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & 
\u_vga|address_a_mis\(0));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & 
\u_vga|address_b_mis\(0));

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(64) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(65) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(66) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(67) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(68) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(69) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(71) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(72) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(73) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(74) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(75) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(77) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(78) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(79) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(100) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(101) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(102) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(103) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(64) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(65) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(66) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(67) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(68) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(69) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(71) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(72) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(73) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(74) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(75) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(77) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(78) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(79) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(100) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(101) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(102) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(103) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(107) & \u_vga|data_a_mis\(106) & \u_vga|data_a_mis\(105) & \u_vga|data_a_mis\(104) & \u_vga|data_a_mis\(99) & \u_vga|data_a_mis\(98) & 
\u_vga|data_a_mis\(97) & \u_vga|data_a_mis\(96) & \u_vga|data_a_mis\(43) & \u_vga|data_a_mis\(42) & \u_vga|data_a_mis\(35) & \u_vga|data_a_mis\(34) & \u_vga|data_a_mis\(27) & \u_vga|data_a_mis\(26) & \u_vga|data_a_mis\(19) & 
\u_vga|data_a_mis\(18) & \u_vga|data_a_mis\(10) & \u_vga|data_a_mis\(3));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & \u_vga|address_a_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & \u_vga|address_b_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(3) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(10) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(18) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(19) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(26) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(27) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(34) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(35) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(42) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(43) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(96) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(97) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(98) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(99) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(104) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(105) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(106) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(107) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(3) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(10) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(18) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(19) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(26) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(27) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(34) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(35) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(42) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(43) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(96) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(97) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(98) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(99) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(104) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(105) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(106) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(107) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(60) & \u_vga|data_a_mis\(59) & \u_vga|data_a_mis\(58) & \u_vga|data_a_mis\(53) & \u_vga|data_a_mis\(52) & \u_vga|data_a_mis\(51) & 
\u_vga|data_a_mis\(50) & \u_vga|data_a_mis\(44) & \u_vga|data_a_mis\(37) & \u_vga|data_a_mis\(36) & \u_vga|data_a_mis\(28) & \u_vga|data_a_mis\(21) & \u_vga|data_a_mis\(20) & \u_vga|data_a_mis\(12) & \u_vga|data_a_mis\(11) & 
\u_vga|data_a_mis\(5) & \u_vga|data_a_mis\(4) & \u_vga|data_a_mis\(2));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & \u_vga|address_a_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & \u_vga|address_b_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(2) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(4) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(5) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(11) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(12) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(20) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(21) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(28) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(36) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(37) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(44) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(50) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(51) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(52) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(53) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(58) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(59) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(60) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(2) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(4) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(5) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(11) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(12) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(20) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(21) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(28) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(36) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(37) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(44) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(50) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(51) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(52) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(53) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(58) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(59) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(60) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(61) & \u_vga|data_a_mis\(56) & \u_vga|data_a_mis\(49) & \u_vga|data_a_mis\(48) & \u_vga|data_a_mis\(45) & \u_vga|data_a_mis\(41) & 
\u_vga|data_a_mis\(33) & \u_vga|data_a_mis\(32) & \u_vga|data_a_mis\(29) & \u_vga|data_a_mis\(25) & \u_vga|data_a_mis\(24) & \u_vga|data_a_mis\(17) & \u_vga|data_a_mis\(16) & \u_vga|data_a_mis\(13) & \u_vga|data_a_mis\(9) & 
\u_vga|data_a_mis\(8) & \u_vga|data_a_mis\(1) & \u_vga|data_a_mis\(0));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & \u_vga|address_a_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & \u_vga|address_b_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(0) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(1) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(8) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(9) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(13) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(16) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(17) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(24) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(25) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(29) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(32) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(33) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(41) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(45) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(48) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(49) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(56) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(61) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(0) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(1) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(8) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(9) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(13) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(16) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(17) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(24) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(25) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(29) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(32) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(33) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(41) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(45) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(48) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(49) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(56) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(61) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\u_vga|data_a_mis\(63) & \u_vga|data_a_mis\(62) & \u_vga|data_a_mis\(57) & \u_vga|data_a_mis\(55) & \u_vga|data_a_mis\(54) & \u_vga|data_a_mis\(47) & 
\u_vga|data_a_mis\(46) & \u_vga|data_a_mis\(40) & \u_vga|data_a_mis\(39) & \u_vga|data_a_mis\(38) & \u_vga|data_a_mis\(31) & \u_vga|data_a_mis\(30) & \u_vga|data_a_mis\(23) & \u_vga|data_a_mis\(22) & \u_vga|data_a_mis\(15) & 
\u_vga|data_a_mis\(14) & \u_vga|data_a_mis\(7) & \u_vga|data_a_mis\(6));

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\
& \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u_vga|address_a_mis\(5) & \u_vga|address_a_mis\(4) & \u_vga|address_a_mis\(3) & \u_vga|address_a_mis\(2) & \u_vga|address_a_mis\(1) & \u_vga|address_a_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\u_vga|address_b_mis\(5) & \u_vga|address_b_mis\(4) & \u_vga|address_b_mis\(3) & \u_vga|address_b_mis\(2) & \u_vga|address_b_mis\(1) & \u_vga|address_b_mis\(0)
);

\u_ram_missiles|altsyncram_component|auto_generated|q_a\(6) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(7) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(14) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(15) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(22) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(23) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(30) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(31) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(38) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(39) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(40) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(46) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(47) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(54) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(55) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(57) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(62) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_a\(63) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(17);

\u_ram_missiles|altsyncram_component|auto_generated|q_b\(6) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(7) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(14) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(15) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(22) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(23) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(30) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(31) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(38) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(39) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(40) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(10);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(46) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(11);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(47) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(12);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(54) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(13);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(55) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(14);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(57) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(15);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(62) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(16);
\u_ram_missiles|altsyncram_component|auto_generated|q_b\(63) <= \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(17);

\u_vga|v_sync~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_vga|v_sync~q\);

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_spipll|altpll_component|auto_generated|wire_pll1_clk\(0));

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\u_reset_delay|ALT_INV_cont\(20) <= NOT \u_reset_delay|cont\(20);
\u_reset_delay|ALT_INV_oRST_xhdl1~q\ <= NOT \u_reset_delay|oRST_xhdl1~q\;
\u_spi_ee_config|ALT_INV_spi_go~q\ <= NOT \u_spi_ee_config|spi_go~q\;
\u_vga|ALT_INV_v_sync~clkctrl_outclk\ <= NOT \u_vga|v_sync~clkctrl_outclk\;
\u_vga|ALT_INV_update_submarines~q\ <= NOT \u_vga|update_submarines~q\;

-- Location: IOOBUF_X0_Y24_N23
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\,
	devoe => ww_devoe,
	o => ww_I2C_SCLK);

-- Location: IOOBUF_X0_Y24_N16
\G_SENSOR_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|ALT_INV_spi_go~q\,
	devoe => ww_devoe,
	o => ww_G_SENSOR_CS_N);

-- Location: IOOBUF_X45_Y0_N16
\out_red~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_red~q\,
	devoe => ww_devoe,
	o => ww_out_red);

-- Location: IOOBUF_X40_Y0_N16
\out_green~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_green~q\,
	devoe => ww_devoe,
	o => ww_out_green);

-- Location: IOOBUF_X36_Y0_N9
\out_blue~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_blue~q\,
	devoe => ww_devoe,
	o => ww_out_blue);

-- Location: IOOBUF_X36_Y0_N23
\out_h_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_h_sync~q\,
	devoe => ww_devoe,
	o => ww_out_h_sync);

-- Location: IOOBUF_X34_Y0_N2
\out_v_sync~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_vga|out_v_sync~q\,
	devoe => ww_devoe,
	o => ww_out_v_sync);

-- Location: IOOBUF_X0_Y23_N2
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\,
	oe => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\,
	devoe => ww_devoe,
	o => I2C_SDAT);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G15
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X37_Y23_N4
\u_reset_delay|cont[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[0]~1_combout\ = !\u_reset_delay|cont\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(0),
	combout => \u_reset_delay|cont[0]~1_combout\);

-- Location: IOIBUF_X53_Y14_N1
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X37_Y23_N5
\u_reset_delay|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(0));

-- Location: LCCOMB_X37_Y23_N12
\u_reset_delay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~0_combout\ = (\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) $ (VCC))) # (!\u_reset_delay|cont\(1) & (\u_reset_delay|cont\(0) & VCC))
-- \u_reset_delay|Add0~1\ = CARRY((\u_reset_delay|cont\(1) & \u_reset_delay|cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(1),
	datab => \u_reset_delay|cont\(0),
	datad => VCC,
	combout => \u_reset_delay|Add0~0_combout\,
	cout => \u_reset_delay|Add0~1\);

-- Location: FF_X37_Y23_N13
\u_reset_delay|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(1));

-- Location: LCCOMB_X37_Y23_N14
\u_reset_delay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~2_combout\ = (\u_reset_delay|cont\(2) & (!\u_reset_delay|Add0~1\)) # (!\u_reset_delay|cont\(2) & ((\u_reset_delay|Add0~1\) # (GND)))
-- \u_reset_delay|Add0~3\ = CARRY((!\u_reset_delay|Add0~1\) # (!\u_reset_delay|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(2),
	datad => VCC,
	cin => \u_reset_delay|Add0~1\,
	combout => \u_reset_delay|Add0~2_combout\,
	cout => \u_reset_delay|Add0~3\);

-- Location: FF_X37_Y23_N15
\u_reset_delay|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(2));

-- Location: LCCOMB_X37_Y23_N16
\u_reset_delay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~4_combout\ = (\u_reset_delay|cont\(3) & (\u_reset_delay|Add0~3\ $ (GND))) # (!\u_reset_delay|cont\(3) & (!\u_reset_delay|Add0~3\ & VCC))
-- \u_reset_delay|Add0~5\ = CARRY((\u_reset_delay|cont\(3) & !\u_reset_delay|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(3),
	datad => VCC,
	cin => \u_reset_delay|Add0~3\,
	combout => \u_reset_delay|Add0~4_combout\,
	cout => \u_reset_delay|Add0~5\);

-- Location: FF_X37_Y23_N17
\u_reset_delay|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(3));

-- Location: LCCOMB_X37_Y23_N18
\u_reset_delay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~6_combout\ = (\u_reset_delay|cont\(4) & (!\u_reset_delay|Add0~5\)) # (!\u_reset_delay|cont\(4) & ((\u_reset_delay|Add0~5\) # (GND)))
-- \u_reset_delay|Add0~7\ = CARRY((!\u_reset_delay|Add0~5\) # (!\u_reset_delay|cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(4),
	datad => VCC,
	cin => \u_reset_delay|Add0~5\,
	combout => \u_reset_delay|Add0~6_combout\,
	cout => \u_reset_delay|Add0~7\);

-- Location: FF_X37_Y23_N19
\u_reset_delay|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(4));

-- Location: LCCOMB_X37_Y23_N20
\u_reset_delay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~8_combout\ = (\u_reset_delay|cont\(5) & (\u_reset_delay|Add0~7\ $ (GND))) # (!\u_reset_delay|cont\(5) & (!\u_reset_delay|Add0~7\ & VCC))
-- \u_reset_delay|Add0~9\ = CARRY((\u_reset_delay|cont\(5) & !\u_reset_delay|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(5),
	datad => VCC,
	cin => \u_reset_delay|Add0~7\,
	combout => \u_reset_delay|Add0~8_combout\,
	cout => \u_reset_delay|Add0~9\);

-- Location: FF_X37_Y23_N21
\u_reset_delay|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(5));

-- Location: LCCOMB_X37_Y23_N22
\u_reset_delay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~10_combout\ = (\u_reset_delay|cont\(6) & (!\u_reset_delay|Add0~9\)) # (!\u_reset_delay|cont\(6) & ((\u_reset_delay|Add0~9\) # (GND)))
-- \u_reset_delay|Add0~11\ = CARRY((!\u_reset_delay|Add0~9\) # (!\u_reset_delay|cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(6),
	datad => VCC,
	cin => \u_reset_delay|Add0~9\,
	combout => \u_reset_delay|Add0~10_combout\,
	cout => \u_reset_delay|Add0~11\);

-- Location: FF_X37_Y23_N23
\u_reset_delay|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(6));

-- Location: LCCOMB_X37_Y23_N24
\u_reset_delay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~12_combout\ = (\u_reset_delay|cont\(7) & (\u_reset_delay|Add0~11\ $ (GND))) # (!\u_reset_delay|cont\(7) & (!\u_reset_delay|Add0~11\ & VCC))
-- \u_reset_delay|Add0~13\ = CARRY((\u_reset_delay|cont\(7) & !\u_reset_delay|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(7),
	datad => VCC,
	cin => \u_reset_delay|Add0~11\,
	combout => \u_reset_delay|Add0~12_combout\,
	cout => \u_reset_delay|Add0~13\);

-- Location: FF_X37_Y23_N25
\u_reset_delay|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(7));

-- Location: LCCOMB_X37_Y23_N26
\u_reset_delay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~14_combout\ = (\u_reset_delay|cont\(8) & (!\u_reset_delay|Add0~13\)) # (!\u_reset_delay|cont\(8) & ((\u_reset_delay|Add0~13\) # (GND)))
-- \u_reset_delay|Add0~15\ = CARRY((!\u_reset_delay|Add0~13\) # (!\u_reset_delay|cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(8),
	datad => VCC,
	cin => \u_reset_delay|Add0~13\,
	combout => \u_reset_delay|Add0~14_combout\,
	cout => \u_reset_delay|Add0~15\);

-- Location: FF_X37_Y23_N27
\u_reset_delay|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(8));

-- Location: LCCOMB_X37_Y23_N28
\u_reset_delay|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~16_combout\ = (\u_reset_delay|cont\(9) & (\u_reset_delay|Add0~15\ $ (GND))) # (!\u_reset_delay|cont\(9) & (!\u_reset_delay|Add0~15\ & VCC))
-- \u_reset_delay|Add0~17\ = CARRY((\u_reset_delay|cont\(9) & !\u_reset_delay|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(9),
	datad => VCC,
	cin => \u_reset_delay|Add0~15\,
	combout => \u_reset_delay|Add0~16_combout\,
	cout => \u_reset_delay|Add0~17\);

-- Location: FF_X37_Y23_N29
\u_reset_delay|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(9));

-- Location: LCCOMB_X37_Y23_N30
\u_reset_delay|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~18_combout\ = (\u_reset_delay|cont\(10) & (!\u_reset_delay|Add0~17\)) # (!\u_reset_delay|cont\(10) & ((\u_reset_delay|Add0~17\) # (GND)))
-- \u_reset_delay|Add0~19\ = CARRY((!\u_reset_delay|Add0~17\) # (!\u_reset_delay|cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(10),
	datad => VCC,
	cin => \u_reset_delay|Add0~17\,
	combout => \u_reset_delay|Add0~18_combout\,
	cout => \u_reset_delay|Add0~19\);

-- Location: FF_X37_Y23_N31
\u_reset_delay|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(10));

-- Location: LCCOMB_X37_Y22_N0
\u_reset_delay|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~20_combout\ = (\u_reset_delay|cont\(11) & (\u_reset_delay|Add0~19\ $ (GND))) # (!\u_reset_delay|cont\(11) & (!\u_reset_delay|Add0~19\ & VCC))
-- \u_reset_delay|Add0~21\ = CARRY((\u_reset_delay|cont\(11) & !\u_reset_delay|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(11),
	datad => VCC,
	cin => \u_reset_delay|Add0~19\,
	combout => \u_reset_delay|Add0~20_combout\,
	cout => \u_reset_delay|Add0~21\);

-- Location: FF_X37_Y22_N1
\u_reset_delay|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(11));

-- Location: LCCOMB_X37_Y22_N2
\u_reset_delay|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~22_combout\ = (\u_reset_delay|cont\(12) & (!\u_reset_delay|Add0~21\)) # (!\u_reset_delay|cont\(12) & ((\u_reset_delay|Add0~21\) # (GND)))
-- \u_reset_delay|Add0~23\ = CARRY((!\u_reset_delay|Add0~21\) # (!\u_reset_delay|cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(12),
	datad => VCC,
	cin => \u_reset_delay|Add0~21\,
	combout => \u_reset_delay|Add0~22_combout\,
	cout => \u_reset_delay|Add0~23\);

-- Location: FF_X37_Y22_N3
\u_reset_delay|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(12));

-- Location: LCCOMB_X37_Y22_N4
\u_reset_delay|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~24_combout\ = (\u_reset_delay|cont\(13) & (\u_reset_delay|Add0~23\ $ (GND))) # (!\u_reset_delay|cont\(13) & (!\u_reset_delay|Add0~23\ & VCC))
-- \u_reset_delay|Add0~25\ = CARRY((\u_reset_delay|cont\(13) & !\u_reset_delay|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(13),
	datad => VCC,
	cin => \u_reset_delay|Add0~23\,
	combout => \u_reset_delay|Add0~24_combout\,
	cout => \u_reset_delay|Add0~25\);

-- Location: FF_X37_Y22_N5
\u_reset_delay|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~24_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(13));

-- Location: LCCOMB_X37_Y22_N6
\u_reset_delay|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~26_combout\ = (\u_reset_delay|cont\(14) & (!\u_reset_delay|Add0~25\)) # (!\u_reset_delay|cont\(14) & ((\u_reset_delay|Add0~25\) # (GND)))
-- \u_reset_delay|Add0~27\ = CARRY((!\u_reset_delay|Add0~25\) # (!\u_reset_delay|cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(14),
	datad => VCC,
	cin => \u_reset_delay|Add0~25\,
	combout => \u_reset_delay|Add0~26_combout\,
	cout => \u_reset_delay|Add0~27\);

-- Location: FF_X37_Y22_N7
\u_reset_delay|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(14));

-- Location: LCCOMB_X37_Y22_N8
\u_reset_delay|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~28_combout\ = (\u_reset_delay|cont\(15) & (\u_reset_delay|Add0~27\ $ (GND))) # (!\u_reset_delay|cont\(15) & (!\u_reset_delay|Add0~27\ & VCC))
-- \u_reset_delay|Add0~29\ = CARRY((\u_reset_delay|cont\(15) & !\u_reset_delay|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(15),
	datad => VCC,
	cin => \u_reset_delay|Add0~27\,
	combout => \u_reset_delay|Add0~28_combout\,
	cout => \u_reset_delay|Add0~29\);

-- Location: FF_X37_Y22_N9
\u_reset_delay|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~28_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(15));

-- Location: LCCOMB_X37_Y22_N10
\u_reset_delay|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~30_combout\ = (\u_reset_delay|cont\(16) & (!\u_reset_delay|Add0~29\)) # (!\u_reset_delay|cont\(16) & ((\u_reset_delay|Add0~29\) # (GND)))
-- \u_reset_delay|Add0~31\ = CARRY((!\u_reset_delay|Add0~29\) # (!\u_reset_delay|cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(16),
	datad => VCC,
	cin => \u_reset_delay|Add0~29\,
	combout => \u_reset_delay|Add0~30_combout\,
	cout => \u_reset_delay|Add0~31\);

-- Location: FF_X37_Y22_N11
\u_reset_delay|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~30_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(16));

-- Location: LCCOMB_X37_Y22_N12
\u_reset_delay|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~32_combout\ = (\u_reset_delay|cont\(17) & (\u_reset_delay|Add0~31\ $ (GND))) # (!\u_reset_delay|cont\(17) & (!\u_reset_delay|Add0~31\ & VCC))
-- \u_reset_delay|Add0~33\ = CARRY((\u_reset_delay|cont\(17) & !\u_reset_delay|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|cont\(17),
	datad => VCC,
	cin => \u_reset_delay|Add0~31\,
	combout => \u_reset_delay|Add0~32_combout\,
	cout => \u_reset_delay|Add0~33\);

-- Location: FF_X37_Y22_N13
\u_reset_delay|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~32_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(17));

-- Location: LCCOMB_X37_Y22_N14
\u_reset_delay|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~34_combout\ = (\u_reset_delay|cont\(18) & (!\u_reset_delay|Add0~33\)) # (!\u_reset_delay|cont\(18) & ((\u_reset_delay|Add0~33\) # (GND)))
-- \u_reset_delay|Add0~35\ = CARRY((!\u_reset_delay|Add0~33\) # (!\u_reset_delay|cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(18),
	datad => VCC,
	cin => \u_reset_delay|Add0~33\,
	combout => \u_reset_delay|Add0~34_combout\,
	cout => \u_reset_delay|Add0~35\);

-- Location: FF_X37_Y22_N15
\u_reset_delay|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~34_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(18));

-- Location: LCCOMB_X37_Y22_N16
\u_reset_delay|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~36_combout\ = (\u_reset_delay|cont\(19) & (\u_reset_delay|Add0~35\ $ (GND))) # (!\u_reset_delay|cont\(19) & (!\u_reset_delay|Add0~35\ & VCC))
-- \u_reset_delay|Add0~37\ = CARRY((\u_reset_delay|cont\(19) & !\u_reset_delay|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_reset_delay|cont\(19),
	datad => VCC,
	cin => \u_reset_delay|Add0~35\,
	combout => \u_reset_delay|Add0~36_combout\,
	cout => \u_reset_delay|Add0~37\);

-- Location: FF_X37_Y22_N17
\u_reset_delay|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|Add0~36_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u_reset_delay|ALT_INV_cont\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(19));

-- Location: LCCOMB_X37_Y22_N18
\u_reset_delay|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|Add0~38_combout\ = \u_reset_delay|Add0~37\ $ (\u_reset_delay|cont\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_reset_delay|cont\(20),
	cin => \u_reset_delay|Add0~37\,
	combout => \u_reset_delay|Add0~38_combout\);

-- Location: LCCOMB_X37_Y22_N20
\u_reset_delay|cont[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_reset_delay|cont[20]~0_combout\ = (\u_reset_delay|cont\(20)) # (\u_reset_delay|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_reset_delay|cont\(20),
	datad => \u_reset_delay|Add0~38_combout\,
	combout => \u_reset_delay|cont[20]~0_combout\);

-- Location: FF_X37_Y22_N21
\u_reset_delay|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_reset_delay|cont[20]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|cont\(20));

-- Location: FF_X37_Y23_N1
\u_reset_delay|oRST_xhdl1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_reset_delay|cont\(20),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_reset_delay|oRST_xhdl1~q\);

-- Location: PLL_4
\u_spipll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 150,
	c0_initial => 121,
	c0_low => 150,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 150,
	c1_initial => 101,
	c1_low => 150,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 25,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "200000",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "166667",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5611,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \u_reset_delay|ALT_INV_oRST_xhdl1~q\,
	fbin => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_spipll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \u_spipll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_spipll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G18
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y23_N1
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: LCCOMB_X34_Y25_N2
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\ = \I2C_SDAT~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2C_SDAT~input_o\,
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\);

-- Location: LCCOMB_X37_Y23_N0
\u_spi_ee_config|p2s_data[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~8_combout\ = (!\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|p2s_data[15]~12_combout\ & \u_reset_delay|oRST_xhdl1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datab => \u_spi_ee_config|p2s_data[15]~12_combout\,
	datac => \u_reset_delay|oRST_xhdl1~q\,
	combout => \u_spi_ee_config|p2s_data[15]~8_combout\);

-- Location: FF_X35_Y24_N7
\u_spi_ee_config|p2s_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|LessThan0~0_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(15));

-- Location: LCCOMB_X34_Y25_N12
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|p2s_data\(15) & \u_reset_delay|oRST_xhdl1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|p2s_data\(15),
	datac => \u_reset_delay|oRST_xhdl1~q\,
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\);

-- Location: FF_X34_Y25_N3
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[0]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0));

-- Location: LCCOMB_X34_Y25_N8
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]~feeder_combout\);

-- Location: FF_X34_Y25_N9
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[1]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1));

-- Location: FF_X34_Y25_N29
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2));

-- Location: LCCOMB_X34_Y25_N24
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\);

-- Location: FF_X34_Y25_N25
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[3]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3));

-- Location: LCCOMB_X34_Y25_N22
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\);

-- Location: FF_X34_Y25_N23
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[4]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4));

-- Location: FF_X34_Y25_N11
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5));

-- Location: FF_X34_Y25_N19
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	sload => VCC,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6));

-- Location: LCCOMB_X34_Y25_N18
\u_spi_ee_config|read_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~0_combout\ = (!\u_spi_ee_config|read_back~q\ & \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	combout => \u_spi_ee_config|read_ready~0_combout\);

-- Location: LCCOMB_X35_Y25_N0
\u_spi_ee_config|high_byte~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~0_combout\ = (\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & \u_spi_ee_config|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|high_byte~0_combout\);

-- Location: LCCOMB_X35_Y25_N14
\u_spi_ee_config|read_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_ready~1_combout\ = (\u_reset_delay|oRST_xhdl1~q\ & ((\u_spi_ee_config|high_byte~0_combout\ & (\u_spi_ee_config|read_ready~0_combout\)) # (!\u_spi_ee_config|high_byte~0_combout\ & ((\u_spi_ee_config|read_ready~q\))))) # 
-- (!\u_reset_delay|oRST_xhdl1~q\ & (((\u_spi_ee_config|read_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|oRST_xhdl1~q\,
	datab => \u_spi_ee_config|read_ready~0_combout\,
	datac => \u_spi_ee_config|read_ready~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|read_ready~1_combout\);

-- Location: FF_X35_Y25_N15
\u_spi_ee_config|read_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_ready~q\);

-- Location: LCCOMB_X35_Y25_N6
\u_spi_ee_config|p2s_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~13_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|high_byte~q\) # (\u_spi_ee_config|read_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|high_byte~q\,
	datac => \u_spi_ee_config|read_ready~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~13_combout\);

-- Location: LCCOMB_X35_Y25_N12
\u_spi_ee_config|read_back~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~1_combout\ = (\u_spi_ee_config|p2s_data~13_combout\ & (((\u_spi_ee_config|read_back~q\ & !\u_spi_ee_config|high_byte~0_combout\)) # (!\u_spi_ee_config|spi_go~q\))) # (!\u_spi_ee_config|p2s_data~13_combout\ & 
-- (((\u_spi_ee_config|read_back~q\ & !\u_spi_ee_config|high_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data~13_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|read_back~1_combout\);

-- Location: FF_X35_Y25_N13
\u_spi_ee_config|read_back\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_back~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back~q\);

-- Location: LCCOMB_X35_Y25_N28
\u_spi_ee_config|high_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|high_byte~1_combout\ = \u_spi_ee_config|high_byte~q\ $ (((\u_spi_ee_config|read_back~q\ & \u_spi_ee_config|high_byte~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|high_byte~1_combout\);

-- Location: FF_X35_Y25_N29
\u_spi_ee_config|high_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|high_byte~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte~q\);

-- Location: IOIBUF_X34_Y34_N15
\G_SENSOR_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_G_SENSOR_INT,
	o => \G_SENSOR_INT~input_o\);

-- Location: LCCOMB_X37_Y23_N10
\u_spi_ee_config|read_back~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_back~0_combout\ = (!\u_spi_ee_config|high_byte~q\ & !\u_spi_ee_config|read_ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|high_byte~q\,
	datac => \u_spi_ee_config|read_ready~q\,
	combout => \u_spi_ee_config|read_back~0_combout\);

-- Location: LCCOMB_X37_Y23_N6
\u_spi_ee_config|clear_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~0_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|spi_go~0_combout\ & (!\u_spi_ee_config|spi_go~q\ & \u_spi_ee_config|read_back~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|LessThan0~0_combout\,
	datab => \u_spi_ee_config|spi_go~0_combout\,
	datac => \u_spi_ee_config|spi_go~q\,
	datad => \u_spi_ee_config|read_back~0_combout\,
	combout => \u_spi_ee_config|clear_status~0_combout\);

-- Location: LCCOMB_X35_Y25_N20
\u_spi_ee_config|clear_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status~1_combout\ = (\u_spi_ee_config|clear_status~0_combout\) # ((\u_spi_ee_config|clear_status~q\ & ((\u_spi_ee_config|read_back~q\) # (!\u_spi_ee_config|high_byte~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|clear_status~0_combout\,
	datab => \u_spi_ee_config|read_back~q\,
	datac => \u_spi_ee_config|clear_status~q\,
	datad => \u_spi_ee_config|high_byte~0_combout\,
	combout => \u_spi_ee_config|clear_status~1_combout\);

-- Location: FF_X35_Y25_N21
\u_spi_ee_config|clear_status\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status~q\);

-- Location: LCCOMB_X35_Y25_N2
\u_spi_ee_config|clear_status_d[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[0]~feeder_combout\ = \u_spi_ee_config|clear_status~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status~q\,
	combout => \u_spi_ee_config|clear_status_d[0]~feeder_combout\);

-- Location: FF_X35_Y25_N3
\u_spi_ee_config|clear_status_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[0]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(0));

-- Location: LCCOMB_X36_Y25_N12
\u_spi_ee_config|clear_status_d[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[1]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(0),
	combout => \u_spi_ee_config|clear_status_d[1]~feeder_combout\);

-- Location: FF_X36_Y25_N13
\u_spi_ee_config|clear_status_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[1]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(1));

-- Location: LCCOMB_X36_Y25_N26
\u_spi_ee_config|clear_status_d[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|clear_status_d[2]~feeder_combout\ = \u_spi_ee_config|clear_status_d\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|clear_status_d\(1),
	combout => \u_spi_ee_config|clear_status_d[2]~feeder_combout\);

-- Location: FF_X36_Y25_N27
\u_spi_ee_config|clear_status_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|clear_status_d[2]~feeder_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(2));

-- Location: FF_X36_Y25_N1
\u_spi_ee_config|clear_status_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|clear_status_d\(2),
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|clear_status_d\(3));

-- Location: LCCOMB_X36_Y24_N2
\u_spi_ee_config|read_idle_count[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[0]~15_combout\ = \u_spi_ee_config|read_idle_count\(0) $ (VCC)
-- \u_spi_ee_config|read_idle_count[0]~16\ = CARRY(\u_spi_ee_config|read_idle_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(0),
	datad => VCC,
	combout => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	cout => \u_spi_ee_config|read_idle_count[0]~16\);

-- Location: LCCOMB_X35_Y25_N30
\u_spi_ee_config|read_idle_count[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~45_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & !\u_spi_ee_config|read_back~q\)) # (!\u_spi_ee_config|spi_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|spi_go~q\,
	datab => \u_spi_ee_config|LessThan0~0_combout\,
	datac => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datad => \u_spi_ee_config|read_back~q\,
	combout => \u_spi_ee_config|read_idle_count[14]~45_combout\);

-- Location: FF_X36_Y24_N3
\u_spi_ee_config|read_idle_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[0]~15_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(0));

-- Location: LCCOMB_X36_Y24_N4
\u_spi_ee_config|read_idle_count[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[1]~17_combout\ = (\u_spi_ee_config|read_idle_count\(1) & (!\u_spi_ee_config|read_idle_count[0]~16\)) # (!\u_spi_ee_config|read_idle_count\(1) & ((\u_spi_ee_config|read_idle_count[0]~16\) # (GND)))
-- \u_spi_ee_config|read_idle_count[1]~18\ = CARRY((!\u_spi_ee_config|read_idle_count[0]~16\) # (!\u_spi_ee_config|read_idle_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(1),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[0]~16\,
	combout => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	cout => \u_spi_ee_config|read_idle_count[1]~18\);

-- Location: FF_X36_Y24_N5
\u_spi_ee_config|read_idle_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[1]~17_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(1));

-- Location: LCCOMB_X36_Y24_N6
\u_spi_ee_config|read_idle_count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[2]~19_combout\ = (\u_spi_ee_config|read_idle_count\(2) & (\u_spi_ee_config|read_idle_count[1]~18\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(2) & (!\u_spi_ee_config|read_idle_count[1]~18\ & VCC))
-- \u_spi_ee_config|read_idle_count[2]~20\ = CARRY((\u_spi_ee_config|read_idle_count\(2) & !\u_spi_ee_config|read_idle_count[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(2),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[1]~18\,
	combout => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	cout => \u_spi_ee_config|read_idle_count[2]~20\);

-- Location: FF_X36_Y24_N7
\u_spi_ee_config|read_idle_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[2]~19_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(2));

-- Location: LCCOMB_X36_Y24_N8
\u_spi_ee_config|read_idle_count[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[3]~21_combout\ = (\u_spi_ee_config|read_idle_count\(3) & (!\u_spi_ee_config|read_idle_count[2]~20\)) # (!\u_spi_ee_config|read_idle_count\(3) & ((\u_spi_ee_config|read_idle_count[2]~20\) # (GND)))
-- \u_spi_ee_config|read_idle_count[3]~22\ = CARRY((!\u_spi_ee_config|read_idle_count[2]~20\) # (!\u_spi_ee_config|read_idle_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(3),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[2]~20\,
	combout => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	cout => \u_spi_ee_config|read_idle_count[3]~22\);

-- Location: FF_X36_Y24_N9
\u_spi_ee_config|read_idle_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[3]~21_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(3));

-- Location: LCCOMB_X36_Y24_N10
\u_spi_ee_config|read_idle_count[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[4]~23_combout\ = (\u_spi_ee_config|read_idle_count\(4) & (\u_spi_ee_config|read_idle_count[3]~22\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(4) & (!\u_spi_ee_config|read_idle_count[3]~22\ & VCC))
-- \u_spi_ee_config|read_idle_count[4]~24\ = CARRY((\u_spi_ee_config|read_idle_count\(4) & !\u_spi_ee_config|read_idle_count[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(4),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[3]~22\,
	combout => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	cout => \u_spi_ee_config|read_idle_count[4]~24\);

-- Location: FF_X36_Y24_N11
\u_spi_ee_config|read_idle_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[4]~23_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(4));

-- Location: LCCOMB_X36_Y24_N12
\u_spi_ee_config|read_idle_count[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[5]~25_combout\ = (\u_spi_ee_config|read_idle_count\(5) & (!\u_spi_ee_config|read_idle_count[4]~24\)) # (!\u_spi_ee_config|read_idle_count\(5) & ((\u_spi_ee_config|read_idle_count[4]~24\) # (GND)))
-- \u_spi_ee_config|read_idle_count[5]~26\ = CARRY((!\u_spi_ee_config|read_idle_count[4]~24\) # (!\u_spi_ee_config|read_idle_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(5),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[4]~24\,
	combout => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	cout => \u_spi_ee_config|read_idle_count[5]~26\);

-- Location: FF_X36_Y24_N13
\u_spi_ee_config|read_idle_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[5]~25_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(5));

-- Location: LCCOMB_X36_Y24_N14
\u_spi_ee_config|read_idle_count[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[6]~27_combout\ = (\u_spi_ee_config|read_idle_count\(6) & (\u_spi_ee_config|read_idle_count[5]~26\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(6) & (!\u_spi_ee_config|read_idle_count[5]~26\ & VCC))
-- \u_spi_ee_config|read_idle_count[6]~28\ = CARRY((\u_spi_ee_config|read_idle_count\(6) & !\u_spi_ee_config|read_idle_count[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(6),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[5]~26\,
	combout => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	cout => \u_spi_ee_config|read_idle_count[6]~28\);

-- Location: FF_X36_Y24_N15
\u_spi_ee_config|read_idle_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[6]~27_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(6));

-- Location: LCCOMB_X36_Y24_N16
\u_spi_ee_config|read_idle_count[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[7]~29_combout\ = (\u_spi_ee_config|read_idle_count\(7) & (!\u_spi_ee_config|read_idle_count[6]~28\)) # (!\u_spi_ee_config|read_idle_count\(7) & ((\u_spi_ee_config|read_idle_count[6]~28\) # (GND)))
-- \u_spi_ee_config|read_idle_count[7]~30\ = CARRY((!\u_spi_ee_config|read_idle_count[6]~28\) # (!\u_spi_ee_config|read_idle_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(7),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[6]~28\,
	combout => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	cout => \u_spi_ee_config|read_idle_count[7]~30\);

-- Location: FF_X36_Y24_N17
\u_spi_ee_config|read_idle_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[7]~29_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(7));

-- Location: LCCOMB_X36_Y24_N18
\u_spi_ee_config|read_idle_count[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[8]~31_combout\ = (\u_spi_ee_config|read_idle_count\(8) & (\u_spi_ee_config|read_idle_count[7]~30\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(8) & (!\u_spi_ee_config|read_idle_count[7]~30\ & VCC))
-- \u_spi_ee_config|read_idle_count[8]~32\ = CARRY((\u_spi_ee_config|read_idle_count\(8) & !\u_spi_ee_config|read_idle_count[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(8),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[7]~30\,
	combout => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	cout => \u_spi_ee_config|read_idle_count[8]~32\);

-- Location: FF_X36_Y24_N19
\u_spi_ee_config|read_idle_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[8]~31_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(8));

-- Location: LCCOMB_X36_Y24_N20
\u_spi_ee_config|read_idle_count[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[9]~33_combout\ = (\u_spi_ee_config|read_idle_count\(9) & (!\u_spi_ee_config|read_idle_count[8]~32\)) # (!\u_spi_ee_config|read_idle_count\(9) & ((\u_spi_ee_config|read_idle_count[8]~32\) # (GND)))
-- \u_spi_ee_config|read_idle_count[9]~34\ = CARRY((!\u_spi_ee_config|read_idle_count[8]~32\) # (!\u_spi_ee_config|read_idle_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(9),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[8]~32\,
	combout => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	cout => \u_spi_ee_config|read_idle_count[9]~34\);

-- Location: FF_X36_Y24_N21
\u_spi_ee_config|read_idle_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[9]~33_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(9));

-- Location: LCCOMB_X36_Y24_N22
\u_spi_ee_config|read_idle_count[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[10]~35_combout\ = (\u_spi_ee_config|read_idle_count\(10) & (\u_spi_ee_config|read_idle_count[9]~34\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(10) & (!\u_spi_ee_config|read_idle_count[9]~34\ & VCC))
-- \u_spi_ee_config|read_idle_count[10]~36\ = CARRY((\u_spi_ee_config|read_idle_count\(10) & !\u_spi_ee_config|read_idle_count[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(10),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[9]~34\,
	combout => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	cout => \u_spi_ee_config|read_idle_count[10]~36\);

-- Location: FF_X36_Y24_N23
\u_spi_ee_config|read_idle_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[10]~35_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(10));

-- Location: LCCOMB_X36_Y24_N24
\u_spi_ee_config|read_idle_count[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[11]~37_combout\ = (\u_spi_ee_config|read_idle_count\(11) & (!\u_spi_ee_config|read_idle_count[10]~36\)) # (!\u_spi_ee_config|read_idle_count\(11) & ((\u_spi_ee_config|read_idle_count[10]~36\) # (GND)))
-- \u_spi_ee_config|read_idle_count[11]~38\ = CARRY((!\u_spi_ee_config|read_idle_count[10]~36\) # (!\u_spi_ee_config|read_idle_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(11),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[10]~36\,
	combout => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	cout => \u_spi_ee_config|read_idle_count[11]~38\);

-- Location: FF_X36_Y24_N25
\u_spi_ee_config|read_idle_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[11]~37_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(11));

-- Location: LCCOMB_X36_Y24_N26
\u_spi_ee_config|read_idle_count[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[12]~39_combout\ = (\u_spi_ee_config|read_idle_count\(12) & (\u_spi_ee_config|read_idle_count[11]~38\ $ (GND))) # (!\u_spi_ee_config|read_idle_count\(12) & (!\u_spi_ee_config|read_idle_count[11]~38\ & VCC))
-- \u_spi_ee_config|read_idle_count[12]~40\ = CARRY((\u_spi_ee_config|read_idle_count\(12) & !\u_spi_ee_config|read_idle_count[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(12),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[11]~38\,
	combout => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	cout => \u_spi_ee_config|read_idle_count[12]~40\);

-- Location: FF_X36_Y24_N27
\u_spi_ee_config|read_idle_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[12]~39_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(12));

-- Location: LCCOMB_X36_Y24_N28
\u_spi_ee_config|read_idle_count[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[13]~41_combout\ = (\u_spi_ee_config|read_idle_count\(13) & (!\u_spi_ee_config|read_idle_count[12]~40\)) # (!\u_spi_ee_config|read_idle_count\(13) & ((\u_spi_ee_config|read_idle_count[12]~40\) # (GND)))
-- \u_spi_ee_config|read_idle_count[13]~42\ = CARRY((!\u_spi_ee_config|read_idle_count[12]~40\) # (!\u_spi_ee_config|read_idle_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|read_idle_count\(13),
	datad => VCC,
	cin => \u_spi_ee_config|read_idle_count[12]~40\,
	combout => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	cout => \u_spi_ee_config|read_idle_count[13]~42\);

-- Location: FF_X36_Y24_N29
\u_spi_ee_config|read_idle_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[13]~41_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(13));

-- Location: LCCOMB_X36_Y24_N30
\u_spi_ee_config|read_idle_count[14]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|read_idle_count[14]~43_combout\ = \u_spi_ee_config|read_idle_count\(14) $ (!\u_spi_ee_config|read_idle_count[13]~42\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|read_idle_count\(14),
	cin => \u_spi_ee_config|read_idle_count[13]~42\,
	combout => \u_spi_ee_config|read_idle_count[14]~43_combout\);

-- Location: FF_X36_Y24_N31
\u_spi_ee_config|read_idle_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|read_idle_count[14]~43_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sclr => \u_spi_ee_config|spi_go~q\,
	ena => \u_spi_ee_config|read_idle_count[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_idle_count\(14));

-- Location: LCCOMB_X36_Y25_N0
\u_spi_ee_config|spi_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~0_combout\ = (!\u_spi_ee_config|read_idle_count\(14) & ((\u_spi_ee_config|clear_status_d\(3)) # (!\G_SENSOR_INT~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \G_SENSOR_INT~input_o\,
	datac => \u_spi_ee_config|clear_status_d\(3),
	datad => \u_spi_ee_config|read_idle_count\(14),
	combout => \u_spi_ee_config|spi_go~0_combout\);

-- Location: LCCOMB_X37_Y23_N8
\u_spi_ee_config|p2s_data[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[15]~12_combout\ = (!\u_spi_ee_config|high_byte~q\ & (\u_spi_ee_config|spi_go~0_combout\ & (!\u_spi_ee_config|read_ready~q\ & \u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte~q\,
	datab => \u_spi_ee_config|spi_go~0_combout\,
	datac => \u_spi_ee_config|read_ready~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data[15]~12_combout\);

-- Location: LCCOMB_X36_Y24_N0
\u_spi_ee_config|spi_go~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|spi_go~1_combout\ = (\u_spi_ee_config|spi_go~q\ & (!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\)) # (!\u_spi_ee_config|spi_go~q\ & ((!\u_spi_ee_config|p2s_data[15]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datab => \u_spi_ee_config|p2s_data[15]~12_combout\,
	datac => \u_spi_ee_config|spi_go~q\,
	combout => \u_spi_ee_config|spi_go~1_combout\);

-- Location: FF_X36_Y24_N1
\u_spi_ee_config|spi_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|spi_go~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|spi_go~q\);

-- Location: LCCOMB_X35_Y25_N24
\u_spi_ee_config|u_spi_controller|spi_count_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\ = (!\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & ((\u_spi_ee_config|spi_go~q\) # (\u_spi_ee_config|u_spi_controller|spi_count_en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\);

-- Location: FF_X35_Y25_N25
\u_spi_ee_config|u_spi_controller|spi_count_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count_en~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count_en~q\);

-- Location: LCCOMB_X35_Y25_N22
\u_spi_ee_config|u_spi_controller|spi_count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~1_combout\ = (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\);

-- Location: FF_X35_Y25_N23
\u_spi_ee_config|u_spi_controller|spi_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(0));

-- Location: LCCOMB_X35_Y25_N18
\u_spi_ee_config|u_spi_controller|spi_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~3_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(1) $ (\u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\);

-- Location: FF_X35_Y25_N19
\u_spi_ee_config|u_spi_controller|spi_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(1));

-- Location: LCCOMB_X35_Y25_N8
\u_spi_ee_config|u_spi_controller|spi_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & (\u_spi_ee_config|u_spi_controller|spi_count\(2) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(1) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	combout => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\);

-- Location: FF_X35_Y25_N9
\u_spi_ee_config|u_spi_controller|spi_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(2));

-- Location: LCCOMB_X35_Y25_N10
\u_spi_ee_config|u_spi_controller|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Add0~0_combout\ = \u_spi_ee_config|u_spi_controller|spi_count\(3) $ (((\u_spi_ee_config|u_spi_controller|spi_count\(2) & (\u_spi_ee_config|u_spi_controller|spi_count\(0) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	combout => \u_spi_ee_config|u_spi_controller|Add0~0_combout\);

-- Location: LCCOMB_X35_Y25_N4
\u_spi_ee_config|u_spi_controller|spi_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|spi_count~0_combout\ = (\u_spi_ee_config|u_spi_controller|Add0~0_combout\ & \u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Add0~0_combout\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\);

-- Location: FF_X35_Y25_N5
\u_spi_ee_config|u_spi_controller|spi_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|spi_count~0_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|spi_count\(3));

-- Location: LCCOMB_X34_Y25_N0
\u_spi_ee_config|u_spi_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|u_spi_controller|spi_count\(0) & (\u_spi_ee_config|u_spi_controller|spi_count\(2) & 
-- \u_spi_ee_config|u_spi_controller|spi_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	combout => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\);

-- Location: LCCOMB_X35_Y24_N16
\u_spi_ee_config|ini_index[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (\u_spi_ee_config|u_spi_controller|WideOr0~0_combout\ & (\u_spi_ee_config|spi_go~q\ & !\u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	datac => \u_spi_ee_config|spi_go~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~0_combout\);

-- Location: LCCOMB_X35_Y24_N24
\u_spi_ee_config|ini_index[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[1]~1_combout\ = \u_spi_ee_config|ini_index\(1) $ (\u_spi_ee_config|ini_index[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[1]~1_combout\);

-- Location: FF_X35_Y24_N25
\u_spi_ee_config|ini_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[1]~1_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(1));

-- Location: LCCOMB_X35_Y24_N18
\u_spi_ee_config|ini_index[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[2]~3_combout\ = \u_spi_ee_config|ini_index\(2) $ (((\u_spi_ee_config|ini_index[1]~0_combout\ & \u_spi_ee_config|ini_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|ini_index[1]~0_combout\,
	datac => \u_spi_ee_config|ini_index\(2),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|ini_index[2]~3_combout\);

-- Location: FF_X35_Y24_N19
\u_spi_ee_config|ini_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[2]~3_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(2));

-- Location: LCCOMB_X35_Y24_N12
\u_spi_ee_config|ini_index[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[3]~4_combout\ = \u_spi_ee_config|ini_index\(3) $ (((\u_spi_ee_config|ini_index\(1) & (\u_spi_ee_config|ini_index\(2) & \u_spi_ee_config|ini_index[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(1),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index[1]~0_combout\,
	combout => \u_spi_ee_config|ini_index[3]~4_combout\);

-- Location: FF_X35_Y24_N13
\u_spi_ee_config|ini_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[3]~4_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(3));

-- Location: LCCOMB_X35_Y24_N6
\u_spi_ee_config|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|LessThan0~0_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2)) # ((\u_spi_ee_config|ini_index\(0) & \u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(1),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|LessThan0~0_combout\);

-- Location: LCCOMB_X35_Y25_N16
\u_spi_ee_config|ini_index[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|ini_index[0]~2_combout\ = \u_spi_ee_config|ini_index\(0) $ (((!\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|spi_go~q\ & \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|LessThan0~0_combout\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|ini_index\(0),
	datad => \u_spi_ee_config|u_spi_controller|WideOr0~0_combout\,
	combout => \u_spi_ee_config|ini_index[0]~2_combout\);

-- Location: FF_X35_Y25_N17
\u_spi_ee_config|ini_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|ini_index[0]~2_combout\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|ini_index\(0));

-- Location: LCCOMB_X34_Y24_N16
\u_spi_ee_config|p2s_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~14_combout\ = (\u_spi_ee_config|ini_index\(3) & (!\u_spi_ee_config|ini_index\(0) & !\u_spi_ee_config|ini_index\(2))) # (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|p2s_data~14_combout\);

-- Location: FF_X34_Y24_N17
\u_spi_ee_config|p2s_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~14_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(11));

-- Location: FF_X35_Y24_N27
\u_spi_ee_config|high_byte_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|high_byte~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|high_byte_d~q\);

-- Location: FF_X35_Y24_N21
\u_spi_ee_config|read_back_d\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|read_back~q\,
	clrn => \u_reset_delay|oRST_xhdl1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|read_back_d~q\);

-- Location: LCCOMB_X35_Y24_N20
\u_spi_ee_config|low_byte_dataY[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~0_combout\ = (\u_reset_delay|oRST_xhdl1~q\ & (!\u_spi_ee_config|spi_go~q\ & (\u_spi_ee_config|read_back_d~q\ & \u_spi_ee_config|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|oRST_xhdl1~q\,
	datab => \u_spi_ee_config|spi_go~q\,
	datac => \u_spi_ee_config|read_back_d~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~0_combout\);

-- Location: LCCOMB_X35_Y24_N10
\u_spi_ee_config|direction~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|direction~0_combout\ = \u_spi_ee_config|direction~q\ $ (((\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|high_byte_d~q\,
	datac => \u_spi_ee_config|direction~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|direction~0_combout\);

-- Location: FF_X35_Y24_N11
\u_spi_ee_config|direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|direction~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|direction~q\);

-- Location: LCCOMB_X35_Y24_N28
\u_spi_ee_config|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux2~0_combout\ = (!\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(2) & ((!\u_spi_ee_config|ini_index\(3)))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(0) & \u_spi_ee_config|ini_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index\(3),
	combout => \u_spi_ee_config|Mux2~0_combout\);

-- Location: LCCOMB_X35_Y24_N2
\u_spi_ee_config|p2s_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~9_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|direction~q\ & ((!\u_spi_ee_config|read_back~0_combout\)))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (((!\u_spi_ee_config|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datab => \u_spi_ee_config|Mux2~0_combout\,
	datac => \u_spi_ee_config|read_back~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~9_combout\);

-- Location: FF_X35_Y24_N3
\u_spi_ee_config|p2s_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~9_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(10));

-- Location: LCCOMB_X34_Y24_N20
\u_spi_ee_config|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux9~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(2) $ (\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux9~0_combout\);

-- Location: LCCOMB_X35_Y24_N8
\u_spi_ee_config|p2s_data[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data[6]~6_combout\ = (\u_reset_delay|oRST_xhdl1~q\ & (!\u_spi_ee_config|spi_go~q\ & !\u_spi_ee_config|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_reset_delay|oRST_xhdl1~q\,
	datac => \u_spi_ee_config|spi_go~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data[6]~6_combout\);

-- Location: FF_X34_Y24_N21
\u_spi_ee_config|p2s_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux9~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(2));

-- Location: LCCOMB_X34_Y24_N14
\u_spi_ee_config|u_spi_controller|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~2_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(2))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- ((\u_spi_ee_config|p2s_data\(10)) # ((!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(10),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(2),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\);

-- Location: LCCOMB_X34_Y24_N10
\u_spi_ee_config|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux8~0_combout\ = (\u_spi_ee_config|ini_index\(2) & (((\u_spi_ee_config|ini_index\(3))) # (!\u_spi_ee_config|ini_index\(0)))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(1) & ((\u_spi_ee_config|ini_index\(0)) # 
-- (\u_spi_ee_config|ini_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux8~0_combout\);

-- Location: FF_X34_Y24_N11
\u_spi_ee_config|p2s_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux8~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(3));

-- Location: LCCOMB_X34_Y24_N2
\u_spi_ee_config|u_spi_controller|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~3_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & ((\u_spi_ee_config|p2s_data\(11)) # ((\u_spi_ee_config|u_spi_controller|spi_count\(0))))) # (!\u_spi_ee_config|u_spi_controller|Mux0~2_combout\ & 
-- (((!\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(11),
	datab => \u_spi_ee_config|u_spi_controller|Mux0~2_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(3),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\);

-- Location: LCCOMB_X34_Y24_N22
\u_spi_ee_config|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux11~0_combout\ = (!\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2))) # (!\u_spi_ee_config|ini_index\(0) & ((\u_spi_ee_config|ini_index\(2)) # (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux11~0_combout\);

-- Location: FF_X34_Y24_N23
\u_spi_ee_config|p2s_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux11~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(0));

-- Location: LCCOMB_X34_Y24_N12
\u_spi_ee_config|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux10~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(3) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux10~0_combout\);

-- Location: FF_X34_Y24_N13
\u_spi_ee_config|p2s_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux10~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(1));

-- Location: LCCOMB_X34_Y24_N0
\u_spi_ee_config|u_spi_controller|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~4_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & ((\u_spi_ee_config|u_spi_controller|spi_count\(0) & (\u_spi_ee_config|p2s_data\(0))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(0) & 
-- ((\u_spi_ee_config|p2s_data\(1)))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(0),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(1),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\);

-- Location: LCCOMB_X35_Y24_N0
\u_spi_ee_config|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux3~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (((\u_spi_ee_config|ini_index\(1) & !\u_spi_ee_config|ini_index\(3))))) # (!\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(1) $ 
-- (\u_spi_ee_config|ini_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index\(3),
	combout => \u_spi_ee_config|Mux3~0_combout\);

-- Location: LCCOMB_X35_Y24_N22
\u_spi_ee_config|p2s_data~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~11_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & (!\u_spi_ee_config|direction~q\ & (!\u_spi_ee_config|read_back~0_combout\))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (((\u_spi_ee_config|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datab => \u_spi_ee_config|read_back~0_combout\,
	datac => \u_spi_ee_config|Mux3~0_combout\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~11_combout\);

-- Location: FF_X35_Y24_N23
\u_spi_ee_config|p2s_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~11_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(9));

-- Location: LCCOMB_X35_Y24_N30
\u_spi_ee_config|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux4~0_combout\ = (\u_spi_ee_config|ini_index\(3)) # ((\u_spi_ee_config|ini_index\(0) & ((!\u_spi_ee_config|ini_index\(1)) # (!\u_spi_ee_config|ini_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(1),
	datad => \u_spi_ee_config|ini_index\(3),
	combout => \u_spi_ee_config|Mux4~0_combout\);

-- Location: LCCOMB_X35_Y24_N4
\u_spi_ee_config|p2s_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~10_combout\ = (\u_spi_ee_config|LessThan0~0_combout\ & ((\u_spi_ee_config|high_byte~q\))) # (!\u_spi_ee_config|LessThan0~0_combout\ & (\u_spi_ee_config|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|Mux4~0_combout\,
	datac => \u_spi_ee_config|high_byte~q\,
	datad => \u_spi_ee_config|LessThan0~0_combout\,
	combout => \u_spi_ee_config|p2s_data~10_combout\);

-- Location: FF_X35_Y24_N5
\u_spi_ee_config|p2s_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~10_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(8));

-- Location: LCCOMB_X34_Y25_N20
\u_spi_ee_config|u_spi_controller|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~5_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (\u_spi_ee_config|u_spi_controller|Mux0~4_combout\)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- ((\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & (\u_spi_ee_config|p2s_data\(9))) # (!\u_spi_ee_config|u_spi_controller|Mux0~4_combout\ & ((\u_spi_ee_config|p2s_data\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datab => \u_spi_ee_config|u_spi_controller|Mux0~4_combout\,
	datac => \u_spi_ee_config|p2s_data\(9),
	datad => \u_spi_ee_config|p2s_data\(8),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\);

-- Location: LCCOMB_X34_Y25_N30
\u_spi_ee_config|u_spi_controller|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~6_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(2) & ((\u_spi_ee_config|u_spi_controller|spi_count\(1) & ((\u_spi_ee_config|u_spi_controller|Mux0~5_combout\))) # 
-- (!\u_spi_ee_config|u_spi_controller|spi_count\(1) & (\u_spi_ee_config|u_spi_controller|Mux0~3_combout\)))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(2) & (((!\u_spi_ee_config|u_spi_controller|spi_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~3_combout\,
	datab => \u_spi_ee_config|u_spi_controller|Mux0~5_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datad => \u_spi_ee_config|u_spi_controller|spi_count\(1),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\);

-- Location: LCCOMB_X34_Y24_N26
\u_spi_ee_config|p2s_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|p2s_data~7_combout\ = (\u_spi_ee_config|ini_index\(3) & ((\u_spi_ee_config|ini_index\(0)) # (\u_spi_ee_config|ini_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(2),
	combout => \u_spi_ee_config|p2s_data~7_combout\);

-- Location: FF_X34_Y24_N27
\u_spi_ee_config|p2s_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|p2s_data~7_combout\,
	ena => \u_spi_ee_config|p2s_data[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(12));

-- Location: LCCOMB_X34_Y24_N24
\u_spi_ee_config|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux7~0_combout\ = (\u_spi_ee_config|ini_index\(0) & (((!\u_spi_ee_config|ini_index\(3) & \u_spi_ee_config|ini_index\(1))))) # (!\u_spi_ee_config|ini_index\(0) & (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) & 
-- !\u_spi_ee_config|ini_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux7~0_combout\);

-- Location: FF_X34_Y24_N25
\u_spi_ee_config|p2s_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux7~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(4));

-- Location: LCCOMB_X34_Y24_N4
\u_spi_ee_config|u_spi_controller|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(4))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- ((\u_spi_ee_config|p2s_data\(12)) # ((!\u_spi_ee_config|u_spi_controller|spi_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(12),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(4),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y24_N6
\u_spi_ee_config|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux6~0_combout\ = (!\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & (\u_spi_ee_config|ini_index\(0) $ (!\u_spi_ee_config|ini_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux6~0_combout\);

-- Location: FF_X34_Y24_N7
\u_spi_ee_config|p2s_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux6~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(5));

-- Location: LCCOMB_X34_Y24_N8
\u_spi_ee_config|u_spi_controller|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~1_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~0_combout\) # ((!\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_spi_ee_config|u_spi_controller|Mux0~0_combout\,
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(5),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\);

-- Location: LCCOMB_X34_Y24_N18
\u_spi_ee_config|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|Mux5~0_combout\ = (\u_spi_ee_config|ini_index\(0) & ((\u_spi_ee_config|ini_index\(2) & (!\u_spi_ee_config|ini_index\(3) & !\u_spi_ee_config|ini_index\(1))) # (!\u_spi_ee_config|ini_index\(2) & (\u_spi_ee_config|ini_index\(3) $ 
-- (\u_spi_ee_config|ini_index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|ini_index\(0),
	datab => \u_spi_ee_config|ini_index\(2),
	datac => \u_spi_ee_config|ini_index\(3),
	datad => \u_spi_ee_config|ini_index\(1),
	combout => \u_spi_ee_config|Mux5~0_combout\);

-- Location: FF_X34_Y24_N19
\u_spi_ee_config|p2s_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|Mux5~0_combout\,
	ena => \u_spi_ee_config|p2s_data[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|p2s_data\(6));

-- Location: LCCOMB_X34_Y24_N28
\u_spi_ee_config|u_spi_controller|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~7_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count\(3) & (((\u_spi_ee_config|u_spi_controller|spi_count\(0) & \u_spi_ee_config|p2s_data\(6))))) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3) & 
-- (\u_spi_ee_config|p2s_data\(15) & (!\u_spi_ee_config|u_spi_controller|spi_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|p2s_data\(15),
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_spi_ee_config|u_spi_controller|spi_count\(0),
	datad => \u_spi_ee_config|p2s_data\(6),
	combout => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\);

-- Location: LCCOMB_X34_Y24_N30
\u_spi_ee_config|u_spi_controller|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|Mux0~8_combout\ = (\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & ((\u_spi_ee_config|u_spi_controller|spi_count\(2)) # ((\u_spi_ee_config|u_spi_controller|Mux0~7_combout\)))) # 
-- (!\u_spi_ee_config|u_spi_controller|Mux0~6_combout\ & (!\u_spi_ee_config|u_spi_controller|spi_count\(2) & (\u_spi_ee_config|u_spi_controller|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|Mux0~6_combout\,
	datab => \u_spi_ee_config|u_spi_controller|spi_count\(2),
	datac => \u_spi_ee_config|u_spi_controller|Mux0~1_combout\,
	datad => \u_spi_ee_config|u_spi_controller|Mux0~7_combout\,
	combout => \u_spi_ee_config|u_spi_controller|Mux0~8_combout\);

-- Location: LCCOMB_X34_Y25_N16
\u_spi_ee_config|u_spi_controller|temp_xhdl7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\ = (\u_spi_ee_config|u_spi_controller|spi_count_en~q\ & ((!\u_spi_ee_config|p2s_data\(15)) # (!\u_spi_ee_config|u_spi_controller|spi_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|u_spi_controller|spi_count\(3),
	datac => \u_spi_ee_config|p2s_data\(15),
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|temp_xhdl7~0_combout\);

-- Location: CLKCTRL_G19
\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X35_Y25_N26
\u_spi_ee_config|u_spi_controller|oSPI_CLK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\ = (GLOBAL(\u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\)) # (!\u_spi_ee_config|u_spi_controller|spi_count_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	datad => \u_spi_ee_config|u_spi_controller|spi_count_en~q\,
	combout => \u_spi_ee_config|u_spi_controller|oSPI_CLK~0_combout\);

-- Location: LCCOMB_X26_Y16_N30
\u_vga|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan9~0_combout\ = (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(6) & !\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|LessThan9~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\u_vga|Add38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~0_combout\ = \u_vga|h_cnt\(0) $ (VCC)
-- \u_vga|Add38~1\ = CARRY(\u_vga|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add38~0_combout\,
	cout => \u_vga|Add38~1\);

-- Location: FF_X26_Y16_N9
\u_vga|h_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(0));

-- Location: LCCOMB_X26_Y16_N10
\u_vga|Add38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~2_combout\ = (\u_vga|h_cnt\(1) & (!\u_vga|Add38~1\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|Add38~1\) # (GND)))
-- \u_vga|Add38~3\ = CARRY((!\u_vga|Add38~1\) # (!\u_vga|h_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add38~1\,
	combout => \u_vga|Add38~2_combout\,
	cout => \u_vga|Add38~3\);

-- Location: FF_X26_Y16_N11
\u_vga|h_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add38~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(1));

-- Location: LCCOMB_X26_Y16_N12
\u_vga|Add38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~4_combout\ = (\u_vga|h_cnt\(2) & (\u_vga|Add38~3\ $ (GND))) # (!\u_vga|h_cnt\(2) & (!\u_vga|Add38~3\ & VCC))
-- \u_vga|Add38~5\ = CARRY((\u_vga|h_cnt\(2) & !\u_vga|Add38~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add38~3\,
	combout => \u_vga|Add38~4_combout\,
	cout => \u_vga|Add38~5\);

-- Location: FF_X26_Y16_N7
\u_vga|h_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add38~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(2));

-- Location: LCCOMB_X26_Y16_N14
\u_vga|Add38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~6_combout\ = (\u_vga|h_cnt\(3) & (!\u_vga|Add38~5\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|Add38~5\) # (GND)))
-- \u_vga|Add38~7\ = CARRY((!\u_vga|Add38~5\) # (!\u_vga|h_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add38~5\,
	combout => \u_vga|Add38~6_combout\,
	cout => \u_vga|Add38~7\);

-- Location: FF_X26_Y16_N5
\u_vga|h_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add38~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(3));

-- Location: LCCOMB_X26_Y16_N6
\u_vga|LessThan31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan31~0_combout\ = (\u_vga|h_cnt\(1) & (\u_vga|h_cnt\(3) & (\u_vga|h_cnt\(2) & \u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(0),
	combout => \u_vga|LessThan31~0_combout\);

-- Location: LCCOMB_X26_Y16_N16
\u_vga|Add38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~8_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|Add38~7\ $ (GND))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add38~7\ & VCC))
-- \u_vga|Add38~9\ = CARRY((\u_vga|h_cnt\(4) & !\u_vga|Add38~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add38~7\,
	combout => \u_vga|Add38~8_combout\,
	cout => \u_vga|Add38~9\);

-- Location: LCCOMB_X27_Y16_N0
\u_vga|h_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~2_combout\ = (\u_vga|Add38~8_combout\ & ((\u_vga|Equal30~0_combout\) # ((!\u_vga|LessThan31~0_combout\) # (!\u_vga|LessThan9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~0_combout\,
	datab => \u_vga|LessThan9~0_combout\,
	datac => \u_vga|LessThan31~0_combout\,
	datad => \u_vga|Add38~8_combout\,
	combout => \u_vga|h_cnt~2_combout\);

-- Location: FF_X27_Y16_N1
\u_vga|h_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(4));

-- Location: LCCOMB_X26_Y16_N18
\u_vga|Add38~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~10_combout\ = (\u_vga|h_cnt\(5) & (!\u_vga|Add38~9\)) # (!\u_vga|h_cnt\(5) & ((\u_vga|Add38~9\) # (GND)))
-- \u_vga|Add38~11\ = CARRY((!\u_vga|Add38~9\) # (!\u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add38~9\,
	combout => \u_vga|Add38~10_combout\,
	cout => \u_vga|Add38~11\);

-- Location: FF_X26_Y16_N3
\u_vga|h_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add38~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(5));

-- Location: LCCOMB_X26_Y16_N20
\u_vga|Add38~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~12_combout\ = (\u_vga|h_cnt\(6) & (\u_vga|Add38~11\ $ (GND))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add38~11\ & VCC))
-- \u_vga|Add38~13\ = CARRY((\u_vga|h_cnt\(6) & !\u_vga|Add38~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add38~11\,
	combout => \u_vga|Add38~12_combout\,
	cout => \u_vga|Add38~13\);

-- Location: FF_X26_Y16_N31
\u_vga|h_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add38~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(6));

-- Location: LCCOMB_X26_Y16_N22
\u_vga|Add38~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~14_combout\ = (\u_vga|h_cnt\(7) & (!\u_vga|Add38~13\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|Add38~13\) # (GND)))
-- \u_vga|Add38~15\ = CARRY((!\u_vga|Add38~13\) # (!\u_vga|h_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add38~13\,
	combout => \u_vga|Add38~14_combout\,
	cout => \u_vga|Add38~15\);

-- Location: FF_X26_Y16_N23
\u_vga|h_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add38~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(7));

-- Location: LCCOMB_X26_Y16_N24
\u_vga|Add38~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~16_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|Add38~15\ $ (GND))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add38~15\ & VCC))
-- \u_vga|Add38~17\ = CARRY((\u_vga|h_cnt\(8) & !\u_vga|Add38~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add38~15\,
	combout => \u_vga|Add38~16_combout\,
	cout => \u_vga|Add38~17\);

-- Location: FF_X26_Y16_N25
\u_vga|h_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add38~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(8));

-- Location: LCCOMB_X26_Y16_N26
\u_vga|Add38~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~18_combout\ = (\u_vga|h_cnt\(9) & (!\u_vga|Add38~17\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|Add38~17\) # (GND)))
-- \u_vga|Add38~19\ = CARRY((!\u_vga|Add38~17\) # (!\u_vga|h_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add38~17\,
	combout => \u_vga|Add38~18_combout\,
	cout => \u_vga|Add38~19\);

-- Location: FF_X26_Y16_N27
\u_vga|h_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add38~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(9));

-- Location: LCCOMB_X26_Y16_N28
\u_vga|Add38~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add38~20_combout\ = \u_vga|Add38~19\ $ (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|h_cnt\(10),
	cin => \u_vga|Add38~19\,
	combout => \u_vga|Add38~20_combout\);

-- Location: LCCOMB_X27_Y16_N18
\u_vga|h_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|h_cnt~3_combout\ = (\u_vga|Add38~20_combout\ & ((\u_vga|Equal30~0_combout\) # ((!\u_vga|LessThan9~0_combout\) # (!\u_vga|LessThan31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~0_combout\,
	datab => \u_vga|Add38~20_combout\,
	datac => \u_vga|LessThan31~0_combout\,
	datad => \u_vga|LessThan9~0_combout\,
	combout => \u_vga|h_cnt~3_combout\);

-- Location: FF_X27_Y16_N19
\u_vga|h_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_cnt\(10));

-- Location: LCCOMB_X26_Y23_N4
\u_vga|Equal30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal30~0_combout\ = ((\u_vga|h_cnt\(4)) # ((\u_vga|h_cnt\(9)) # (\u_vga|h_cnt\(8)))) # (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(9),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Equal30~0_combout\);

-- Location: LCCOMB_X27_Y16_N30
\u_vga|Equal30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal30~1_combout\ = (\u_vga|Equal30~0_combout\) # ((!\u_vga|LessThan31~0_combout\) # (!\u_vga|LessThan9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~0_combout\,
	datab => \u_vga|LessThan9~0_combout\,
	datac => \u_vga|LessThan31~0_combout\,
	combout => \u_vga|Equal30~1_combout\);

-- Location: LCCOMB_X28_Y16_N6
\u_vga|Add39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~0_combout\ = \u_vga|v_cnt\(0) $ (VCC)
-- \u_vga|Add39~1\ = CARRY(\u_vga|v_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add39~0_combout\,
	cout => \u_vga|Add39~1\);

-- Location: LCCOMB_X27_Y16_N24
\u_vga|v_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~9_combout\ = (\u_vga|vga_gen~57_combout\ & \u_vga|Add39~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~57_combout\,
	datad => \u_vga|Add39~0_combout\,
	combout => \u_vga|v_cnt~9_combout\);

-- Location: LCCOMB_X27_Y16_N6
\u_vga|v_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[9]~1_combout\ = ((!\u_vga|Equal30~0_combout\ & (\u_vga|LessThan31~0_combout\ & \u_vga|LessThan9~0_combout\))) # (!\u_vga|vga_gen~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~0_combout\,
	datab => \u_vga|vga_gen~57_combout\,
	datac => \u_vga|LessThan31~0_combout\,
	datad => \u_vga|LessThan9~0_combout\,
	combout => \u_vga|v_cnt[9]~1_combout\);

-- Location: FF_X27_Y16_N25
\u_vga|v_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~9_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(0));

-- Location: LCCOMB_X28_Y16_N8
\u_vga|Add39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~2_combout\ = (\u_vga|v_cnt\(1) & (!\u_vga|Add39~1\)) # (!\u_vga|v_cnt\(1) & ((\u_vga|Add39~1\) # (GND)))
-- \u_vga|Add39~3\ = CARRY((!\u_vga|Add39~1\) # (!\u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add39~1\,
	combout => \u_vga|Add39~2_combout\,
	cout => \u_vga|Add39~3\);

-- Location: LCCOMB_X28_Y16_N30
\u_vga|v_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~11_combout\ = (\u_vga|Add39~2_combout\ & \u_vga|vga_gen~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add39~2_combout\,
	datad => \u_vga|vga_gen~57_combout\,
	combout => \u_vga|v_cnt~11_combout\);

-- Location: FF_X28_Y16_N31
\u_vga|v_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~11_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(1));

-- Location: LCCOMB_X28_Y16_N10
\u_vga|Add39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~4_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|Add39~3\ $ (GND))) # (!\u_vga|v_cnt\(2) & (!\u_vga|Add39~3\ & VCC))
-- \u_vga|Add39~5\ = CARRY((\u_vga|v_cnt\(2) & !\u_vga|Add39~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add39~3\,
	combout => \u_vga|Add39~4_combout\,
	cout => \u_vga|Add39~5\);

-- Location: LCCOMB_X28_Y16_N28
\u_vga|v_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~10_combout\ = (\u_vga|vga_gen~57_combout\ & \u_vga|Add39~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~57_combout\,
	datad => \u_vga|Add39~4_combout\,
	combout => \u_vga|v_cnt~10_combout\);

-- Location: FF_X28_Y16_N29
\u_vga|v_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~10_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(2));

-- Location: LCCOMB_X28_Y16_N12
\u_vga|Add39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~6_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|Add39~5\)) # (!\u_vga|v_cnt\(3) & ((\u_vga|Add39~5\) # (GND)))
-- \u_vga|Add39~7\ = CARRY((!\u_vga|Add39~5\) # (!\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add39~5\,
	combout => \u_vga|Add39~6_combout\,
	cout => \u_vga|Add39~7\);

-- Location: LCCOMB_X27_Y16_N2
\u_vga|v_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~6_combout\ = (\u_vga|Add39~6_combout\ & \u_vga|vga_gen~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add39~6_combout\,
	datad => \u_vga|vga_gen~57_combout\,
	combout => \u_vga|v_cnt~6_combout\);

-- Location: FF_X27_Y16_N3
\u_vga|v_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~6_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(3));

-- Location: LCCOMB_X28_Y16_N14
\u_vga|Add39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~8_combout\ = (\u_vga|v_cnt\(4) & (\u_vga|Add39~7\ $ (GND))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add39~7\ & VCC))
-- \u_vga|Add39~9\ = CARRY((\u_vga|v_cnt\(4) & !\u_vga|Add39~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add39~7\,
	combout => \u_vga|Add39~8_combout\,
	cout => \u_vga|Add39~9\);

-- Location: LCCOMB_X28_Y16_N4
\u_vga|v_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~7_combout\ = (\u_vga|Add39~8_combout\ & \u_vga|vga_gen~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add39~8_combout\,
	datad => \u_vga|vga_gen~57_combout\,
	combout => \u_vga|v_cnt~7_combout\);

-- Location: FF_X28_Y16_N5
\u_vga|v_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~7_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(4));

-- Location: LCCOMB_X28_Y16_N16
\u_vga|Add39~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~10_combout\ = (\u_vga|v_cnt\(5) & (!\u_vga|Add39~9\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add39~9\) # (GND)))
-- \u_vga|Add39~11\ = CARRY((!\u_vga|Add39~9\) # (!\u_vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add39~9\,
	combout => \u_vga|Add39~10_combout\,
	cout => \u_vga|Add39~11\);

-- Location: LCCOMB_X28_Y16_N0
\u_vga|v_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~0_combout\ = (\u_vga|vga_gen~57_combout\ & \u_vga|Add39~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~57_combout\,
	datad => \u_vga|Add39~10_combout\,
	combout => \u_vga|v_cnt~0_combout\);

-- Location: FF_X28_Y16_N1
\u_vga|v_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~0_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(5));

-- Location: LCCOMB_X28_Y16_N18
\u_vga|Add39~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~12_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|Add39~11\ $ (GND))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add39~11\ & VCC))
-- \u_vga|Add39~13\ = CARRY((\u_vga|v_cnt\(6) & !\u_vga|Add39~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|Add39~11\,
	combout => \u_vga|Add39~12_combout\,
	cout => \u_vga|Add39~13\);

-- Location: LCCOMB_X28_Y16_N2
\u_vga|v_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~2_combout\ = (\u_vga|vga_gen~57_combout\ & \u_vga|Add39~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~57_combout\,
	datad => \u_vga|Add39~12_combout\,
	combout => \u_vga|v_cnt~2_combout\);

-- Location: FF_X28_Y16_N3
\u_vga|v_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~2_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(6));

-- Location: LCCOMB_X28_Y16_N20
\u_vga|Add39~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~14_combout\ = (\u_vga|v_cnt\(7) & (!\u_vga|Add39~13\)) # (!\u_vga|v_cnt\(7) & ((\u_vga|Add39~13\) # (GND)))
-- \u_vga|Add39~15\ = CARRY((!\u_vga|Add39~13\) # (!\u_vga|v_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|Add39~13\,
	combout => \u_vga|Add39~14_combout\,
	cout => \u_vga|Add39~15\);

-- Location: LCCOMB_X27_Y16_N20
\u_vga|v_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~3_combout\ = (\u_vga|Add39~14_combout\ & \u_vga|vga_gen~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add39~14_combout\,
	datad => \u_vga|vga_gen~57_combout\,
	combout => \u_vga|v_cnt~3_combout\);

-- Location: FF_X27_Y16_N21
\u_vga|v_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~3_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(7));

-- Location: LCCOMB_X28_Y16_N22
\u_vga|Add39~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~16_combout\ = (\u_vga|v_cnt\(8) & (\u_vga|Add39~15\ $ (GND))) # (!\u_vga|v_cnt\(8) & (!\u_vga|Add39~15\ & VCC))
-- \u_vga|Add39~17\ = CARRY((\u_vga|v_cnt\(8) & !\u_vga|Add39~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|Add39~15\,
	combout => \u_vga|Add39~16_combout\,
	cout => \u_vga|Add39~17\);

-- Location: LCCOMB_X27_Y16_N16
\u_vga|v_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt~5_combout\ = (\u_vga|vga_gen~57_combout\ & \u_vga|Add39~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~57_combout\,
	datad => \u_vga|Add39~16_combout\,
	combout => \u_vga|v_cnt~5_combout\);

-- Location: FF_X27_Y16_N17
\u_vga|v_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt~5_combout\,
	ena => \u_vga|v_cnt[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(8));

-- Location: LCCOMB_X28_Y18_N0
\u_vga|vga_gen~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~54_combout\ = (!\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(0) & !\u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(0),
	datac => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~54_combout\);

-- Location: LCCOMB_X28_Y18_N16
\u_vga|vga_gen~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~4_combout\ = (!\u_vga|v_cnt\(6) & !\u_vga|v_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~4_combout\);

-- Location: LCCOMB_X28_Y18_N2
\u_vga|vga_gen~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~55_combout\ = (\u_vga|vga_gen~4_combout\ & (((\u_vga|vga_gen~54_combout\) # (!\u_vga|v_cnt\(3))) # (!\u_vga|v_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|vga_gen~54_combout\,
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|vga_gen~4_combout\,
	combout => \u_vga|vga_gen~55_combout\);

-- Location: LCCOMB_X27_Y16_N26
\u_vga|vga_gen~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~56_combout\ = ((!\u_vga|v_cnt\(8) & ((\u_vga|vga_gen~55_combout\) # (!\u_vga|v_cnt\(7))))) # (!\u_vga|v_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|vga_gen~55_combout\,
	combout => \u_vga|vga_gen~56_combout\);

-- Location: LCCOMB_X23_Y23_N8
\u_vga|vga_gen~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~12_combout\ = (!\u_vga|h_cnt\(8) & !\u_vga|h_cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datac => \u_vga|h_cnt\(9),
	combout => \u_vga|vga_gen~12_combout\);

-- Location: LCCOMB_X27_Y16_N8
\u_vga|LessThan31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan31~1_combout\ = (\u_vga|vga_gen~12_combout\ & (!\u_vga|h_cnt\(4) & (!\u_vga|LessThan31~0_combout\ & \u_vga|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~12_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|LessThan31~0_combout\,
	datad => \u_vga|LessThan9~0_combout\,
	combout => \u_vga|LessThan31~1_combout\);

-- Location: LCCOMB_X28_Y16_N24
\u_vga|Add39~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~18_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|Add39~17\)) # (!\u_vga|v_cnt\(9) & ((\u_vga|Add39~17\) # (GND)))
-- \u_vga|Add39~19\ = CARRY((!\u_vga|Add39~17\) # (!\u_vga|v_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|Add39~17\,
	combout => \u_vga|Add39~18_combout\,
	cout => \u_vga|Add39~19\);

-- Location: LCCOMB_X28_Y16_N26
\u_vga|Add39~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add39~20_combout\ = \u_vga|Add39~19\ $ (!\u_vga|v_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|v_cnt\(10),
	cin => \u_vga|Add39~19\,
	combout => \u_vga|Add39~20_combout\);

-- Location: LCCOMB_X27_Y16_N14
\u_vga|v_cnt[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[10]~8_combout\ = (\u_vga|vga_gen~57_combout\ & ((\u_vga|Equal30~1_combout\ & (\u_vga|v_cnt\(10))) # (!\u_vga|Equal30~1_combout\ & ((\u_vga|Add39~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~1_combout\,
	datab => \u_vga|vga_gen~57_combout\,
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|Add39~20_combout\,
	combout => \u_vga|v_cnt[10]~8_combout\);

-- Location: FF_X27_Y16_N15
\u_vga|v_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[10]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(10));

-- Location: LCCOMB_X27_Y16_N28
\u_vga|vga_gen~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~57_combout\ = ((\u_vga|LessThan31~1_combout\) # ((\u_vga|vga_gen~56_combout\ & !\u_vga|v_cnt\(10)))) # (!\u_vga|h_cnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~56_combout\,
	datab => \u_vga|h_cnt\(10),
	datac => \u_vga|LessThan31~1_combout\,
	datad => \u_vga|v_cnt\(10),
	combout => \u_vga|vga_gen~57_combout\);

-- Location: LCCOMB_X27_Y16_N22
\u_vga|v_cnt[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|v_cnt[9]~4_combout\ = (\u_vga|vga_gen~57_combout\ & ((\u_vga|Equal30~1_combout\ & (\u_vga|v_cnt\(9))) # (!\u_vga|Equal30~1_combout\ & ((\u_vga|Add39~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal30~1_combout\,
	datab => \u_vga|vga_gen~57_combout\,
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|Add39~18_combout\,
	combout => \u_vga|v_cnt[9]~4_combout\);

-- Location: FF_X27_Y16_N23
\u_vga|v_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_cnt\(9));

-- Location: LCCOMB_X25_Y18_N24
\u_vga|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~0_combout\ = (\u_vga|v_cnt\(6) & ((\u_vga|v_cnt\(5)) # ((\u_vga|v_cnt\(4) & \u_vga|v_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|LessThan6~0_combout\);

-- Location: LCCOMB_X27_Y16_N4
\u_vga|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~1_combout\ = (\u_vga|v_cnt\(8)) # (\u_vga|v_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(8),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|LessThan6~1_combout\);

-- Location: LCCOMB_X27_Y17_N12
\u_vga|LessThan6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan6~2_combout\ = (!\u_vga|v_cnt\(10) & (((!\u_vga|LessThan6~0_combout\ & !\u_vga|LessThan6~1_combout\)) # (!\u_vga|v_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|LessThan6~0_combout\,
	datad => \u_vga|LessThan6~1_combout\,
	combout => \u_vga|LessThan6~2_combout\);

-- Location: FF_X27_Y17_N13
\u_vga|vertical_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|vertical_en~q\);

-- Location: LCCOMB_X27_Y17_N24
\u_vga|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan9~1_combout\ = (!\u_vga|h_cnt\(10) & (((\u_vga|LessThan9~0_combout\) # (!\u_vga|h_cnt\(8))) # (!\u_vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|LessThan9~0_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|LessThan9~1_combout\);

-- Location: FF_X27_Y17_N25
\u_vga|horizontal_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|LessThan9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|horizontal_en~q\);

-- Location: LCCOMB_X27_Y17_N0
\u_vga|video_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|video_en~0_combout\ = (\u_vga|vertical_en~q\ & \u_vga|horizontal_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vertical_en~q\,
	datab => \u_vga|horizontal_en~q\,
	combout => \u_vga|video_en~0_combout\);

-- Location: FF_X27_Y17_N1
\u_vga|video_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|video_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|video_en~q\);

-- Location: LCCOMB_X25_Y17_N14
\u_vga|Add37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~1_cout\ = CARRY(\u_vga|h_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cout => \u_vga|Add37~1_cout\);

-- Location: LCCOMB_X25_Y17_N16
\u_vga|Add37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~2_combout\ = (\u_vga|h_cnt\(2) & (\u_vga|Add37~1_cout\ & VCC)) # (!\u_vga|h_cnt\(2) & (!\u_vga|Add37~1_cout\))
-- \u_vga|Add37~3\ = CARRY((!\u_vga|h_cnt\(2) & !\u_vga|Add37~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add37~1_cout\,
	combout => \u_vga|Add37~2_combout\,
	cout => \u_vga|Add37~3\);

-- Location: LCCOMB_X25_Y17_N18
\u_vga|Add37~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~4_combout\ = (\u_vga|h_cnt\(3) & (\u_vga|Add37~3\ $ (GND))) # (!\u_vga|h_cnt\(3) & (!\u_vga|Add37~3\ & VCC))
-- \u_vga|Add37~5\ = CARRY((\u_vga|h_cnt\(3) & !\u_vga|Add37~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add37~3\,
	combout => \u_vga|Add37~4_combout\,
	cout => \u_vga|Add37~5\);

-- Location: LCCOMB_X25_Y17_N6
\u_vga|vga_gen~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~32_combout\ = (!\u_vga|h_cnt\(0) & (!\u_vga|Add37~4_combout\ & (\u_vga|h_cnt\(1) & !\u_vga|Add37~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Add37~4_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Add37~2_combout\,
	combout => \u_vga|vga_gen~32_combout\);

-- Location: LCCOMB_X25_Y17_N0
\u_vga|vga_gen~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~33_combout\ = (!\u_vga|h_cnt\(5) & (((!\u_vga|h_cnt\(4)) # (!\u_vga|h_cnt\(2))) # (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|vga_gen~33_combout\);

-- Location: LCCOMB_X25_Y17_N2
\u_vga|LessThan25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan25~0_combout\ = (!\u_vga|h_cnt\(4) & (((!\u_vga|h_cnt\(1) & !\u_vga|h_cnt\(2))) # (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|LessThan25~0_combout\);

-- Location: LCCOMB_X25_Y17_N8
\u_vga|vga_gen~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~30_combout\ = (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(9) & (!\u_vga|h_cnt\(7) & !\u_vga|h_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(10),
	combout => \u_vga|vga_gen~30_combout\);

-- Location: LCCOMB_X25_Y17_N12
\u_vga|vga_gen~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~31_combout\ = (\u_vga|vga_gen~30_combout\ & ((\u_vga|h_cnt\(6)) # ((\u_vga|h_cnt\(5)) # (!\u_vga|LessThan25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|LessThan25~0_combout\,
	datac => \u_vga|vga_gen~30_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|vga_gen~31_combout\);

-- Location: LCCOMB_X25_Y17_N10
\u_vga|vga_gen~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~34_combout\ = (\u_vga|vga_gen~32_combout\ & (\u_vga|vga_gen~31_combout\ & ((\u_vga|vga_gen~33_combout\) # (!\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~32_combout\,
	datab => \u_vga|vga_gen~33_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|vga_gen~31_combout\,
	combout => \u_vga|vga_gen~34_combout\);

-- Location: LCCOMB_X25_Y17_N4
\u_vga|vga_gen~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~35_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(1)) # (\u_vga|h_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|vga_gen~35_combout\);

-- Location: LCCOMB_X25_Y17_N26
\u_vga|vga_gen~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~36_combout\ = ((\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(5)) # (\u_vga|vga_gen~35_combout\)))) # (!\u_vga|vga_gen~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|vga_gen~35_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|vga_gen~31_combout\,
	combout => \u_vga|vga_gen~36_combout\);

-- Location: LCCOMB_X28_Y17_N10
\u_vga|green_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~5_combout\ = (!\u_vga|vga_gen~34_combout\ & \u_vga|vga_gen~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|vga_gen~34_combout\,
	datad => \u_vga|vga_gen~36_combout\,
	combout => \u_vga|green_signal~5_combout\);

-- Location: LCCOMB_X26_Y16_N4
\u_vga|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal1~0_combout\ = (\u_vga|h_cnt\(9) & (!\u_vga|h_cnt\(10) & \u_vga|h_cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|h_cnt\(10),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y16_N10
\u_vga|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal1~1_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|LessThan31~0_combout\ & (\u_vga|Equal1~0_combout\ & \u_vga|LessThan9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|LessThan31~0_combout\,
	datac => \u_vga|Equal1~0_combout\,
	datad => \u_vga|LessThan9~0_combout\,
	combout => \u_vga|Equal1~1_combout\);

-- Location: LCCOMB_X27_Y17_N22
\u_vga|vga_gen~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~24_combout\ = (!\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(10) & \u_vga|v_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|vga_gen~24_combout\);

-- Location: LCCOMB_X28_Y18_N26
\u_vga|vga_gen~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~27_combout\ = (\u_vga|v_cnt\(4) & (!\u_vga|v_cnt\(6) & (\u_vga|v_cnt\(3) & !\u_vga|v_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~27_combout\);

-- Location: LCCOMB_X28_Y18_N28
\u_vga|vga_gen~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~17_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(0) & \u_vga|v_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(0),
	datac => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~17_combout\);

-- Location: LCCOMB_X28_Y18_N20
\u_vga|vga_gen~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~28_combout\ = (\u_vga|Equal1~1_combout\ & (\u_vga|vga_gen~24_combout\ & (\u_vga|vga_gen~27_combout\ & \u_vga|vga_gen~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~1_combout\,
	datab => \u_vga|vga_gen~24_combout\,
	datac => \u_vga|vga_gen~27_combout\,
	datad => \u_vga|vga_gen~17_combout\,
	combout => \u_vga|vga_gen~28_combout\);

-- Location: LCCOMB_X24_Y18_N8
\u_vga|current_missile_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~11_combout\ = (\u_vga|vga_gen~74_combout\ & (!\u_vga|Add36~0_combout\)) # (!\u_vga|vga_gen~74_combout\ & (((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~0_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(3),
	datad => \u_vga|vga_gen~74_combout\,
	combout => \u_vga|current_missile_line~11_combout\);

-- Location: FF_X24_Y18_N9
\u_vga|current_missile_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~11_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(3));

-- Location: LCCOMB_X24_Y18_N10
\u_vga|Add36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~0_combout\ = (((\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(3))))
-- \u_vga|Add36~1\ = CARRY((\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(3),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	combout => \u_vga|Add36~0_combout\,
	cout => \u_vga|Add36~1\);

-- Location: LCCOMB_X24_Y18_N2
\u_vga|current_missile_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~12_combout\ = (\u_vga|vga_gen~74_combout\ & (!\u_vga|Add36~2_combout\)) # (!\u_vga|vga_gen~74_combout\ & (((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~2_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(4),
	datad => \u_vga|vga_gen~74_combout\,
	combout => \u_vga|current_missile_line~12_combout\);

-- Location: FF_X24_Y18_N3
\u_vga|current_missile_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~12_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(4));

-- Location: LCCOMB_X24_Y18_N12
\u_vga|Add36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~2_combout\ = (\u_vga|vga_gen~28_combout\ & (((!\u_vga|Add36~1\)))) # (!\u_vga|vga_gen~28_combout\ & ((\u_vga|current_missile_line\(4) & ((\u_vga|Add36~1\) # (GND))) # (!\u_vga|current_missile_line\(4) & (!\u_vga|Add36~1\))))
-- \u_vga|Add36~3\ = CARRY(((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(4))) # (!\u_vga|Add36~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~28_combout\,
	datab => \u_vga|current_missile_line\(4),
	datad => VCC,
	cin => \u_vga|Add36~1\,
	combout => \u_vga|Add36~2_combout\,
	cout => \u_vga|Add36~3\);

-- Location: LCCOMB_X25_Y18_N26
\u_vga|vga_gen~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~70_combout\ = (\u_vga|Add36~0_combout\ & (\u_vga|v_cnt\(3) & (\u_vga|Add36~2_combout\ $ (!\u_vga|v_cnt\(4))))) # (!\u_vga|Add36~0_combout\ & (!\u_vga|v_cnt\(3) & (\u_vga|Add36~2_combout\ $ (!\u_vga|v_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~0_combout\,
	datab => \u_vga|Add36~2_combout\,
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~70_combout\);

-- Location: LCCOMB_X24_Y18_N4
\u_vga|current_missile_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~6_combout\ = (\u_vga|vga_gen~74_combout\ & (\u_vga|Add36~4_combout\)) # (!\u_vga|vga_gen~74_combout\ & (((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~4_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(5),
	datad => \u_vga|vga_gen~74_combout\,
	combout => \u_vga|current_missile_line~6_combout\);

-- Location: FF_X24_Y18_N5
\u_vga|current_missile_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(5));

-- Location: LCCOMB_X24_Y18_N14
\u_vga|Add36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~4_combout\ = (\u_vga|Add36~3\ & (\u_vga|current_missile_line\(5) & (!\u_vga|vga_gen~28_combout\ & VCC))) # (!\u_vga|Add36~3\ & ((((\u_vga|current_missile_line\(5) & !\u_vga|vga_gen~28_combout\)))))
-- \u_vga|Add36~5\ = CARRY((\u_vga|current_missile_line\(5) & (!\u_vga|vga_gen~28_combout\ & !\u_vga|Add36~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(5),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add36~3\,
	combout => \u_vga|Add36~4_combout\,
	cout => \u_vga|Add36~5\);

-- Location: LCCOMB_X25_Y18_N28
\u_vga|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal28~0_combout\ = \u_vga|Add36~4_combout\ $ (\u_vga|v_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~4_combout\,
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|Equal28~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\u_vga|current_missile_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~7_combout\ = (\u_vga|vga_gen~74_combout\ & (((\u_vga|Add36~6_combout\)))) # (!\u_vga|vga_gen~74_combout\ & (!\u_vga|vga_gen~28_combout\ & (\u_vga|current_missile_line\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~74_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(6),
	datad => \u_vga|Add36~6_combout\,
	combout => \u_vga|current_missile_line~7_combout\);

-- Location: FF_X24_Y18_N31
\u_vga|current_missile_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(6));

-- Location: LCCOMB_X24_Y18_N16
\u_vga|Add36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~6_combout\ = (\u_vga|Add36~5\ & (((\u_vga|vga_gen~28_combout\)) # (!\u_vga|current_missile_line\(6)))) # (!\u_vga|Add36~5\ & (((\u_vga|current_missile_line\(6) & !\u_vga|vga_gen~28_combout\)) # (GND)))
-- \u_vga|Add36~7\ = CARRY(((\u_vga|vga_gen~28_combout\) # (!\u_vga|Add36~5\)) # (!\u_vga|current_missile_line\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(6),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add36~5\,
	combout => \u_vga|Add36~6_combout\,
	cout => \u_vga|Add36~7\);

-- Location: LCCOMB_X25_Y18_N30
\u_vga|vga_gen~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~71_combout\ = (\u_vga|vga_gen~70_combout\ & (!\u_vga|Equal28~0_combout\ & (\u_vga|Add36~6_combout\ $ (!\u_vga|v_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~70_combout\,
	datab => \u_vga|Equal28~0_combout\,
	datac => \u_vga|Add36~6_combout\,
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|vga_gen~71_combout\);

-- Location: LCCOMB_X24_Y18_N18
\u_vga|Add36~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~8_combout\ = (\u_vga|Add36~7\ & (((\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(7))))) # (!\u_vga|Add36~7\ & ((((\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(7))))))
-- \u_vga|Add36~9\ = CARRY((!\u_vga|Add36~7\ & ((\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(7),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add36~7\,
	combout => \u_vga|Add36~8_combout\,
	cout => \u_vga|Add36~9\);

-- Location: LCCOMB_X24_Y18_N26
\u_vga|current_missile_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~9_combout\ = (\u_vga|vga_gen~74_combout\ & (!\u_vga|Add36~8_combout\)) # (!\u_vga|vga_gen~74_combout\ & (((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~8_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(7),
	datad => \u_vga|vga_gen~74_combout\,
	combout => \u_vga|current_missile_line~9_combout\);

-- Location: FF_X24_Y18_N27
\u_vga|current_missile_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~9_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(7));

-- Location: LCCOMB_X24_Y18_N20
\u_vga|Add36~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~10_combout\ = (\u_vga|Add36~9\ & (((\u_vga|vga_gen~28_combout\)) # (!\u_vga|current_missile_line\(8)))) # (!\u_vga|Add36~9\ & (((\u_vga|current_missile_line\(8) & !\u_vga|vga_gen~28_combout\)) # (GND)))
-- \u_vga|Add36~11\ = CARRY(((\u_vga|vga_gen~28_combout\) # (!\u_vga|Add36~9\)) # (!\u_vga|current_missile_line\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(8),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add36~9\,
	combout => \u_vga|Add36~10_combout\,
	cout => \u_vga|Add36~11\);

-- Location: LCCOMB_X25_Y18_N0
\u_vga|vga_gen~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~72_combout\ = (\u_vga|v_cnt\(7) & (\u_vga|Add36~8_combout\ & (\u_vga|Add36~10_combout\ $ (!\u_vga|v_cnt\(8))))) # (!\u_vga|v_cnt\(7) & (!\u_vga|Add36~8_combout\ & (\u_vga|Add36~10_combout\ $ (!\u_vga|v_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|Add36~10_combout\,
	datac => \u_vga|v_cnt\(8),
	datad => \u_vga|Add36~8_combout\,
	combout => \u_vga|vga_gen~72_combout\);

-- Location: LCCOMB_X28_Y18_N22
\u_vga|vga_gen~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~76_combout\ = (\u_vga|Equal1~1_combout\ & (\u_vga|v_cnt\(0) & (\u_vga|v_cnt\(1) & \u_vga|v_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~1_combout\,
	datab => \u_vga|v_cnt\(0),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~76_combout\);

-- Location: LCCOMB_X24_Y18_N22
\u_vga|Add36~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~12_combout\ = (\u_vga|Add36~11\ & (\u_vga|current_missile_line\(9) & (!\u_vga|vga_gen~28_combout\ & VCC))) # (!\u_vga|Add36~11\ & ((((\u_vga|current_missile_line\(9) & !\u_vga|vga_gen~28_combout\)))))
-- \u_vga|Add36~13\ = CARRY((\u_vga|current_missile_line\(9) & (!\u_vga|vga_gen~28_combout\ & !\u_vga|Add36~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(9),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add36~11\,
	combout => \u_vga|Add36~12_combout\,
	cout => \u_vga|Add36~13\);

-- Location: LCCOMB_X24_Y18_N24
\u_vga|Add36~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add36~14_combout\ = \u_vga|Add36~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add36~13\,
	combout => \u_vga|Add36~14_combout\);

-- Location: LCCOMB_X25_Y18_N18
\u_vga|vga_gen~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~73_combout\ = (\u_vga|Add36~12_combout\ & (\u_vga|v_cnt\(9) & (\u_vga|v_cnt\(10) $ (!\u_vga|Add36~14_combout\)))) # (!\u_vga|Add36~12_combout\ & (!\u_vga|v_cnt\(9) & (\u_vga|v_cnt\(10) $ (!\u_vga|Add36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~12_combout\,
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|Add36~14_combout\,
	combout => \u_vga|vga_gen~73_combout\);

-- Location: LCCOMB_X25_Y18_N20
\u_vga|vga_gen~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~74_combout\ = (\u_vga|vga_gen~71_combout\ & (\u_vga|vga_gen~72_combout\ & (\u_vga|vga_gen~76_combout\ & \u_vga|vga_gen~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~71_combout\,
	datab => \u_vga|vga_gen~72_combout\,
	datac => \u_vga|vga_gen~76_combout\,
	datad => \u_vga|vga_gen~73_combout\,
	combout => \u_vga|vga_gen~74_combout\);

-- Location: LCCOMB_X24_Y18_N0
\u_vga|current_missile_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~8_combout\ = (\u_vga|vga_gen~74_combout\ & (((\u_vga|Add36~10_combout\)))) # (!\u_vga|vga_gen~74_combout\ & (!\u_vga|vga_gen~28_combout\ & (\u_vga|current_missile_line\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~74_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(8),
	datad => \u_vga|Add36~10_combout\,
	combout => \u_vga|current_missile_line~8_combout\);

-- Location: FF_X24_Y18_N1
\u_vga|current_missile_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(8));

-- Location: LCCOMB_X24_Y18_N28
\u_vga|current_missile_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~10_combout\ = (\u_vga|vga_gen~74_combout\ & (\u_vga|Add36~12_combout\)) # (!\u_vga|vga_gen~74_combout\ & (((!\u_vga|vga_gen~28_combout\ & \u_vga|current_missile_line\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~12_combout\,
	datab => \u_vga|vga_gen~28_combout\,
	datac => \u_vga|current_missile_line\(9),
	datad => \u_vga|vga_gen~74_combout\,
	combout => \u_vga|current_missile_line~10_combout\);

-- Location: FF_X24_Y18_N29
\u_vga|current_missile_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile_line~10_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile_line\(9));

-- Location: LCCOMB_X25_Y19_N30
\u_vga|current_missile_line~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~4_combout\ = (\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|current_missile_line\(3),
	datad => \u_vga|vga_gen~28_combout\,
	combout => \u_vga|current_missile_line~4_combout\);

-- Location: LCCOMB_X24_Y18_N6
\u_vga|current_missile_line~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile_line~5_combout\ = (\u_vga|vga_gen~28_combout\) # (!\u_vga|current_missile_line\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_missile_line\(4),
	datad => \u_vga|vga_gen~28_combout\,
	combout => \u_vga|current_missile_line~5_combout\);

-- Location: LCCOMB_X25_Y19_N16
\u_vga|Add35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~0_combout\ = (\u_vga|current_missile_line~4_combout\ & (\u_vga|current_missile_line~5_combout\ $ (VCC))) # (!\u_vga|current_missile_line~4_combout\ & (\u_vga|current_missile_line~5_combout\ & VCC))
-- \u_vga|Add35~1\ = CARRY((\u_vga|current_missile_line~4_combout\ & \u_vga|current_missile_line~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line~4_combout\,
	datab => \u_vga|current_missile_line~5_combout\,
	datad => VCC,
	combout => \u_vga|Add35~0_combout\,
	cout => \u_vga|Add35~1\);

-- Location: LCCOMB_X25_Y19_N18
\u_vga|Add35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~2_combout\ = (\u_vga|Add35~1\ & (((\u_vga|vga_gen~28_combout\)) # (!\u_vga|current_missile_line\(5)))) # (!\u_vga|Add35~1\ & (((\u_vga|current_missile_line\(5) & !\u_vga|vga_gen~28_combout\)) # (GND)))
-- \u_vga|Add35~3\ = CARRY(((\u_vga|vga_gen~28_combout\) # (!\u_vga|Add35~1\)) # (!\u_vga|current_missile_line\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(5),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add35~1\,
	combout => \u_vga|Add35~2_combout\,
	cout => \u_vga|Add35~3\);

-- Location: LCCOMB_X25_Y19_N20
\u_vga|Add35~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~4_combout\ = (\u_vga|Add35~3\ & (\u_vga|current_missile_line\(6) & (!\u_vga|vga_gen~28_combout\ & VCC))) # (!\u_vga|Add35~3\ & ((((\u_vga|current_missile_line\(6) & !\u_vga|vga_gen~28_combout\)))))
-- \u_vga|Add35~5\ = CARRY((\u_vga|current_missile_line\(6) & (!\u_vga|vga_gen~28_combout\ & !\u_vga|Add35~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(6),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add35~3\,
	combout => \u_vga|Add35~4_combout\,
	cout => \u_vga|Add35~5\);

-- Location: LCCOMB_X25_Y19_N22
\u_vga|Add35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~6_combout\ = (\u_vga|current_missile_line\(7) & ((\u_vga|vga_gen~28_combout\ & (!\u_vga|Add35~5\)) # (!\u_vga|vga_gen~28_combout\ & ((\u_vga|Add35~5\) # (GND))))) # (!\u_vga|current_missile_line\(7) & (((!\u_vga|Add35~5\))))
-- \u_vga|Add35~7\ = CARRY(((\u_vga|current_missile_line\(7) & !\u_vga|vga_gen~28_combout\)) # (!\u_vga|Add35~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(7),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add35~5\,
	combout => \u_vga|Add35~6_combout\,
	cout => \u_vga|Add35~7\);

-- Location: LCCOMB_X25_Y19_N24
\u_vga|Add35~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~8_combout\ = (\u_vga|Add35~7\ & (\u_vga|current_missile_line\(8) & (!\u_vga|vga_gen~28_combout\ & VCC))) # (!\u_vga|Add35~7\ & ((((\u_vga|current_missile_line\(8) & !\u_vga|vga_gen~28_combout\)))))
-- \u_vga|Add35~9\ = CARRY((\u_vga|current_missile_line\(8) & (!\u_vga|vga_gen~28_combout\ & !\u_vga|Add35~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(8),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add35~7\,
	combout => \u_vga|Add35~8_combout\,
	cout => \u_vga|Add35~9\);

-- Location: LCCOMB_X25_Y19_N26
\u_vga|Add35~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~10_combout\ = (\u_vga|Add35~9\ & (((\u_vga|vga_gen~28_combout\)) # (!\u_vga|current_missile_line\(9)))) # (!\u_vga|Add35~9\ & (((\u_vga|current_missile_line\(9) & !\u_vga|vga_gen~28_combout\)) # (GND)))
-- \u_vga|Add35~11\ = CARRY(((\u_vga|vga_gen~28_combout\) # (!\u_vga|Add35~9\)) # (!\u_vga|current_missile_line\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(9),
	datab => \u_vga|vga_gen~28_combout\,
	datad => VCC,
	cin => \u_vga|Add35~9\,
	combout => \u_vga|Add35~10_combout\,
	cout => \u_vga|Add35~11\);

-- Location: LCCOMB_X25_Y19_N28
\u_vga|Add35~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add35~12_combout\ = !\u_vga|Add35~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add35~11\,
	combout => \u_vga|Add35~12_combout\);

-- Location: LCCOMB_X25_Y19_N0
\u_vga|LessThan21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~1_cout\ = CARRY((!\u_vga|current_missile_line~4_combout\ & !\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line~4_combout\,
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cout => \u_vga|LessThan21~1_cout\);

-- Location: LCCOMB_X25_Y19_N2
\u_vga|LessThan21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~3_cout\ = CARRY((\u_vga|v_cnt\(4) & ((!\u_vga|LessThan21~1_cout\) # (!\u_vga|Add35~0_combout\))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add35~0_combout\ & !\u_vga|LessThan21~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|Add35~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan21~1_cout\,
	cout => \u_vga|LessThan21~3_cout\);

-- Location: LCCOMB_X25_Y19_N4
\u_vga|LessThan21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~5_cout\ = CARRY((\u_vga|v_cnt\(5) & (\u_vga|Add35~2_combout\ & !\u_vga|LessThan21~3_cout\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add35~2_combout\) # (!\u_vga|LessThan21~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|Add35~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan21~3_cout\,
	cout => \u_vga|LessThan21~5_cout\);

-- Location: LCCOMB_X25_Y19_N6
\u_vga|LessThan21~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~7_cout\ = CARRY((\u_vga|v_cnt\(6) & ((!\u_vga|LessThan21~5_cout\) # (!\u_vga|Add35~4_combout\))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add35~4_combout\ & !\u_vga|LessThan21~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Add35~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan21~5_cout\,
	cout => \u_vga|LessThan21~7_cout\);

-- Location: LCCOMB_X25_Y19_N8
\u_vga|LessThan21~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~9_cout\ = CARRY((\u_vga|Add35~6_combout\ & ((!\u_vga|LessThan21~7_cout\) # (!\u_vga|v_cnt\(7)))) # (!\u_vga|Add35~6_combout\ & (!\u_vga|v_cnt\(7) & !\u_vga|LessThan21~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add35~6_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan21~7_cout\,
	cout => \u_vga|LessThan21~9_cout\);

-- Location: LCCOMB_X25_Y19_N10
\u_vga|LessThan21~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~11_cout\ = CARRY((\u_vga|Add35~8_combout\ & (\u_vga|v_cnt\(8) & !\u_vga|LessThan21~9_cout\)) # (!\u_vga|Add35~8_combout\ & ((\u_vga|v_cnt\(8)) # (!\u_vga|LessThan21~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add35~8_combout\,
	datab => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan21~9_cout\,
	cout => \u_vga|LessThan21~11_cout\);

-- Location: LCCOMB_X25_Y19_N12
\u_vga|LessThan21~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~13_cout\ = CARRY((\u_vga|Add35~10_combout\ & ((!\u_vga|LessThan21~11_cout\) # (!\u_vga|v_cnt\(9)))) # (!\u_vga|Add35~10_combout\ & (!\u_vga|v_cnt\(9) & !\u_vga|LessThan21~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add35~10_combout\,
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|LessThan21~11_cout\,
	cout => \u_vga|LessThan21~13_cout\);

-- Location: LCCOMB_X25_Y19_N14
\u_vga|LessThan21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan21~14_combout\ = (\u_vga|Add35~12_combout\ & ((\u_vga|LessThan21~13_cout\) # (!\u_vga|v_cnt\(10)))) # (!\u_vga|Add35~12_combout\ & (\u_vga|LessThan21~13_cout\ & !\u_vga|v_cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add35~12_combout\,
	datad => \u_vga|v_cnt\(10),
	cin => \u_vga|LessThan21~13_cout\,
	combout => \u_vga|LessThan21~14_combout\);

-- Location: LCCOMB_X25_Y18_N2
\u_vga|LessThan22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~1_cout\ = CARRY((!\u_vga|Add36~0_combout\ & \u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~0_combout\,
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cout => \u_vga|LessThan22~1_cout\);

-- Location: LCCOMB_X25_Y18_N4
\u_vga|LessThan22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~3_cout\ = CARRY((\u_vga|v_cnt\(4) & (\u_vga|Add36~2_combout\ & !\u_vga|LessThan22~1_cout\)) # (!\u_vga|v_cnt\(4) & ((\u_vga|Add36~2_combout\) # (!\u_vga|LessThan22~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|Add36~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan22~1_cout\,
	cout => \u_vga|LessThan22~3_cout\);

-- Location: LCCOMB_X25_Y18_N6
\u_vga|LessThan22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~5_cout\ = CARRY((\u_vga|Add36~4_combout\ & (\u_vga|v_cnt\(5) & !\u_vga|LessThan22~3_cout\)) # (!\u_vga|Add36~4_combout\ & ((\u_vga|v_cnt\(5)) # (!\u_vga|LessThan22~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~4_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan22~3_cout\,
	cout => \u_vga|LessThan22~5_cout\);

-- Location: LCCOMB_X25_Y18_N8
\u_vga|LessThan22~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~7_cout\ = CARRY((\u_vga|Add36~6_combout\ & ((!\u_vga|LessThan22~5_cout\) # (!\u_vga|v_cnt\(6)))) # (!\u_vga|Add36~6_combout\ & (!\u_vga|v_cnt\(6) & !\u_vga|LessThan22~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~6_combout\,
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan22~5_cout\,
	cout => \u_vga|LessThan22~7_cout\);

-- Location: LCCOMB_X25_Y18_N10
\u_vga|LessThan22~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~9_cout\ = CARRY((\u_vga|v_cnt\(7) & ((!\u_vga|LessThan22~7_cout\) # (!\u_vga|Add36~8_combout\))) # (!\u_vga|v_cnt\(7) & (!\u_vga|Add36~8_combout\ & !\u_vga|LessThan22~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|Add36~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan22~7_cout\,
	cout => \u_vga|LessThan22~9_cout\);

-- Location: LCCOMB_X25_Y18_N12
\u_vga|LessThan22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~11_cout\ = CARRY((\u_vga|v_cnt\(8) & (\u_vga|Add36~10_combout\ & !\u_vga|LessThan22~9_cout\)) # (!\u_vga|v_cnt\(8) & ((\u_vga|Add36~10_combout\) # (!\u_vga|LessThan22~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|Add36~10_combout\,
	datad => VCC,
	cin => \u_vga|LessThan22~9_cout\,
	cout => \u_vga|LessThan22~11_cout\);

-- Location: LCCOMB_X25_Y18_N14
\u_vga|LessThan22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~13_cout\ = CARRY((\u_vga|Add36~12_combout\ & (\u_vga|v_cnt\(9) & !\u_vga|LessThan22~11_cout\)) # (!\u_vga|Add36~12_combout\ & ((\u_vga|v_cnt\(9)) # (!\u_vga|LessThan22~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add36~12_combout\,
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|LessThan22~11_cout\,
	cout => \u_vga|LessThan22~13_cout\);

-- Location: LCCOMB_X25_Y18_N16
\u_vga|LessThan22~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan22~14_combout\ = (\u_vga|v_cnt\(10) & ((\u_vga|LessThan22~13_cout\) # (!\u_vga|Add36~14_combout\))) # (!\u_vga|v_cnt\(10) & (\u_vga|LessThan22~13_cout\ & !\u_vga|Add36~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	datad => \u_vga|Add36~14_combout\,
	cin => \u_vga|LessThan22~13_cout\,
	combout => \u_vga|LessThan22~14_combout\);

-- Location: LCCOMB_X28_Y17_N0
\u_vga|vga_gen~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~29_combout\ = (!\u_vga|LessThan21~14_combout\ & (\u_vga|LessThan9~1_combout\ & !\u_vga|LessThan22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan21~14_combout\,
	datac => \u_vga|LessThan9~1_combout\,
	datad => \u_vga|LessThan22~14_combout\,
	combout => \u_vga|vga_gen~29_combout\);

-- Location: LCCOMB_X19_Y23_N20
\u_vga|wait_read_mis~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wait_read_mis~0_combout\ = !\u_vga|read_mis~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|read_mis~q\,
	combout => \u_vga|wait_read_mis~0_combout\);

-- Location: LCCOMB_X27_Y26_N12
\u_vga|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~0_combout\ = \u_vga|cycle_cnt\(0) $ (VCC)
-- \u_vga|Add0~1\ = CARRY(\u_vga|cycle_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(0),
	datad => VCC,
	combout => \u_vga|Add0~0_combout\,
	cout => \u_vga|Add0~1\);

-- Location: LCCOMB_X27_Y26_N14
\u_vga|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~2_combout\ = (\u_vga|cycle_cnt\(1) & (!\u_vga|Add0~1\)) # (!\u_vga|cycle_cnt\(1) & ((\u_vga|Add0~1\) # (GND)))
-- \u_vga|Add0~3\ = CARRY((!\u_vga|Add0~1\) # (!\u_vga|cycle_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(1),
	datad => VCC,
	cin => \u_vga|Add0~1\,
	combout => \u_vga|Add0~2_combout\,
	cout => \u_vga|Add0~3\);

-- Location: LCCOMB_X29_Y16_N20
\u_vga|vga_gen~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~50_combout\ = (\u_vga|v_cnt\(0) & \u_vga|v_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|v_cnt\(0),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~50_combout\);

-- Location: LCCOMB_X29_Y16_N18
\u_vga|update_elements_position~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~0_combout\ = (\u_vga|v_cnt\(5) & (!\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(3) & \u_vga|vga_gen~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|vga_gen~50_combout\,
	combout => \u_vga|update_elements_position~0_combout\);

-- Location: LCCOMB_X27_Y16_N12
\u_vga|vga_gen~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~20_combout\ = (\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(10) & !\u_vga|v_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|vga_gen~20_combout\);

-- Location: LCCOMB_X29_Y16_N14
\u_vga|vga_gen~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~19_combout\ = (\u_vga|v_cnt\(6) & \u_vga|v_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(4),
	combout => \u_vga|vga_gen~19_combout\);

-- Location: LCCOMB_X30_Y16_N26
\u_vga|update_elements_position~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~1_combout\ = (\u_vga|Equal1~1_combout\ & (\u_vga|update_elements_position~0_combout\ & (\u_vga|vga_gen~20_combout\ & \u_vga|vga_gen~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~1_combout\,
	datab => \u_vga|update_elements_position~0_combout\,
	datac => \u_vga|vga_gen~20_combout\,
	datad => \u_vga|vga_gen~19_combout\,
	combout => \u_vga|update_elements_position~1_combout\);

-- Location: FF_X27_Y26_N15
\u_vga|cycle_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add0~2_combout\,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(1));

-- Location: LCCOMB_X27_Y26_N16
\u_vga|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~4_combout\ = (\u_vga|cycle_cnt\(2) & (\u_vga|Add0~3\ $ (GND))) # (!\u_vga|cycle_cnt\(2) & (!\u_vga|Add0~3\ & VCC))
-- \u_vga|Add0~5\ = CARRY((\u_vga|cycle_cnt\(2) & !\u_vga|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datad => VCC,
	cin => \u_vga|Add0~3\,
	combout => \u_vga|Add0~4_combout\,
	cout => \u_vga|Add0~5\);

-- Location: LCCOMB_X27_Y26_N8
\u_vga|cycle_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~2_combout\ = (!\u_vga|Equal13~1_combout\ & \u_vga|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Equal13~1_combout\,
	datad => \u_vga|Add0~4_combout\,
	combout => \u_vga|cycle_cnt~2_combout\);

-- Location: FF_X27_Y26_N9
\u_vga|cycle_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~2_combout\,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(2));

-- Location: LCCOMB_X27_Y26_N18
\u_vga|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~6_combout\ = (\u_vga|cycle_cnt\(3) & (!\u_vga|Add0~5\)) # (!\u_vga|cycle_cnt\(3) & ((\u_vga|Add0~5\) # (GND)))
-- \u_vga|Add0~7\ = CARRY((!\u_vga|Add0~5\) # (!\u_vga|cycle_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(3),
	datad => VCC,
	cin => \u_vga|Add0~5\,
	combout => \u_vga|Add0~6_combout\,
	cout => \u_vga|Add0~7\);

-- Location: FF_X27_Y26_N7
\u_vga|cycle_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add0~6_combout\,
	sload => VCC,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(3));

-- Location: LCCOMB_X27_Y26_N20
\u_vga|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~8_combout\ = (\u_vga|cycle_cnt\(4) & (\u_vga|Add0~7\ $ (GND))) # (!\u_vga|cycle_cnt\(4) & (!\u_vga|Add0~7\ & VCC))
-- \u_vga|Add0~9\ = CARRY((\u_vga|cycle_cnt\(4) & !\u_vga|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add0~7\,
	combout => \u_vga|Add0~8_combout\,
	cout => \u_vga|Add0~9\);

-- Location: FF_X27_Y26_N5
\u_vga|cycle_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|Add0~8_combout\,
	sload => VCC,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(4));

-- Location: LCCOMB_X27_Y26_N22
\u_vga|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~10_combout\ = (\u_vga|cycle_cnt\(5) & (!\u_vga|Add0~9\)) # (!\u_vga|cycle_cnt\(5) & ((\u_vga|Add0~9\) # (GND)))
-- \u_vga|Add0~11\ = CARRY((!\u_vga|Add0~9\) # (!\u_vga|cycle_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add0~9\,
	combout => \u_vga|Add0~10_combout\,
	cout => \u_vga|Add0~11\);

-- Location: LCCOMB_X27_Y26_N2
\u_vga|cycle_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~1_combout\ = (!\u_vga|Equal13~1_combout\ & \u_vga|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datad => \u_vga|Add0~10_combout\,
	combout => \u_vga|cycle_cnt~1_combout\);

-- Location: FF_X27_Y26_N3
\u_vga|cycle_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~1_combout\,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(5));

-- Location: LCCOMB_X27_Y26_N24
\u_vga|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add0~12_combout\ = \u_vga|Add0~11\ $ (!\u_vga|cycle_cnt\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|cycle_cnt\(6),
	cin => \u_vga|Add0~11\,
	combout => \u_vga|Add0~12_combout\);

-- Location: LCCOMB_X27_Y26_N0
\u_vga|cycle_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~0_combout\ = (\u_vga|Add0~12_combout\ & !\u_vga|Equal13~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add0~12_combout\,
	datac => \u_vga|Equal13~1_combout\,
	combout => \u_vga|cycle_cnt~0_combout\);

-- Location: FF_X27_Y26_N1
\u_vga|cycle_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|cycle_cnt~0_combout\,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(6));

-- Location: LCCOMB_X27_Y26_N6
\u_vga|Equal13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~0_combout\ = (\u_vga|cycle_cnt\(2) & (!\u_vga|cycle_cnt\(1) & (!\u_vga|cycle_cnt\(3) & !\u_vga|cycle_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datab => \u_vga|cycle_cnt\(1),
	datac => \u_vga|cycle_cnt\(3),
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|Equal13~0_combout\);

-- Location: LCCOMB_X27_Y26_N26
\u_vga|Equal13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal13~1_combout\ = (!\u_vga|cycle_cnt\(4) & (\u_vga|cycle_cnt\(6) & (\u_vga|Equal13~0_combout\ & \u_vga|cycle_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datab => \u_vga|cycle_cnt\(6),
	datac => \u_vga|Equal13~0_combout\,
	datad => \u_vga|cycle_cnt\(5),
	combout => \u_vga|Equal13~1_combout\);

-- Location: LCCOMB_X27_Y26_N4
\u_vga|cycle_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|cycle_cnt~3_combout\ = (!\u_vga|Equal13~1_combout\ & \u_vga|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datab => \u_vga|Add0~0_combout\,
	combout => \u_vga|cycle_cnt~3_combout\);

-- Location: FF_X27_Y26_N21
\u_vga|cycle_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|cycle_cnt~3_combout\,
	sload => VCC,
	ena => \u_vga|update_elements_position~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|cycle_cnt\(0));

-- Location: LCCOMB_X30_Y26_N10
\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \u_vga|cycle_cnt\(4) $ (VCC)
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\u_vga|cycle_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datad => VCC,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X30_Y26_N12
\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\u_vga|cycle_cnt\(5) & (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\u_vga|cycle_cnt\(5) & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\u_vga|cycle_cnt\(5) & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(5),
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X30_Y26_N14
\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\u_vga|cycle_cnt\(6) & (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\u_vga|cycle_cnt\(6) & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\u_vga|cycle_cnt\(6) & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(6),
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X30_Y26_N16
\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X29_Y26_N16
\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\u_vga|cycle_cnt\(6) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(6),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X30_Y26_N0
\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X30_Y26_N2
\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\ = (\u_vga|cycle_cnt\(5) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(5),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X30_Y26_N28
\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X30_Y26_N6
\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\ = (\u_vga|cycle_cnt\(4) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(4),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X30_Y26_N24
\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X29_Y26_N12
\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\ = (\u_vga|cycle_cnt\(3) & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(3),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X29_Y26_N18
\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\ = (\u_vga|cycle_cnt\(3) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(3),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X29_Y26_N20
\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X29_Y26_N22
\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X29_Y26_N24
\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\)))))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X29_Y26_N26
\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X29_Y26_N28
\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y26_N6
\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X30_Y26_N26
\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\u_vga|cycle_cnt\(6))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(6),
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\);

-- Location: LCCOMB_X30_Y26_N20
\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\u_vga|cycle_cnt\(5)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \u_vga|cycle_cnt\(5),
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\);

-- Location: LCCOMB_X29_Y26_N0
\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X29_Y26_N2
\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X30_Y26_N30
\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\u_vga|cycle_cnt\(4)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u_vga|cycle_cnt\(4),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\);

-- Location: LCCOMB_X29_Y26_N4
\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\ = (\u_vga|cycle_cnt\(3) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(3),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X29_Y26_N14
\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X29_Y26_N8
\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\ = (\u_vga|cycle_cnt\(2) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(2),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X29_Y26_N10
\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\ = (\u_vga|cycle_cnt\(2) & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(2),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X28_Y26_N18
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X28_Y26_N20
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X28_Y26_N22
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\)))))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X28_Y26_N24
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X28_Y26_N26
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\))))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\) # (GND))))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\) # 
-- (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X28_Y26_N28
\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X28_Y26_N30
\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\ = (\u_vga|cycle_cnt\(2) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\);

-- Location: LCCOMB_X28_Y26_N16
\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\);

-- Location: LCCOMB_X28_Y23_N30
\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\ = (\u_vga|cycle_cnt\(1) & \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(1),
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\);

-- Location: LCCOMB_X28_Y23_N24
\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\ = (\u_vga|cycle_cnt\(1) & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(1),
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\);

-- Location: LCCOMB_X28_Y23_N0
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\) # (\u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~59_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[35]~60_combout\,
	datad => VCC,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X28_Y23_N2
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~57_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X28_Y26_N4
\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\);

-- Location: LCCOMB_X28_Y26_N14
\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\u_vga|cycle_cnt\(3)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u_vga|cycle_cnt\(3),
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\);

-- Location: LCCOMB_X28_Y23_N4
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\)))))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X28_Y23_N16
\u_vga|Equal11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~5_combout\ = (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \u_vga|Equal11~5_combout\);

-- Location: LCCOMB_X29_Y24_N24
\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\);

-- Location: LCCOMB_X28_Y23_N14
\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\) # 
-- ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|StageOut[30]~66_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\);

-- Location: LCCOMB_X28_Y23_N6
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X28_Y26_N0
\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\);

-- Location: LCCOMB_X28_Y26_N6
\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\) # 
-- ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|StageOut[32]~64_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\);

-- Location: LCCOMB_X28_Y26_N8
\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\) # 
-- ((\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[31]~65_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\);

-- Location: LCCOMB_X28_Y26_N2
\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\);

-- Location: LCCOMB_X28_Y23_N8
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\))))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\) # 
-- ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\) # (GND))))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\) # ((\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\) # 
-- (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~54_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X28_Y23_N10
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\) # 
-- (\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\)))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\)))
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~53_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\,
	datad => VCC,
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X28_Y23_N12
\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X28_Y23_N22
\u_vga|Equal11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~4_combout\ = (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \u_vga|Equal11~4_combout\);

-- Location: LCCOMB_X28_Y26_N10
\u_vga|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~0_combout\ = (\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (!\u_vga|cycle_cnt\(2))) # (!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (((!\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(2),
	datab => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Equal11~0_combout\);

-- Location: LCCOMB_X28_Y26_N12
\u_vga|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~1_combout\ = (\u_vga|Equal11~0_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~0_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[39]~62_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~67_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|StageOut[40]~61_combout\,
	combout => \u_vga|Equal11~1_combout\);

-- Location: LCCOMB_X28_Y23_N26
\u_vga|Equal11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~2_combout\ = (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\ & (!\u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\ & 
-- !\u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~55_combout\,
	datab => \u_vga|Mod1|auto_generated|divider|divider|StageOut[36]~58_combout\,
	datac => \u_vga|Mod1|auto_generated|divider|divider|StageOut[38]~63_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|StageOut[37]~56_combout\,
	combout => \u_vga|Equal11~2_combout\);

-- Location: LCCOMB_X28_Y23_N20
\u_vga|Equal11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~3_combout\ = (!\u_vga|cycle_cnt\(1) & (\u_vga|Equal11~1_combout\ & (\u_vga|Equal11~2_combout\ & \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(1),
	datab => \u_vga|Equal11~1_combout\,
	datac => \u_vga|Equal11~2_combout\,
	datad => \u_vga|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \u_vga|Equal11~3_combout\);

-- Location: LCCOMB_X28_Y23_N18
\u_vga|Equal11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal11~6_combout\ = (!\u_vga|cycle_cnt\(0) & ((\u_vga|Equal11~3_combout\) # ((\u_vga|Equal11~5_combout\ & \u_vga|Equal11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(0),
	datab => \u_vga|Equal11~5_combout\,
	datac => \u_vga|Equal11~4_combout\,
	datad => \u_vga|Equal11~3_combout\,
	combout => \u_vga|Equal11~6_combout\);

-- Location: LCCOMB_X17_Y19_N18
\u_vga|current_submarine[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[0]~7_combout\ = \u_vga|current_submarine\(0) $ (VCC)
-- \u_vga|current_submarine[0]~8\ = CARRY(\u_vga|current_submarine\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(0),
	datad => VCC,
	combout => \u_vga|current_submarine[0]~7_combout\,
	cout => \u_vga|current_submarine[0]~8\);

-- Location: LCCOMB_X17_Y20_N24
\u_vga|current_submarine[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~11_combout\ = (\u_vga|update_elements_position~1_combout\) # (!\u_vga|Equal10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|update_elements_position~1_combout\,
	datad => \u_vga|Equal10~0_combout\,
	combout => \u_vga|current_submarine[1]~11_combout\);

-- Location: LCCOMB_X29_Y16_N12
\u_vga|vga_gen~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~51_combout\ = (\u_vga|v_cnt\(5) & (((!\u_vga|v_cnt\(3))) # (!\u_vga|v_cnt\(4)))) # (!\u_vga|v_cnt\(5) & ((\u_vga|v_cnt\(4)) # ((\u_vga|v_cnt\(3)) # (\u_vga|vga_gen~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|vga_gen~50_combout\,
	combout => \u_vga|vga_gen~51_combout\);

-- Location: LCCOMB_X29_Y16_N16
\u_vga|vga_gen~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~49_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|v_cnt\(4) & (!\u_vga|v_cnt\(7) & \u_vga|v_cnt\(2)))) # (!\u_vga|v_cnt\(6) & (!\u_vga|v_cnt\(4) & (\u_vga|v_cnt\(7) & !\u_vga|v_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~49_combout\);

-- Location: LCCOMB_X29_Y16_N28
\u_vga|vga_gen~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~48_combout\ = (!\u_vga|v_cnt\(10) & (!\u_vga|v_cnt\(8) & \u_vga|v_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|v_cnt\(8),
	datad => \u_vga|v_cnt\(9),
	combout => \u_vga|vga_gen~48_combout\);

-- Location: LCCOMB_X29_Y16_N26
\u_vga|vga_gen~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~52_combout\ = (\u_vga|vga_gen~51_combout\) # ((!\u_vga|vga_gen~48_combout\) # (!\u_vga|vga_gen~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~51_combout\,
	datab => \u_vga|vga_gen~49_combout\,
	datad => \u_vga|vga_gen~48_combout\,
	combout => \u_vga|vga_gen~52_combout\);

-- Location: FF_X29_Y16_N27
\u_vga|v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \u_vga|vga_gen~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|v_sync~q\);

-- Location: CLKCTRL_G16
\u_vga|v_sync~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_vga|v_sync~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_vga|v_sync~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y25_N24
\u_spi_ee_config|low_byte_dataY[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[5]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(5),
	combout => \u_spi_ee_config|low_byte_dataY[5]~feeder_combout\);

-- Location: LCCOMB_X35_Y24_N26
\u_spi_ee_config|low_byte_dataY[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~1_combout\ = (\u_spi_ee_config|direction~q\ & (!\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datac => \u_spi_ee_config|high_byte_d~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|low_byte_dataY[7]~1_combout\);

-- Location: FF_X30_Y25_N25
\u_spi_ee_config|low_byte_dataY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[5]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(5));

-- Location: LCCOMB_X35_Y24_N14
\u_spi_ee_config|oDATA_YH_xhdl2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\ = (\u_spi_ee_config|direction~q\ & (\u_spi_ee_config|high_byte_d~q\ & \u_spi_ee_config|low_byte_dataY[7]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|direction~q\,
	datac => \u_spi_ee_config|high_byte_d~q\,
	datad => \u_spi_ee_config|low_byte_dataY[7]~0_combout\,
	combout => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\);

-- Location: FF_X30_Y25_N11
\u_spi_ee_config|oDATA_YL_xhdl1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(5),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(5));

-- Location: FF_X30_Y25_N1
\u_spi_ee_config|oDATA_YH_xhdl2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(1));

-- Location: LCCOMB_X30_Y25_N20
\u_spi_ee_config|low_byte_dataY[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(4),
	combout => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\);

-- Location: FF_X30_Y25_N21
\u_spi_ee_config|low_byte_dataY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[4]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(4));

-- Location: FF_X30_Y25_N9
\u_spi_ee_config|oDATA_YL_xhdl1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(4),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(4));

-- Location: LCCOMB_X30_Y25_N28
\u_spi_ee_config|low_byte_dataY[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(3),
	combout => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\);

-- Location: FF_X30_Y25_N29
\u_spi_ee_config|low_byte_dataY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[3]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(3));

-- Location: FF_X30_Y25_N7
\u_spi_ee_config|oDATA_YL_xhdl1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(3),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(3));

-- Location: LCCOMB_X34_Y25_N14
\u_spi_ee_config|low_byte_dataY[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(2),
	combout => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\);

-- Location: FF_X34_Y25_N15
\u_spi_ee_config|low_byte_dataY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[2]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(2));

-- Location: FF_X30_Y25_N5
\u_spi_ee_config|oDATA_YL_xhdl1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(2),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(2));

-- Location: FF_X30_Y25_N23
\u_spi_ee_config|low_byte_dataY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(1),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(1));

-- Location: FF_X30_Y25_N3
\u_spi_ee_config|oDATA_YL_xhdl1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(1),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(1));

-- Location: FF_X30_Y25_N31
\u_spi_ee_config|low_byte_dataY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(0));

-- Location: FF_X30_Y25_N19
\u_spi_ee_config|oDATA_YL_xhdl1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(0));

-- Location: LCCOMB_X30_Y25_N18
\u_vga|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~0_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datac => \u_spi_ee_config|oDATA_YL_xhdl1\(0),
	combout => \u_vga|Add17~0_combout\);

-- Location: LCCOMB_X30_Y25_N0
\u_vga|Add17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~1_combout\ = (\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add17~0_combout\ $ (VCC))) # (!\u_spi_ee_config|oDATA_YH_xhdl2\(1) & (\u_vga|Add17~0_combout\ & VCC))
-- \u_vga|Add17~2\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) & \u_vga|Add17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_vga|Add17~0_combout\,
	datad => VCC,
	combout => \u_vga|Add17~1_combout\,
	cout => \u_vga|Add17~2\);

-- Location: LCCOMB_X30_Y25_N2
\u_vga|Add17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~3_combout\ = (\u_vga|Add17~2\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(1))))) # (!\u_vga|Add17~2\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(1))) # (GND)))
-- \u_vga|Add17~4\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(1))) # (!\u_vga|Add17~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(1),
	datad => VCC,
	cin => \u_vga|Add17~2\,
	combout => \u_vga|Add17~3_combout\,
	cout => \u_vga|Add17~4\);

-- Location: LCCOMB_X30_Y25_N4
\u_vga|Add17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~5_combout\ = (\u_vga|Add17~4\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2))))) # (!\u_vga|Add17~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2) $ (VCC))))
-- \u_vga|Add17~6\ = CARRY((!\u_vga|Add17~4\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(2),
	datad => VCC,
	cin => \u_vga|Add17~4\,
	combout => \u_vga|Add17~5_combout\,
	cout => \u_vga|Add17~6\);

-- Location: LCCOMB_X30_Y25_N6
\u_vga|Add17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~7_combout\ = (\u_vga|Add17~6\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(3) $ ((!\u_spi_ee_config|oDATA_YH_xhdl2\(1))))) # (!\u_vga|Add17~6\ & ((\u_spi_ee_config|oDATA_YL_xhdl1\(3) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (GND)))
-- \u_vga|Add17~8\ = CARRY((\u_spi_ee_config|oDATA_YL_xhdl1\(3) $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (!\u_vga|Add17~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YL_xhdl1\(3),
	datab => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => VCC,
	cin => \u_vga|Add17~6\,
	combout => \u_vga|Add17~7_combout\,
	cout => \u_vga|Add17~8\);

-- Location: LCCOMB_X30_Y25_N8
\u_vga|Add17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~9_combout\ = (\u_vga|Add17~8\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4))))) # (!\u_vga|Add17~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4) $ (VCC))))
-- \u_vga|Add17~10\ = CARRY((!\u_vga|Add17~8\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(4),
	datad => VCC,
	cin => \u_vga|Add17~8\,
	combout => \u_vga|Add17~9_combout\,
	cout => \u_vga|Add17~10\);

-- Location: LCCOMB_X30_Y25_N10
\u_vga|Add17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~11_combout\ = (\u_vga|Add17~10\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(5) $ ((!\u_spi_ee_config|oDATA_YH_xhdl2\(1))))) # (!\u_vga|Add17~10\ & ((\u_spi_ee_config|oDATA_YL_xhdl1\(5) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (GND)))
-- \u_vga|Add17~12\ = CARRY((\u_spi_ee_config|oDATA_YL_xhdl1\(5) $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(1))) # (!\u_vga|Add17~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YL_xhdl1\(5),
	datab => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => VCC,
	cin => \u_vga|Add17~10\,
	combout => \u_vga|Add17~11_combout\,
	cout => \u_vga|Add17~12\);

-- Location: LCCOMB_X34_Y25_N4
\u_spi_ee_config|low_byte_dataY[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	combout => \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\);

-- Location: FF_X34_Y25_N5
\u_spi_ee_config|low_byte_dataY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[6]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(6));

-- Location: FF_X30_Y25_N13
\u_spi_ee_config|oDATA_YL_xhdl1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(6),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(6));

-- Location: LCCOMB_X30_Y25_N12
\u_vga|Add17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~13_combout\ = (\u_vga|Add17~12\ & ((\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1))))) # (!\u_vga|Add17~12\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (VCC))))
-- \u_vga|Add17~14\ = CARRY((!\u_vga|Add17~12\ & (\u_spi_ee_config|oDATA_YL_xhdl1\(6) $ (\u_spi_ee_config|oDATA_YH_xhdl2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YL_xhdl1\(6),
	datab => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => VCC,
	cin => \u_vga|Add17~12\,
	combout => \u_vga|Add17~13_combout\,
	cout => \u_vga|Add17~14\);

-- Location: LCCOMB_X17_Y25_N28
\u_vga|Add18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~16_combout\ = (\u_vga|old_magn_g_y\(8) & (\u_vga|Add18~15\ $ (GND))) # (!\u_vga|old_magn_g_y\(8) & (!\u_vga|Add18~15\ & VCC))
-- \u_vga|Add18~17\ = CARRY((\u_vga|old_magn_g_y\(8) & !\u_vga|Add18~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|old_magn_g_y\(8),
	datad => VCC,
	cin => \u_vga|Add18~15\,
	combout => \u_vga|Add18~16_combout\,
	cout => \u_vga|Add18~17\);

-- Location: FF_X30_Y25_N17
\u_spi_ee_config|oDATA_YH_xhdl2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(0),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YH_xhdl2\(0));

-- Location: LCCOMB_X34_Y25_N26
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(6),
	combout => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]~feeder_combout\);

-- Location: FF_X34_Y25_N27
\u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[7]~feeder_combout\,
	ena => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7));

-- Location: LCCOMB_X30_Y25_N26
\u_spi_ee_config|low_byte_dataY[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\ = \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_spi_ee_config|u_spi_controller|oS2P_DATA_xhdl2\(7),
	combout => \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\);

-- Location: FF_X30_Y25_N27
\u_spi_ee_config|low_byte_dataY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_spi_ee_config|low_byte_dataY[7]~feeder_combout\,
	ena => \u_spi_ee_config|low_byte_dataY[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|low_byte_dataY\(7));

-- Location: FF_X30_Y25_N15
\u_spi_ee_config|oDATA_YL_xhdl1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_spipll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_spi_ee_config|low_byte_dataY\(7),
	sload => VCC,
	ena => \u_spi_ee_config|oDATA_YH_xhdl2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_spi_ee_config|oDATA_YL_xhdl1\(7));

-- Location: LCCOMB_X30_Y25_N14
\u_vga|Add17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~15_combout\ = (\u_vga|Add17~14\ & (\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ ((!\u_spi_ee_config|oDATA_YL_xhdl1\(7))))) # (!\u_vga|Add17~14\ & ((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (GND)))
-- \u_vga|Add17~16\ = CARRY((\u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (!\u_spi_ee_config|oDATA_YL_xhdl1\(7))) # (!\u_vga|Add17~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datab => \u_spi_ee_config|oDATA_YL_xhdl1\(7),
	datad => VCC,
	cin => \u_vga|Add17~14\,
	combout => \u_vga|Add17~15_combout\,
	cout => \u_vga|Add17~16\);

-- Location: LCCOMB_X30_Y25_N16
\u_vga|Add17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add17~17_combout\ = \u_spi_ee_config|oDATA_YH_xhdl2\(1) $ (\u_vga|Add17~16\ $ (!\u_spi_ee_config|oDATA_YH_xhdl2\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	datad => \u_spi_ee_config|oDATA_YH_xhdl2\(0),
	cin => \u_vga|Add17~16\,
	combout => \u_vga|Add17~17_combout\);

-- Location: LCCOMB_X17_Y25_N12
\u_vga|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~0_combout\ = (\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1) $ (VCC))) # (!\u_vga|magn_g_y\(0) & (\u_vga|magn_g_y\(1) & VCC))
-- \u_vga|Add18~1\ = CARRY((\u_vga|magn_g_y\(0) & \u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|magn_g_y\(1),
	datad => VCC,
	combout => \u_vga|Add18~0_combout\,
	cout => \u_vga|Add18~1\);

-- Location: LCCOMB_X18_Y25_N10
\u_vga|Add19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~1_cout\ = CARRY((\u_vga|Add17~1_combout\ & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~1_combout\,
	datab => \u_vga|magn_g_y\(0),
	datad => VCC,
	cout => \u_vga|Add19~1_cout\);

-- Location: LCCOMB_X18_Y25_N12
\u_vga|Add19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~3_cout\ = CARRY((\u_vga|Add18~0_combout\ & (!\u_vga|Add17~3_combout\ & !\u_vga|Add19~1_cout\)) # (!\u_vga|Add18~0_combout\ & ((!\u_vga|Add19~1_cout\) # (!\u_vga|Add17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~0_combout\,
	datab => \u_vga|Add17~3_combout\,
	datad => VCC,
	cin => \u_vga|Add19~1_cout\,
	cout => \u_vga|Add19~3_cout\);

-- Location: LCCOMB_X18_Y25_N14
\u_vga|Add19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~4_combout\ = ((\u_vga|Add18~2_combout\ $ (\u_vga|Add17~5_combout\ $ (!\u_vga|Add19~3_cout\)))) # (GND)
-- \u_vga|Add19~5\ = CARRY((\u_vga|Add18~2_combout\ & ((\u_vga|Add17~5_combout\) # (!\u_vga|Add19~3_cout\))) # (!\u_vga|Add18~2_combout\ & (\u_vga|Add17~5_combout\ & !\u_vga|Add19~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~2_combout\,
	datab => \u_vga|Add17~5_combout\,
	datad => VCC,
	cin => \u_vga|Add19~3_cout\,
	combout => \u_vga|Add19~4_combout\,
	cout => \u_vga|Add19~5\);

-- Location: FF_X18_Y25_N15
\u_vga|magn_g_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(0));

-- Location: LCCOMB_X17_Y25_N14
\u_vga|Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~2_combout\ = (\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(2) & (\u_vga|Add18~1\ & VCC)) # (!\u_vga|magn_g_y\(2) & (!\u_vga|Add18~1\)))) # (!\u_vga|magn_g_y\(1) & ((\u_vga|magn_g_y\(2) & (!\u_vga|Add18~1\)) # (!\u_vga|magn_g_y\(2) & 
-- ((\u_vga|Add18~1\) # (GND)))))
-- \u_vga|Add18~3\ = CARRY((\u_vga|magn_g_y\(1) & (!\u_vga|magn_g_y\(2) & !\u_vga|Add18~1\)) # (!\u_vga|magn_g_y\(1) & ((!\u_vga|Add18~1\) # (!\u_vga|magn_g_y\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add18~1\,
	combout => \u_vga|Add18~2_combout\,
	cout => \u_vga|Add18~3\);

-- Location: LCCOMB_X18_Y25_N16
\u_vga|Add19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~6_combout\ = (\u_vga|Add18~4_combout\ & ((\u_vga|Add17~7_combout\ & (\u_vga|Add19~5\ & VCC)) # (!\u_vga|Add17~7_combout\ & (!\u_vga|Add19~5\)))) # (!\u_vga|Add18~4_combout\ & ((\u_vga|Add17~7_combout\ & (!\u_vga|Add19~5\)) # 
-- (!\u_vga|Add17~7_combout\ & ((\u_vga|Add19~5\) # (GND)))))
-- \u_vga|Add19~7\ = CARRY((\u_vga|Add18~4_combout\ & (!\u_vga|Add17~7_combout\ & !\u_vga|Add19~5\)) # (!\u_vga|Add18~4_combout\ & ((!\u_vga|Add19~5\) # (!\u_vga|Add17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~4_combout\,
	datab => \u_vga|Add17~7_combout\,
	datad => VCC,
	cin => \u_vga|Add19~5\,
	combout => \u_vga|Add19~6_combout\,
	cout => \u_vga|Add19~7\);

-- Location: FF_X18_Y25_N17
\u_vga|magn_g_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(1));

-- Location: LCCOMB_X17_Y25_N16
\u_vga|Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~4_combout\ = ((\u_vga|magn_g_y\(3) $ (\u_vga|magn_g_y\(2) $ (!\u_vga|Add18~3\)))) # (GND)
-- \u_vga|Add18~5\ = CARRY((\u_vga|magn_g_y\(3) & ((\u_vga|magn_g_y\(2)) # (!\u_vga|Add18~3\))) # (!\u_vga|magn_g_y\(3) & (\u_vga|magn_g_y\(2) & !\u_vga|Add18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add18~3\,
	combout => \u_vga|Add18~4_combout\,
	cout => \u_vga|Add18~5\);

-- Location: LCCOMB_X18_Y25_N18
\u_vga|Add19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~8_combout\ = ((\u_vga|Add17~9_combout\ $ (\u_vga|Add18~6_combout\ $ (!\u_vga|Add19~7\)))) # (GND)
-- \u_vga|Add19~9\ = CARRY((\u_vga|Add17~9_combout\ & ((\u_vga|Add18~6_combout\) # (!\u_vga|Add19~7\))) # (!\u_vga|Add17~9_combout\ & (\u_vga|Add18~6_combout\ & !\u_vga|Add19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~9_combout\,
	datab => \u_vga|Add18~6_combout\,
	datad => VCC,
	cin => \u_vga|Add19~7\,
	combout => \u_vga|Add19~8_combout\,
	cout => \u_vga|Add19~9\);

-- Location: FF_X18_Y25_N19
\u_vga|magn_g_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(2));

-- Location: LCCOMB_X17_Y25_N18
\u_vga|Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~6_combout\ = (\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(3) & (\u_vga|Add18~5\ & VCC)) # (!\u_vga|magn_g_y\(3) & (!\u_vga|Add18~5\)))) # (!\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(3) & (!\u_vga|Add18~5\)) # (!\u_vga|magn_g_y\(3) & 
-- ((\u_vga|Add18~5\) # (GND)))))
-- \u_vga|Add18~7\ = CARRY((\u_vga|magn_g_y\(4) & (!\u_vga|magn_g_y\(3) & !\u_vga|Add18~5\)) # (!\u_vga|magn_g_y\(4) & ((!\u_vga|Add18~5\) # (!\u_vga|magn_g_y\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(3),
	datad => VCC,
	cin => \u_vga|Add18~5\,
	combout => \u_vga|Add18~6_combout\,
	cout => \u_vga|Add18~7\);

-- Location: LCCOMB_X18_Y25_N20
\u_vga|Add19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~10_combout\ = (\u_vga|Add17~11_combout\ & ((\u_vga|Add18~8_combout\ & (\u_vga|Add19~9\ & VCC)) # (!\u_vga|Add18~8_combout\ & (!\u_vga|Add19~9\)))) # (!\u_vga|Add17~11_combout\ & ((\u_vga|Add18~8_combout\ & (!\u_vga|Add19~9\)) # 
-- (!\u_vga|Add18~8_combout\ & ((\u_vga|Add19~9\) # (GND)))))
-- \u_vga|Add19~11\ = CARRY((\u_vga|Add17~11_combout\ & (!\u_vga|Add18~8_combout\ & !\u_vga|Add19~9\)) # (!\u_vga|Add17~11_combout\ & ((!\u_vga|Add19~9\) # (!\u_vga|Add18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~11_combout\,
	datab => \u_vga|Add18~8_combout\,
	datad => VCC,
	cin => \u_vga|Add19~9\,
	combout => \u_vga|Add19~10_combout\,
	cout => \u_vga|Add19~11\);

-- Location: LCCOMB_X18_Y25_N22
\u_vga|Add19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~12_combout\ = ((\u_vga|Add17~13_combout\ $ (\u_vga|Add18~10_combout\ $ (!\u_vga|Add19~11\)))) # (GND)
-- \u_vga|Add19~13\ = CARRY((\u_vga|Add17~13_combout\ & ((\u_vga|Add18~10_combout\) # (!\u_vga|Add19~11\))) # (!\u_vga|Add17~13_combout\ & (\u_vga|Add18~10_combout\ & !\u_vga|Add19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~13_combout\,
	datab => \u_vga|Add18~10_combout\,
	datad => VCC,
	cin => \u_vga|Add19~11\,
	combout => \u_vga|Add19~12_combout\,
	cout => \u_vga|Add19~13\);

-- Location: LCCOMB_X18_Y25_N24
\u_vga|Add19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~14_combout\ = (\u_vga|Add17~15_combout\ & ((\u_vga|Add18~12_combout\ & (\u_vga|Add19~13\ & VCC)) # (!\u_vga|Add18~12_combout\ & (!\u_vga|Add19~13\)))) # (!\u_vga|Add17~15_combout\ & ((\u_vga|Add18~12_combout\ & (!\u_vga|Add19~13\)) # 
-- (!\u_vga|Add18~12_combout\ & ((\u_vga|Add19~13\) # (GND)))))
-- \u_vga|Add19~15\ = CARRY((\u_vga|Add17~15_combout\ & (!\u_vga|Add18~12_combout\ & !\u_vga|Add19~13\)) # (!\u_vga|Add17~15_combout\ & ((!\u_vga|Add19~13\) # (!\u_vga|Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add17~15_combout\,
	datab => \u_vga|Add18~12_combout\,
	datad => VCC,
	cin => \u_vga|Add19~13\,
	combout => \u_vga|Add19~14_combout\,
	cout => \u_vga|Add19~15\);

-- Location: FF_X18_Y25_N25
\u_vga|magn_g_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(5));

-- Location: LCCOMB_X17_Y25_N20
\u_vga|Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~8_combout\ = ((\u_vga|magn_g_y\(4) $ (\u_vga|magn_g_y\(5) $ (!\u_vga|Add18~7\)))) # (GND)
-- \u_vga|Add18~9\ = CARRY((\u_vga|magn_g_y\(4) & ((\u_vga|magn_g_y\(5)) # (!\u_vga|Add18~7\))) # (!\u_vga|magn_g_y\(4) & (\u_vga|magn_g_y\(5) & !\u_vga|Add18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|magn_g_y\(5),
	datad => VCC,
	cin => \u_vga|Add18~7\,
	combout => \u_vga|Add18~8_combout\,
	cout => \u_vga|Add18~9\);

-- Location: LCCOMB_X17_Y25_N22
\u_vga|Add18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~10_combout\ = (\u_vga|old_magn_g_y\(6) & ((\u_vga|magn_g_y\(5) & (\u_vga|Add18~9\ & VCC)) # (!\u_vga|magn_g_y\(5) & (!\u_vga|Add18~9\)))) # (!\u_vga|old_magn_g_y\(6) & ((\u_vga|magn_g_y\(5) & (!\u_vga|Add18~9\)) # (!\u_vga|magn_g_y\(5) & 
-- ((\u_vga|Add18~9\) # (GND)))))
-- \u_vga|Add18~11\ = CARRY((\u_vga|old_magn_g_y\(6) & (!\u_vga|magn_g_y\(5) & !\u_vga|Add18~9\)) # (!\u_vga|old_magn_g_y\(6) & ((!\u_vga|Add18~9\) # (!\u_vga|magn_g_y\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(6),
	datab => \u_vga|magn_g_y\(5),
	datad => VCC,
	cin => \u_vga|Add18~9\,
	combout => \u_vga|Add18~10_combout\,
	cout => \u_vga|Add18~11\);

-- Location: LCCOMB_X17_Y25_N24
\u_vga|Add18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~12_combout\ = ((\u_vga|old_magn_g_y\(6) $ (\u_vga|old_magn_g_y\(7) $ (!\u_vga|Add18~11\)))) # (GND)
-- \u_vga|Add18~13\ = CARRY((\u_vga|old_magn_g_y\(6) & ((\u_vga|old_magn_g_y\(7)) # (!\u_vga|Add18~11\))) # (!\u_vga|old_magn_g_y\(6) & (\u_vga|old_magn_g_y\(7) & !\u_vga|Add18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(6),
	datab => \u_vga|old_magn_g_y\(7),
	datad => VCC,
	cin => \u_vga|Add18~11\,
	combout => \u_vga|Add18~12_combout\,
	cout => \u_vga|Add18~13\);

-- Location: LCCOMB_X18_Y25_N26
\u_vga|Add19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~16_combout\ = ((\u_vga|Add18~14_combout\ $ (\u_vga|Add17~17_combout\ $ (!\u_vga|Add19~15\)))) # (GND)
-- \u_vga|Add19~17\ = CARRY((\u_vga|Add18~14_combout\ & ((\u_vga|Add17~17_combout\) # (!\u_vga|Add19~15\))) # (!\u_vga|Add18~14_combout\ & (\u_vga|Add17~17_combout\ & !\u_vga|Add19~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add18~14_combout\,
	datab => \u_vga|Add17~17_combout\,
	datad => VCC,
	cin => \u_vga|Add19~15\,
	combout => \u_vga|Add19~16_combout\,
	cout => \u_vga|Add19~17\);

-- Location: LCCOMB_X18_Y25_N28
\u_vga|Add19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~18_combout\ = (\u_vga|Add18~16_combout\ & (!\u_vga|Add19~17\)) # (!\u_vga|Add18~16_combout\ & ((\u_vga|Add19~17\) # (GND)))
-- \u_vga|Add19~19\ = CARRY((!\u_vga|Add19~17\) # (!\u_vga|Add18~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add18~16_combout\,
	datad => VCC,
	cin => \u_vga|Add19~17\,
	combout => \u_vga|Add19~18_combout\,
	cout => \u_vga|Add19~19\);

-- Location: FF_X18_Y25_N29
\u_vga|old_magn_g_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(7));

-- Location: LCCOMB_X17_Y25_N26
\u_vga|Add18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~14_combout\ = (\u_vga|old_magn_g_y\(8) & ((\u_vga|old_magn_g_y\(7) & (\u_vga|Add18~13\ & VCC)) # (!\u_vga|old_magn_g_y\(7) & (!\u_vga|Add18~13\)))) # (!\u_vga|old_magn_g_y\(8) & ((\u_vga|old_magn_g_y\(7) & (!\u_vga|Add18~13\)) # 
-- (!\u_vga|old_magn_g_y\(7) & ((\u_vga|Add18~13\) # (GND)))))
-- \u_vga|Add18~15\ = CARRY((\u_vga|old_magn_g_y\(8) & (!\u_vga|old_magn_g_y\(7) & !\u_vga|Add18~13\)) # (!\u_vga|old_magn_g_y\(8) & ((!\u_vga|Add18~13\) # (!\u_vga|old_magn_g_y\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|old_magn_g_y\(8),
	datab => \u_vga|old_magn_g_y\(7),
	datad => VCC,
	cin => \u_vga|Add18~13\,
	combout => \u_vga|Add18~14_combout\,
	cout => \u_vga|Add18~15\);

-- Location: LCCOMB_X17_Y25_N30
\u_vga|Add18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add18~18_combout\ = \u_vga|Add18~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add18~17\,
	combout => \u_vga|Add18~18_combout\);

-- Location: LCCOMB_X18_Y25_N30
\u_vga|Add19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add19~20_combout\ = \u_vga|Add19~19\ $ (!\u_vga|Add18~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Add18~18_combout\,
	cin => \u_vga|Add19~19\,
	combout => \u_vga|Add19~20_combout\);

-- Location: FF_X18_Y25_N31
\u_vga|old_magn_g_y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(8));

-- Location: FF_X18_Y25_N27
\u_vga|old_magn_g_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|old_magn_g_y\(6));

-- Location: FF_X18_Y25_N23
\u_vga|magn_g_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(4));

-- Location: FF_X18_Y25_N21
\u_vga|magn_g_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|Add19~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|magn_g_y\(3));

-- Location: LCCOMB_X17_Y25_N0
\u_vga|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~0_combout\ = (\u_vga|magn_g_y\(5) & ((\u_vga|magn_g_y\(1)) # ((\u_vga|magn_g_y\(3)) # (\u_vga|magn_g_y\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(1),
	datab => \u_vga|magn_g_y\(5),
	datac => \u_vga|magn_g_y\(3),
	datad => \u_vga|magn_g_y\(2),
	combout => \u_vga|LessThan3~0_combout\);

-- Location: LCCOMB_X19_Y25_N24
\u_vga|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan3~1_combout\ = (\u_vga|LessThan3~0_combout\ & \u_vga|magn_g_y\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|LessThan3~0_combout\,
	datad => \u_vga|magn_g_y\(4),
	combout => \u_vga|LessThan3~1_combout\);

-- Location: LCCOMB_X17_Y25_N2
\u_vga|Add13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~0_combout\ = (\u_vga|LessThan3~1_combout\ & (\u_vga|magn_g_y\(1) $ (VCC))) # (!\u_vga|LessThan3~1_combout\ & (\u_vga|magn_g_y\(1) & VCC))
-- \u_vga|Add13~1\ = CARRY((\u_vga|LessThan3~1_combout\ & \u_vga|magn_g_y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan3~1_combout\,
	datab => \u_vga|magn_g_y\(1),
	datad => VCC,
	combout => \u_vga|Add13~0_combout\,
	cout => \u_vga|Add13~1\);

-- Location: LCCOMB_X17_Y25_N4
\u_vga|Add13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~2_combout\ = (\u_vga|magn_g_y\(2) & (!\u_vga|Add13~1\)) # (!\u_vga|magn_g_y\(2) & ((\u_vga|Add13~1\) # (GND)))
-- \u_vga|Add13~3\ = CARRY((!\u_vga|Add13~1\) # (!\u_vga|magn_g_y\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(2),
	datad => VCC,
	cin => \u_vga|Add13~1\,
	combout => \u_vga|Add13~2_combout\,
	cout => \u_vga|Add13~3\);

-- Location: LCCOMB_X17_Y25_N6
\u_vga|Add13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~4_combout\ = (\u_vga|magn_g_y\(3) & (\u_vga|Add13~3\ $ (GND))) # (!\u_vga|magn_g_y\(3) & (!\u_vga|Add13~3\ & VCC))
-- \u_vga|Add13~5\ = CARRY((\u_vga|magn_g_y\(3) & !\u_vga|Add13~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(3),
	datad => VCC,
	cin => \u_vga|Add13~3\,
	combout => \u_vga|Add13~4_combout\,
	cout => \u_vga|Add13~5\);

-- Location: LCCOMB_X16_Y17_N26
\u_vga|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~3_combout\ = (\u_vga|Add13~0_combout\ & \u_vga|Add13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datac => \u_vga|Add13~2_combout\,
	combout => \u_vga|Decoder1~3_combout\);

-- Location: LCCOMB_X17_Y25_N8
\u_vga|Add13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~6_combout\ = (\u_vga|magn_g_y\(4) & ((\u_vga|LessThan3~1_combout\ & (\u_vga|Add13~5\ & VCC)) # (!\u_vga|LessThan3~1_combout\ & (!\u_vga|Add13~5\)))) # (!\u_vga|magn_g_y\(4) & ((\u_vga|LessThan3~1_combout\ & (!\u_vga|Add13~5\)) # 
-- (!\u_vga|LessThan3~1_combout\ & ((\u_vga|Add13~5\) # (GND)))))
-- \u_vga|Add13~7\ = CARRY((\u_vga|magn_g_y\(4) & (!\u_vga|LessThan3~1_combout\ & !\u_vga|Add13~5\)) # (!\u_vga|magn_g_y\(4) & ((!\u_vga|Add13~5\) # (!\u_vga|LessThan3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(4),
	datab => \u_vga|LessThan3~1_combout\,
	datad => VCC,
	cin => \u_vga|Add13~5\,
	combout => \u_vga|Add13~6_combout\,
	cout => \u_vga|Add13~7\);

-- Location: LCCOMB_X17_Y25_N10
\u_vga|Add13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add13~8_combout\ = \u_vga|magn_g_y\(5) $ (\u_vga|Add13~7\ $ (!\u_vga|LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|magn_g_y\(5),
	datad => \u_vga|LessThan3~1_combout\,
	cin => \u_vga|Add13~7\,
	combout => \u_vga|Add13~8_combout\);

-- Location: LCCOMB_X16_Y20_N28
\u_vga|wait_read_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wait_read_sub~3_combout\ = (\u_vga|Mux0~33_combout\ & (!\u_vga|v_sync~q\ & (\u_vga|update_submarines~q\ & !\u_vga|update_elements_position~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~33_combout\,
	datab => \u_vga|v_sync~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|wait_read_sub~3_combout\);

-- Location: FF_X16_Y20_N9
\u_vga|read_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[6]~9_combout\,
	ena => \u_vga|wait_read_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|read_sub~q\);

-- Location: LCCOMB_X16_Y20_N18
\u_vga|wait_read_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wait_read_sub~4_combout\ = !\u_vga|read_sub~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|read_sub~q\,
	combout => \u_vga|wait_read_sub~4_combout\);

-- Location: FF_X16_Y20_N19
\u_vga|wait_read_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wait_read_sub~4_combout\,
	ena => \u_vga|wait_read_sub~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wait_read_sub~q\);

-- Location: LCCOMB_X16_Y20_N8
\u_vga|data_a_sub[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[6]~9_combout\ = (\u_vga|wait_read_sub~q\) # (!\u_vga|read_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|wait_read_sub~q\,
	datac => \u_vga|read_sub~q\,
	combout => \u_vga|data_a_sub[6]~9_combout\);

-- Location: LCCOMB_X17_Y20_N6
\u_vga|update_submarines~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_submarines~0_combout\ = (\u_vga|Equal10~0_combout\) # ((\u_vga|v_sync~q\) # ((\u_vga|Mux0~33_combout\ & \u_vga|data_a_sub[6]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~33_combout\,
	datab => \u_vga|Equal10~0_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|data_a_sub[6]~9_combout\,
	combout => \u_vga|update_submarines~0_combout\);

-- Location: LCCOMB_X17_Y20_N8
\u_vga|update_submarines~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_submarines~1_combout\ = (\u_vga|update_elements_position~1_combout\) # ((\u_vga|update_submarines~q\ & \u_vga|update_submarines~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|update_submarines~0_combout\,
	combout => \u_vga|update_submarines~1_combout\);

-- Location: FF_X17_Y20_N9
\u_vga|update_submarines\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_submarines~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_submarines~q\);

-- Location: LCCOMB_X16_Y20_N12
\u_vga|data_a_mis[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[31]~0_combout\ = (\u_vga|v_sync~q\) # (\u_vga|update_elements_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_sync~q\,
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|data_a_mis[31]~0_combout\);

-- Location: LCCOMB_X20_Y19_N28
\u_vga|read_roc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|read_roc~2_combout\ = (!\u_vga|update_submarines~q\ & (!\u_vga|data_a_mis[31]~0_combout\ & (\u_vga|update_rockets~q\ & \u_vga|Equal11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|update_rockets~q\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|read_roc~2_combout\);

-- Location: FF_X20_Y19_N27
\u_vga|read_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|generate_subarine~0_combout\,
	ena => \u_vga|read_roc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|read_roc~q\);

-- Location: LCCOMB_X20_Y19_N12
\u_vga|wait_read_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wait_read_roc~0_combout\ = !\u_vga|read_roc~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|wait_read_roc~0_combout\);

-- Location: FF_X20_Y19_N13
\u_vga|wait_read_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wait_read_roc~0_combout\,
	ena => \u_vga|read_roc~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wait_read_roc~q\);

-- Location: LCCOMB_X20_Y19_N26
\u_vga|generate_subarine~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~0_combout\ = (\u_vga|wait_read_roc~q\) # (!\u_vga|read_roc~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wait_read_roc~q\,
	datac => \u_vga|read_roc~q\,
	combout => \u_vga|generate_subarine~0_combout\);

-- Location: LCCOMB_X16_Y18_N12
\u_vga|Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~0_combout\ = \u_vga|current_rocket\(0) $ (VCC)
-- \u_vga|Add12~1\ = CARRY(\u_vga|current_rocket\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(0),
	datad => VCC,
	combout => \u_vga|Add12~0_combout\,
	cout => \u_vga|Add12~1\);

-- Location: LCCOMB_X16_Y18_N0
\u_vga|current_rocket~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~1_combout\ = (\u_vga|Add12~0_combout\ & (\u_vga|Equal12~1_combout\ & \u_vga|Equal11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add12~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|current_rocket~1_combout\);

-- Location: LCCOMB_X18_Y20_N18
\u_vga|current_rocket[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket[0]~0_combout\ = (!\u_vga|update_submarines~q\ & \u_vga|update_rockets~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datac => \u_vga|update_rockets~q\,
	combout => \u_vga|current_rocket[0]~0_combout\);

-- Location: LCCOMB_X16_Y18_N30
\u_vga|current_rocket[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket[0]~2_combout\ = (\u_vga|current_rocket[0]~0_combout\ & (!\u_vga|data_a_mis[31]~0_combout\ & ((!\u_vga|Equal11~6_combout\) # (!\u_vga|generate_subarine~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|current_rocket[0]~2_combout\);

-- Location: FF_X16_Y18_N1
\u_vga|current_rocket[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~1_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(0));

-- Location: LCCOMB_X16_Y18_N14
\u_vga|Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~2_combout\ = (\u_vga|current_rocket\(1) & (!\u_vga|Add12~1\)) # (!\u_vga|current_rocket\(1) & ((\u_vga|Add12~1\) # (GND)))
-- \u_vga|Add12~3\ = CARRY((!\u_vga|Add12~1\) # (!\u_vga|current_rocket\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(1),
	datad => VCC,
	cin => \u_vga|Add12~1\,
	combout => \u_vga|Add12~2_combout\,
	cout => \u_vga|Add12~3\);

-- Location: LCCOMB_X16_Y18_N28
\u_vga|current_rocket~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~4_combout\ = (\u_vga|Equal12~1_combout\ & (\u_vga|Add12~2_combout\ & \u_vga|Equal11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|Add12~2_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|current_rocket~4_combout\);

-- Location: FF_X16_Y18_N29
\u_vga|current_rocket[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~4_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(1));

-- Location: LCCOMB_X16_Y18_N16
\u_vga|Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~4_combout\ = (\u_vga|current_rocket\(2) & (\u_vga|Add12~3\ $ (GND))) # (!\u_vga|current_rocket\(2) & (!\u_vga|Add12~3\ & VCC))
-- \u_vga|Add12~5\ = CARRY((\u_vga|current_rocket\(2) & !\u_vga|Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(2),
	datad => VCC,
	cin => \u_vga|Add12~3\,
	combout => \u_vga|Add12~4_combout\,
	cout => \u_vga|Add12~5\);

-- Location: LCCOMB_X16_Y18_N2
\u_vga|current_rocket~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~3_combout\ = (\u_vga|Equal12~1_combout\ & (\u_vga|Add12~4_combout\ & \u_vga|Equal11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|Add12~4_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|current_rocket~3_combout\);

-- Location: FF_X16_Y18_N3
\u_vga|current_rocket[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~3_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(2));

-- Location: LCCOMB_X16_Y18_N18
\u_vga|Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~6_combout\ = (\u_vga|current_rocket\(3) & (!\u_vga|Add12~5\)) # (!\u_vga|current_rocket\(3) & ((\u_vga|Add12~5\) # (GND)))
-- \u_vga|Add12~7\ = CARRY((!\u_vga|Add12~5\) # (!\u_vga|current_rocket\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(3),
	datad => VCC,
	cin => \u_vga|Add12~5\,
	combout => \u_vga|Add12~6_combout\,
	cout => \u_vga|Add12~7\);

-- Location: LCCOMB_X16_Y18_N6
\u_vga|current_rocket~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~5_combout\ = (\u_vga|Equal11~6_combout\ & (\u_vga|Equal12~1_combout\ & \u_vga|Add12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datad => \u_vga|Add12~6_combout\,
	combout => \u_vga|current_rocket~5_combout\);

-- Location: FF_X16_Y18_N7
\u_vga|current_rocket[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~5_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(3));

-- Location: LCCOMB_X16_Y18_N20
\u_vga|Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~8_combout\ = (\u_vga|current_rocket\(4) & (\u_vga|Add12~7\ $ (GND))) # (!\u_vga|current_rocket\(4) & (!\u_vga|Add12~7\ & VCC))
-- \u_vga|Add12~9\ = CARRY((\u_vga|current_rocket\(4) & !\u_vga|Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(4),
	datad => VCC,
	cin => \u_vga|Add12~7\,
	combout => \u_vga|Add12~8_combout\,
	cout => \u_vga|Add12~9\);

-- Location: LCCOMB_X16_Y18_N10
\u_vga|current_rocket~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~6_combout\ = (\u_vga|Equal11~6_combout\ & (\u_vga|Equal12~1_combout\ & \u_vga|Add12~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datad => \u_vga|Add12~8_combout\,
	combout => \u_vga|current_rocket~6_combout\);

-- Location: FF_X16_Y18_N11
\u_vga|current_rocket[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~6_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(4));

-- Location: LCCOMB_X16_Y18_N22
\u_vga|Add12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~10_combout\ = (\u_vga|current_rocket\(5) & (!\u_vga|Add12~9\)) # (!\u_vga|current_rocket\(5) & ((\u_vga|Add12~9\) # (GND)))
-- \u_vga|Add12~11\ = CARRY((!\u_vga|Add12~9\) # (!\u_vga|current_rocket\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(5),
	datad => VCC,
	cin => \u_vga|Add12~9\,
	combout => \u_vga|Add12~10_combout\,
	cout => \u_vga|Add12~11\);

-- Location: LCCOMB_X16_Y18_N26
\u_vga|current_rocket~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~7_combout\ = (\u_vga|Equal12~1_combout\ & (\u_vga|Add12~10_combout\ & \u_vga|Equal11~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|Add12~10_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|current_rocket~7_combout\);

-- Location: FF_X16_Y18_N27
\u_vga|current_rocket[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~7_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(5));

-- Location: LCCOMB_X16_Y18_N24
\u_vga|Add12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add12~12_combout\ = \u_vga|current_rocket\(6) $ (!\u_vga|Add12~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket\(6),
	cin => \u_vga|Add12~11\,
	combout => \u_vga|Add12~12_combout\);

-- Location: LCCOMB_X16_Y18_N4
\u_vga|current_rocket~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket~8_combout\ = (\u_vga|Equal11~6_combout\ & (\u_vga|Equal12~1_combout\ & \u_vga|Add12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datad => \u_vga|Add12~12_combout\,
	combout => \u_vga|current_rocket~8_combout\);

-- Location: FF_X16_Y18_N5
\u_vga|current_rocket[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket~8_combout\,
	ena => \u_vga|current_rocket[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket\(6));

-- Location: LCCOMB_X16_Y18_N8
\u_vga|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~0_combout\ = (((\u_vga|current_rocket\(0)) # (\u_vga|current_rocket\(2))) # (!\u_vga|current_rocket\(1))) # (!\u_vga|current_rocket\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(3),
	datab => \u_vga|current_rocket\(1),
	datac => \u_vga|current_rocket\(0),
	datad => \u_vga|current_rocket\(2),
	combout => \u_vga|Equal12~0_combout\);

-- Location: LCCOMB_X17_Y18_N24
\u_vga|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal12~1_combout\ = (\u_vga|current_rocket\(5)) # (((\u_vga|Equal12~0_combout\) # (\u_vga|current_rocket\(4))) # (!\u_vga|current_rocket\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(5),
	datab => \u_vga|current_rocket\(6),
	datac => \u_vga|Equal12~0_combout\,
	datad => \u_vga|current_rocket\(4),
	combout => \u_vga|Equal12~1_combout\);

-- Location: LCCOMB_X17_Y20_N16
\u_vga|update_rockets~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~0_combout\ = (!\u_vga|update_submarines~q\ & !\u_vga|v_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	combout => \u_vga|update_rockets~0_combout\);

-- Location: LCCOMB_X17_Y20_N30
\u_vga|update_rockets~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~4_combout\ = (\u_vga|update_rockets~0_combout\ & (((!\u_vga|generate_subarine~0_combout\ & !\u_vga|Equal12~1_combout\)) # (!\u_vga|Equal11~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|update_rockets~0_combout\,
	combout => \u_vga|update_rockets~4_combout\);

-- Location: LCCOMB_X15_Y19_N12
\u_vga|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~4_combout\ = (!\u_vga|Add13~6_combout\ & (\u_vga|Add13~8_combout\ & (\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~4_combout\);

-- Location: LCCOMB_X16_Y19_N22
\u_vga|submarines[47]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[47]~15_combout\ = (\u_vga|submarines\(47)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(47),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[47]~15_combout\);

-- Location: FF_X16_Y19_N23
\u_vga|submarines[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[47]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(47));

-- Location: LCCOMB_X16_Y17_N20
\u_vga|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~5_combout\ = (!\u_vga|Add13~0_combout\ & \u_vga|Add13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datac => \u_vga|Add13~2_combout\,
	combout => \u_vga|Decoder1~5_combout\);

-- Location: LCCOMB_X16_Y19_N28
\u_vga|submarines[45]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[45]~13_combout\ = (\u_vga|submarines\(45)) # ((\u_vga|Decoder1~5_combout\ & (\u_vga|Add13~4_combout\ & \u_vga|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~5_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(45),
	datad => \u_vga|Decoder1~4_combout\,
	combout => \u_vga|submarines[45]~13_combout\);

-- Location: FF_X16_Y19_N29
\u_vga|submarines[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[45]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(45));

-- Location: LCCOMB_X16_Y17_N30
\u_vga|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~6_combout\ = (!\u_vga|Add13~0_combout\ & (\u_vga|Add13~4_combout\ & !\u_vga|Add13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|Add13~2_combout\,
	combout => \u_vga|Decoder1~6_combout\);

-- Location: LCCOMB_X16_Y19_N12
\u_vga|submarines[41]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[41]~4_combout\ = (\u_vga|submarines\(41)) # ((\u_vga|Decoder1~4_combout\ & \u_vga|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datac => \u_vga|submarines\(41),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[41]~4_combout\);

-- Location: FF_X16_Y19_N13
\u_vga|submarines[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[41]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(41));

-- Location: LCCOMB_X16_Y20_N26
\u_vga|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~7_combout\ = (!\u_vga|Add13~2_combout\ & \u_vga|Add13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~2_combout\,
	datac => \u_vga|Add13~0_combout\,
	combout => \u_vga|Decoder1~7_combout\);

-- Location: LCCOMB_X16_Y19_N16
\u_vga|submarines[43]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[43]~7_combout\ = (\u_vga|submarines\(43)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~7_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(43),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[43]~7_combout\);

-- Location: FF_X16_Y19_N17
\u_vga|submarines[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[43]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(43));

-- Location: LCCOMB_X16_Y19_N20
\u_vga|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~7_combout\ = (\u_vga|Add13~2_combout\ & (((\u_vga|Add13~0_combout\)))) # (!\u_vga|Add13~2_combout\ & ((\u_vga|Add13~0_combout\ & ((\u_vga|submarines\(43)))) # (!\u_vga|Add13~0_combout\ & (\u_vga|submarines\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(41),
	datab => \u_vga|Add13~2_combout\,
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|submarines\(43),
	combout => \u_vga|Mux1~7_combout\);

-- Location: LCCOMB_X16_Y19_N6
\u_vga|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~8_combout\ = (\u_vga|Add13~2_combout\ & ((\u_vga|Mux1~7_combout\ & (\u_vga|submarines\(47))) # (!\u_vga|Mux1~7_combout\ & ((\u_vga|submarines\(45)))))) # (!\u_vga|Add13~2_combout\ & (((\u_vga|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(47),
	datab => \u_vga|submarines\(45),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|Mux1~7_combout\,
	combout => \u_vga|Mux1~8_combout\);

-- Location: LCCOMB_X15_Y19_N10
\u_vga|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~2_combout\ = (!\u_vga|Add13~6_combout\ & (\u_vga|Add13~8_combout\ & (!\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~2_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u_vga|submarines[46]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[46]~12_combout\ = (\u_vga|submarines\(46)) # ((\u_vga|Decoder1~3_combout\ & (\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~3_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(46),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[46]~12_combout\);

-- Location: FF_X16_Y17_N13
\u_vga|submarines[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[46]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(46));

-- Location: LCCOMB_X16_Y17_N6
\u_vga|submarines[40]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[40]~6_combout\ = (\u_vga|submarines\(40)) # ((\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~6_combout\,
	datab => \u_vga|Decoder1~2_combout\,
	datac => \u_vga|submarines\(40),
	combout => \u_vga|submarines[40]~6_combout\);

-- Location: FF_X16_Y17_N7
\u_vga|submarines[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[40]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(40));

-- Location: LCCOMB_X16_Y17_N28
\u_vga|submarines[42]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[42]~5_combout\ = (\u_vga|submarines\(42)) # ((\u_vga|Decoder1~7_combout\ & (\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~7_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(42),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[42]~5_combout\);

-- Location: FF_X16_Y17_N29
\u_vga|submarines[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[42]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(42));

-- Location: LCCOMB_X16_Y17_N0
\u_vga|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~0_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|submarines\(42)) # (\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~0_combout\ & (\u_vga|submarines\(40) & ((!\u_vga|Add13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(40),
	datab => \u_vga|submarines\(42),
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|Add13~2_combout\,
	combout => \u_vga|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y17_N22
\u_vga|submarines[44]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[44]~14_combout\ = (\u_vga|submarines\(44)) # ((\u_vga|Decoder1~5_combout\ & (\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~5_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(44),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[44]~14_combout\);

-- Location: FF_X16_Y17_N23
\u_vga|submarines[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[44]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(44));

-- Location: LCCOMB_X16_Y17_N10
\u_vga|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~1_combout\ = (\u_vga|Mux1~0_combout\ & ((\u_vga|submarines\(46)) # ((!\u_vga|Add13~2_combout\)))) # (!\u_vga|Mux1~0_combout\ & (((\u_vga|Add13~2_combout\ & \u_vga|submarines\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(46),
	datab => \u_vga|Mux1~0_combout\,
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(44),
	combout => \u_vga|Mux1~1_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u_vga|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~0_combout\ = (!\u_vga|Add13~0_combout\ & (!\u_vga|Add13~4_combout\ & !\u_vga|Add13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|Add13~2_combout\,
	combout => \u_vga|Decoder1~0_combout\);

-- Location: LCCOMB_X16_Y17_N18
\u_vga|submarines[32]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[32]~10_combout\ = (\u_vga|submarines\(32)) # ((\u_vga|Decoder1~2_combout\ & \u_vga|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder1~2_combout\,
	datac => \u_vga|submarines\(32),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[32]~10_combout\);

-- Location: FF_X16_Y17_N19
\u_vga|submarines[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[32]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(32));

-- Location: LCCOMB_X16_Y17_N8
\u_vga|submarines[34]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[34]~9_combout\ = (\u_vga|submarines\(34)) # ((\u_vga|Decoder1~7_combout\ & (!\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~7_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(34),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[34]~9_combout\);

-- Location: FF_X16_Y17_N9
\u_vga|submarines[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[34]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(34));

-- Location: LCCOMB_X16_Y17_N4
\u_vga|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~4_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|Add13~2_combout\) # (\u_vga|submarines\(34))))) # (!\u_vga|Add13~0_combout\ & (\u_vga|submarines\(32) & (!\u_vga|Add13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|submarines\(32),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(34),
	combout => \u_vga|Mux1~4_combout\);

-- Location: LCCOMB_X16_Y17_N2
\u_vga|submarines[36]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[36]~2_combout\ = (\u_vga|submarines\(36)) # ((\u_vga|Decoder1~5_combout\ & (!\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~5_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(36),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[36]~2_combout\);

-- Location: FF_X16_Y17_N3
\u_vga|submarines[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[36]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(36));

-- Location: LCCOMB_X16_Y17_N16
\u_vga|submarines[38]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[38]~0_combout\ = (\u_vga|submarines\(38)) # ((\u_vga|Decoder1~3_combout\ & (!\u_vga|Add13~4_combout\ & \u_vga|Decoder1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~3_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(38),
	datad => \u_vga|Decoder1~2_combout\,
	combout => \u_vga|submarines[38]~0_combout\);

-- Location: FF_X16_Y17_N17
\u_vga|submarines[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[38]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(38));

-- Location: LCCOMB_X16_Y17_N14
\u_vga|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~5_combout\ = (\u_vga|Mux1~4_combout\ & (((\u_vga|submarines\(38)) # (!\u_vga|Add13~2_combout\)))) # (!\u_vga|Mux1~4_combout\ & (\u_vga|submarines\(36) & (\u_vga|Add13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~4_combout\,
	datab => \u_vga|submarines\(36),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(38),
	combout => \u_vga|Mux1~5_combout\);

-- Location: LCCOMB_X16_Y19_N0
\u_vga|submarines[37]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[37]~1_combout\ = (\u_vga|submarines\(37)) # ((\u_vga|Decoder1~5_combout\ & (!\u_vga|Add13~4_combout\ & \u_vga|Decoder1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~5_combout\,
	datab => \u_vga|Add13~4_combout\,
	datac => \u_vga|submarines\(37),
	datad => \u_vga|Decoder1~4_combout\,
	combout => \u_vga|submarines[37]~1_combout\);

-- Location: FF_X16_Y19_N1
\u_vga|submarines[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[37]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(37));

-- Location: LCCOMB_X16_Y19_N4
\u_vga|submarines[33]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[33]~8_combout\ = (\u_vga|submarines\(33)) # ((\u_vga|Decoder1~4_combout\ & \u_vga|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datac => \u_vga|submarines\(33),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[33]~8_combout\);

-- Location: FF_X16_Y19_N5
\u_vga|submarines[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[33]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(33));

-- Location: LCCOMB_X16_Y19_N24
\u_vga|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~2_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~0_combout\ & ((\u_vga|Add13~2_combout\ & (\u_vga|submarines\(37))) # (!\u_vga|Add13~2_combout\ & ((\u_vga|submarines\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|submarines\(37),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(33),
	combout => \u_vga|Mux1~2_combout\);

-- Location: LCCOMB_X16_Y19_N30
\u_vga|submarines[35]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[35]~11_combout\ = (\u_vga|submarines\(35)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~7_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(35),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[35]~11_combout\);

-- Location: FF_X16_Y19_N31
\u_vga|submarines[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[35]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(35));

-- Location: LCCOMB_X16_Y19_N18
\u_vga|submarines[39]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[39]~3_combout\ = (\u_vga|submarines\(39)) # ((\u_vga|Decoder1~4_combout\ & (\u_vga|Decoder1~3_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(39),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[39]~3_combout\);

-- Location: FF_X16_Y19_N19
\u_vga|submarines[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[39]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(39));

-- Location: LCCOMB_X16_Y19_N26
\u_vga|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~3_combout\ = (\u_vga|Add13~0_combout\ & ((\u_vga|Mux1~2_combout\ & ((\u_vga|submarines\(39)))) # (!\u_vga|Mux1~2_combout\ & (\u_vga|submarines\(35))))) # (!\u_vga|Add13~0_combout\ & (\u_vga|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|Mux1~2_combout\,
	datac => \u_vga|submarines\(35),
	datad => \u_vga|submarines\(39),
	combout => \u_vga|Mux1~3_combout\);

-- Location: LCCOMB_X15_Y19_N4
\u_vga|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~6_combout\ = (\u_vga|Add13~4_combout\ & (\u_vga|magn_g_y\(0))) # (!\u_vga|Add13~4_combout\ & ((\u_vga|magn_g_y\(0) & ((\u_vga|Mux1~3_combout\))) # (!\u_vga|magn_g_y\(0) & (\u_vga|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux1~5_combout\,
	datad => \u_vga|Mux1~3_combout\,
	combout => \u_vga|Mux1~6_combout\);

-- Location: LCCOMB_X15_Y19_N6
\u_vga|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~9_combout\ = (\u_vga|Mux1~6_combout\ & ((\u_vga|Mux1~8_combout\) # ((!\u_vga|Add13~4_combout\)))) # (!\u_vga|Mux1~6_combout\ & (((\u_vga|Mux1~1_combout\ & \u_vga|Add13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~8_combout\,
	datab => \u_vga|Mux1~1_combout\,
	datac => \u_vga|Mux1~6_combout\,
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|Mux1~9_combout\);

-- Location: LCCOMB_X15_Y20_N28
\u_vga|submarines[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[27]~28_combout\ = (\u_vga|submarines\(27)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~9_combout\ & \u_vga|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~9_combout\,
	datac => \u_vga|submarines\(27),
	datad => \u_vga|Decoder1~7_combout\,
	combout => \u_vga|submarines[27]~28_combout\);

-- Location: FF_X15_Y20_N29
\u_vga|submarines[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[27]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(27));

-- Location: LCCOMB_X15_Y19_N30
\u_vga|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~8_combout\ = (\u_vga|Add13~6_combout\ & (!\u_vga|Add13~8_combout\ & (!\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~8_combout\);

-- Location: LCCOMB_X15_Y20_N2
\u_vga|submarines[26]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[26]~17_combout\ = (\u_vga|submarines\(26)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~7_combout\ & \u_vga|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(26),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[26]~17_combout\);

-- Location: FF_X15_Y20_N3
\u_vga|submarines[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[26]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(26));

-- Location: LCCOMB_X15_Y20_N16
\u_vga|submarines[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[19]~30_combout\ = (\u_vga|submarines\(19)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~9_combout\ & \u_vga|Decoder1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~9_combout\,
	datac => \u_vga|submarines\(19),
	datad => \u_vga|Decoder1~7_combout\,
	combout => \u_vga|submarines[19]~30_combout\);

-- Location: FF_X15_Y20_N17
\u_vga|submarines[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[19]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(19));

-- Location: LCCOMB_X15_Y20_N4
\u_vga|submarines[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[18]~18_combout\ = (\u_vga|submarines\(18)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~7_combout\ & \u_vga|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(18),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[18]~18_combout\);

-- Location: FF_X15_Y20_N5
\u_vga|submarines[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(18));

-- Location: LCCOMB_X15_Y20_N24
\u_vga|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~10_combout\ = (\u_vga|Add13~4_combout\ & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|Add13~4_combout\ & ((\u_vga|magn_g_y\(0) & (\u_vga|submarines\(19))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|submarines\(19),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(18),
	combout => \u_vga|Mux1~10_combout\);

-- Location: LCCOMB_X15_Y20_N26
\u_vga|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~11_combout\ = (\u_vga|Add13~4_combout\ & ((\u_vga|Mux1~10_combout\ & (\u_vga|submarines\(27))) # (!\u_vga|Mux1~10_combout\ & ((\u_vga|submarines\(26)))))) # (!\u_vga|Add13~4_combout\ & (((\u_vga|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|submarines\(27),
	datac => \u_vga|submarines\(26),
	datad => \u_vga|Mux1~10_combout\,
	combout => \u_vga|Mux1~11_combout\);

-- Location: LCCOMB_X15_Y20_N30
\u_vga|submarines[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[23]~29_combout\ = (\u_vga|submarines\(23)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(23),
	datad => \u_vga|Decoder1~9_combout\,
	combout => \u_vga|submarines[23]~29_combout\);

-- Location: FF_X15_Y20_N31
\u_vga|submarines[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[23]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(23));

-- Location: LCCOMB_X15_Y20_N0
\u_vga|submarines[30]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[30]~19_combout\ = (\u_vga|submarines\(30)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(30),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[30]~19_combout\);

-- Location: FF_X15_Y20_N1
\u_vga|submarines[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[30]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(30));

-- Location: LCCOMB_X15_Y20_N8
\u_vga|submarines[22]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[22]~16_combout\ = (\u_vga|submarines\(22)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Decoder1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(22),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[22]~16_combout\);

-- Location: FF_X15_Y20_N9
\u_vga|submarines[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[22]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(22));

-- Location: LCCOMB_X15_Y20_N20
\u_vga|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~17_combout\ = (\u_vga|Add13~4_combout\ & ((\u_vga|submarines\(30)) # ((\u_vga|magn_g_y\(0))))) # (!\u_vga|Add13~4_combout\ & (((!\u_vga|magn_g_y\(0) & \u_vga|submarines\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|submarines\(30),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(22),
	combout => \u_vga|Mux1~17_combout\);

-- Location: LCCOMB_X15_Y20_N14
\u_vga|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~18_combout\ = (\u_vga|Mux1~17_combout\ & (((\u_vga|submarines\(31)) # (!\u_vga|magn_g_y\(0))))) # (!\u_vga|Mux1~17_combout\ & (\u_vga|submarines\(23) & (\u_vga|magn_g_y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(23),
	datab => \u_vga|Mux1~17_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(31),
	combout => \u_vga|Mux1~18_combout\);

-- Location: LCCOMB_X15_Y16_N20
\u_vga|submarines[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[17]~22_combout\ = (\u_vga|submarines\(17)) # ((\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~0_combout\,
	datac => \u_vga|submarines\(17),
	datad => \u_vga|Decoder1~9_combout\,
	combout => \u_vga|submarines[17]~22_combout\);

-- Location: FF_X15_Y16_N21
\u_vga|submarines[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(17));

-- Location: LCCOMB_X15_Y16_N8
\u_vga|submarines[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[16]~26_combout\ = (\u_vga|submarines\(16)) # ((\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~0_combout\,
	datab => \u_vga|Decoder1~8_combout\,
	datac => \u_vga|submarines\(16),
	combout => \u_vga|submarines[16]~26_combout\);

-- Location: FF_X15_Y16_N9
\u_vga|submarines[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(16));

-- Location: LCCOMB_X15_Y16_N28
\u_vga|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~14_combout\ = (\u_vga|Add13~4_combout\ & (((\u_vga|magn_g_y\(0))))) # (!\u_vga|Add13~4_combout\ & ((\u_vga|magn_g_y\(0) & (\u_vga|submarines\(17))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|submarines\(17),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|submarines\(16),
	combout => \u_vga|Mux1~14_combout\);

-- Location: LCCOMB_X15_Y16_N22
\u_vga|submarines[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[24]~25_combout\ = (\u_vga|submarines\(24)) # ((\u_vga|Decoder1~6_combout\ & \u_vga|Decoder1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder1~6_combout\,
	datac => \u_vga|submarines\(24),
	datad => \u_vga|Decoder1~8_combout\,
	combout => \u_vga|submarines[24]~25_combout\);

-- Location: FF_X15_Y16_N23
\u_vga|submarines[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[24]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(24));

-- Location: LCCOMB_X15_Y16_N0
\u_vga|submarines[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[25]~20_combout\ = (\u_vga|submarines\(25)) # ((\u_vga|Decoder1~9_combout\ & \u_vga|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~9_combout\,
	datac => \u_vga|submarines\(25),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[25]~20_combout\);

-- Location: FF_X15_Y16_N1
\u_vga|submarines[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[25]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(25));

-- Location: LCCOMB_X15_Y16_N14
\u_vga|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~15_combout\ = (\u_vga|Add13~4_combout\ & ((\u_vga|Mux1~14_combout\ & ((\u_vga|submarines\(25)))) # (!\u_vga|Mux1~14_combout\ & (\u_vga|submarines\(24))))) # (!\u_vga|Add13~4_combout\ & (\u_vga|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Mux1~14_combout\,
	datac => \u_vga|submarines\(24),
	datad => \u_vga|submarines\(25),
	combout => \u_vga|Mux1~15_combout\);

-- Location: LCCOMB_X15_Y16_N16
\u_vga|submarines[29]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[29]~23_combout\ = (\u_vga|submarines\(29)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(29),
	datad => \u_vga|Decoder1~9_combout\,
	combout => \u_vga|submarines[29]~23_combout\);

-- Location: FF_X15_Y16_N17
\u_vga|submarines[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[29]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(29));

-- Location: LCCOMB_X15_Y16_N26
\u_vga|submarines[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[21]~21_combout\ = (\u_vga|submarines\(21)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~5_combout\ & \u_vga|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(21),
	datad => \u_vga|Decoder1~9_combout\,
	combout => \u_vga|submarines[21]~21_combout\);

-- Location: FF_X15_Y16_N27
\u_vga|submarines[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(21));

-- Location: LCCOMB_X15_Y16_N4
\u_vga|submarines[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[20]~24_combout\ = (\u_vga|submarines\(20)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~8_combout\ & \u_vga|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~8_combout\,
	datac => \u_vga|submarines\(20),
	datad => \u_vga|Decoder1~5_combout\,
	combout => \u_vga|submarines[20]~24_combout\);

-- Location: FF_X15_Y16_N5
\u_vga|submarines[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[20]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(20));

-- Location: LCCOMB_X15_Y16_N12
\u_vga|submarines[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[28]~27_combout\ = (\u_vga|submarines\(28)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~8_combout\ & \u_vga|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~8_combout\,
	datac => \u_vga|submarines\(28),
	datad => \u_vga|Decoder1~5_combout\,
	combout => \u_vga|submarines[28]~27_combout\);

-- Location: FF_X15_Y16_N13
\u_vga|submarines[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[28]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(28));

-- Location: LCCOMB_X15_Y16_N24
\u_vga|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~12_combout\ = (\u_vga|magn_g_y\(0) & (((\u_vga|Add13~4_combout\)))) # (!\u_vga|magn_g_y\(0) & ((\u_vga|Add13~4_combout\ & ((\u_vga|submarines\(28)))) # (!\u_vga|Add13~4_combout\ & (\u_vga|submarines\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|submarines\(20),
	datac => \u_vga|Add13~4_combout\,
	datad => \u_vga|submarines\(28),
	combout => \u_vga|Mux1~12_combout\);

-- Location: LCCOMB_X15_Y16_N2
\u_vga|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~13_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux1~12_combout\ & (\u_vga|submarines\(29))) # (!\u_vga|Mux1~12_combout\ & ((\u_vga|submarines\(21)))))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|magn_g_y\(0),
	datab => \u_vga|submarines\(29),
	datac => \u_vga|submarines\(21),
	datad => \u_vga|Mux1~12_combout\,
	combout => \u_vga|Mux1~13_combout\);

-- Location: LCCOMB_X16_Y20_N6
\u_vga|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~16_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~0_combout\ & ((\u_vga|Add13~2_combout\ & ((\u_vga|Mux1~13_combout\))) # (!\u_vga|Add13~2_combout\ & (\u_vga|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~15_combout\,
	datab => \u_vga|Mux1~13_combout\,
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|Add13~2_combout\,
	combout => \u_vga|Mux1~16_combout\);

-- Location: LCCOMB_X16_Y20_N24
\u_vga|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~19_combout\ = (\u_vga|Add13~0_combout\ & ((\u_vga|Mux1~16_combout\ & ((\u_vga|Mux1~18_combout\))) # (!\u_vga|Mux1~16_combout\ & (\u_vga|Mux1~11_combout\)))) # (!\u_vga|Add13~0_combout\ & (((\u_vga|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~11_combout\,
	datab => \u_vga|Mux1~18_combout\,
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|Mux1~16_combout\,
	combout => \u_vga|Mux1~19_combout\);

-- Location: LCCOMB_X15_Y19_N20
\u_vga|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~11_combout\ = (!\u_vga|Add13~6_combout\ & (!\u_vga|Add13~8_combout\ & (\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~11_combout\);

-- Location: LCCOMB_X14_Y19_N20
\u_vga|submarines[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[13]~44_combout\ = (\u_vga|submarines\(13)) # ((\u_vga|Decoder1~11_combout\ & (\u_vga|Decoder1~5_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(13),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[13]~44_combout\);

-- Location: FF_X14_Y19_N21
\u_vga|submarines[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[13]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(13));

-- Location: LCCOMB_X14_Y19_N2
\u_vga|submarines[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[9]~33_combout\ = (\u_vga|submarines\(9)) # ((\u_vga|Decoder1~11_combout\ & \u_vga|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datac => \u_vga|submarines\(9),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[9]~33_combout\);

-- Location: FF_X14_Y19_N3
\u_vga|submarines[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[9]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(9));

-- Location: LCCOMB_X14_Y19_N12
\u_vga|Mux1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~27_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~0_combout\ & ((\u_vga|Add13~2_combout\ & (\u_vga|submarines\(13))) # (!\u_vga|Add13~2_combout\ & ((\u_vga|submarines\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|submarines\(13),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(9),
	combout => \u_vga|Mux1~27_combout\);

-- Location: LCCOMB_X14_Y19_N24
\u_vga|submarines[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[11]~35_combout\ = (\u_vga|submarines\(11)) # ((\u_vga|Decoder1~11_combout\ & (\u_vga|Decoder1~7_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(11),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[11]~35_combout\);

-- Location: FF_X14_Y19_N25
\u_vga|submarines[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[11]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(11));

-- Location: LCCOMB_X14_Y19_N4
\u_vga|submarines[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[15]~47_combout\ = (\u_vga|submarines\(15)) # ((\u_vga|Decoder1~11_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(15),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[15]~47_combout\);

-- Location: FF_X14_Y19_N5
\u_vga|submarines[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[15]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(15));

-- Location: LCCOMB_X14_Y19_N14
\u_vga|Mux1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~28_combout\ = (\u_vga|Mux1~27_combout\ & (((\u_vga|submarines\(15)) # (!\u_vga|Add13~0_combout\)))) # (!\u_vga|Mux1~27_combout\ & (\u_vga|submarines\(11) & (\u_vga|Add13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~27_combout\,
	datab => \u_vga|submarines\(11),
	datac => \u_vga|Add13~0_combout\,
	datad => \u_vga|submarines\(15),
	combout => \u_vga|Mux1~28_combout\);

-- Location: LCCOMB_X15_Y19_N18
\u_vga|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~10_combout\ = (!\u_vga|Add13~6_combout\ & (!\u_vga|Add13~8_combout\ & (!\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~10_combout\);

-- Location: LCCOMB_X14_Y19_N16
\u_vga|submarines[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[10]~32_combout\ = (\u_vga|submarines\(10)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~7_combout\ & \u_vga|Decoder1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~7_combout\,
	datac => \u_vga|submarines\(10),
	datad => \u_vga|Decoder1~10_combout\,
	combout => \u_vga|submarines[10]~32_combout\);

-- Location: FF_X14_Y19_N17
\u_vga|submarines[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[10]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(10));

-- Location: LCCOMB_X14_Y19_N22
\u_vga|submarines[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[14]~45_combout\ = (\u_vga|submarines\(14)) # ((\u_vga|Decoder1~3_combout\ & (\u_vga|Decoder1~10_combout\ & \u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~3_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(14),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[14]~45_combout\);

-- Location: FF_X14_Y19_N23
\u_vga|submarines[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[14]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(14));

-- Location: LCCOMB_X14_Y19_N28
\u_vga|submarines[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[8]~34_combout\ = (\u_vga|submarines\(8)) # ((\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(8),
	datad => \u_vga|Decoder1~6_combout\,
	combout => \u_vga|submarines[8]~34_combout\);

-- Location: FF_X14_Y19_N29
\u_vga|submarines[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[8]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(8));

-- Location: LCCOMB_X14_Y19_N8
\u_vga|submarines[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[12]~46_combout\ = (\u_vga|submarines\(12)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(12),
	datad => \u_vga|Decoder1~5_combout\,
	combout => \u_vga|submarines[12]~46_combout\);

-- Location: FF_X14_Y19_N9
\u_vga|submarines[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[12]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(12));

-- Location: LCCOMB_X14_Y19_N0
\u_vga|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~20_combout\ = (\u_vga|Add13~0_combout\ & (((\u_vga|Add13~2_combout\)))) # (!\u_vga|Add13~0_combout\ & ((\u_vga|Add13~2_combout\ & ((\u_vga|submarines\(12)))) # (!\u_vga|Add13~2_combout\ & (\u_vga|submarines\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|submarines\(8),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(12),
	combout => \u_vga|Mux1~20_combout\);

-- Location: LCCOMB_X14_Y19_N18
\u_vga|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~21_combout\ = (\u_vga|Add13~0_combout\ & ((\u_vga|Mux1~20_combout\ & ((\u_vga|submarines\(14)))) # (!\u_vga|Mux1~20_combout\ & (\u_vga|submarines\(10))))) # (!\u_vga|Add13~0_combout\ & (((\u_vga|Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|submarines\(10),
	datac => \u_vga|submarines\(14),
	datad => \u_vga|Mux1~20_combout\,
	combout => \u_vga|Mux1~21_combout\);

-- Location: LCCOMB_X14_Y17_N16
\u_vga|submarines[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[7]~39_combout\ = (\u_vga|submarines\(7)) # ((\u_vga|Decoder1~11_combout\ & (\u_vga|Decoder1~3_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(7),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[7]~39_combout\);

-- Location: FF_X14_Y17_N17
\u_vga|submarines[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(7));

-- Location: LCCOMB_X14_Y17_N30
\u_vga|submarines[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[1]~41_combout\ = (\u_vga|submarines\(1)) # ((\u_vga|Decoder1~11_combout\ & \u_vga|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datac => \u_vga|submarines\(1),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[1]~41_combout\);

-- Location: FF_X14_Y17_N31
\u_vga|submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[1]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(1));

-- Location: LCCOMB_X14_Y17_N4
\u_vga|submarines[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[3]~43_combout\ = (\u_vga|submarines\(3)) # ((\u_vga|Decoder1~7_combout\ & (\u_vga|Decoder1~11_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~7_combout\,
	datab => \u_vga|Decoder1~11_combout\,
	datac => \u_vga|submarines\(3),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[3]~43_combout\);

-- Location: FF_X14_Y17_N5
\u_vga|submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(3));

-- Location: LCCOMB_X14_Y17_N0
\u_vga|Mux1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~22_combout\ = (\u_vga|Add13~2_combout\ & (((\u_vga|Add13~0_combout\)))) # (!\u_vga|Add13~2_combout\ & ((\u_vga|Add13~0_combout\ & ((\u_vga|submarines\(3)))) # (!\u_vga|Add13~0_combout\ & (\u_vga|submarines\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(1),
	datab => \u_vga|Add13~2_combout\,
	datac => \u_vga|submarines\(3),
	datad => \u_vga|Add13~0_combout\,
	combout => \u_vga|Mux1~22_combout\);

-- Location: LCCOMB_X14_Y17_N24
\u_vga|submarines[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[5]~36_combout\ = (\u_vga|submarines\(5)) # ((\u_vga|Decoder1~11_combout\ & (\u_vga|Decoder1~5_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~11_combout\,
	datab => \u_vga|Decoder1~5_combout\,
	datac => \u_vga|submarines\(5),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[5]~36_combout\);

-- Location: FF_X14_Y17_N25
\u_vga|submarines[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(5));

-- Location: LCCOMB_X14_Y17_N10
\u_vga|Mux1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~23_combout\ = (\u_vga|Mux1~22_combout\ & ((\u_vga|submarines\(7)) # ((!\u_vga|Add13~2_combout\)))) # (!\u_vga|Mux1~22_combout\ & (((\u_vga|Add13~2_combout\ & \u_vga|submarines\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(7),
	datab => \u_vga|Mux1~22_combout\,
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(5),
	combout => \u_vga|Mux1~23_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_vga|submarines[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[2]~40_combout\ = (\u_vga|submarines\(2)) # ((\u_vga|Decoder1~7_combout\ & (\u_vga|Decoder1~10_combout\ & !\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~7_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(2),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|submarines[2]~40_combout\);

-- Location: FF_X14_Y17_N13
\u_vga|submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[2]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(2));

-- Location: LCCOMB_X14_Y17_N8
\u_vga|submarines[0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[0]~42_combout\ = (\u_vga|submarines\(0)) # ((\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(0),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|submarines[0]~42_combout\);

-- Location: FF_X14_Y17_N9
\u_vga|submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[0]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(0));

-- Location: LCCOMB_X14_Y17_N28
\u_vga|Mux1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~24_combout\ = (\u_vga|Add13~2_combout\ & (((\u_vga|Add13~0_combout\)))) # (!\u_vga|Add13~2_combout\ & ((\u_vga|Add13~0_combout\ & (\u_vga|submarines\(2))) # (!\u_vga|Add13~0_combout\ & ((\u_vga|submarines\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(2),
	datab => \u_vga|Add13~2_combout\,
	datac => \u_vga|submarines\(0),
	datad => \u_vga|Add13~0_combout\,
	combout => \u_vga|Mux1~24_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u_vga|submarines[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[4]~38_combout\ = (\u_vga|submarines\(4)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(4),
	datad => \u_vga|Decoder1~5_combout\,
	combout => \u_vga|submarines[4]~38_combout\);

-- Location: FF_X14_Y17_N21
\u_vga|submarines[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[4]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(4));

-- Location: LCCOMB_X14_Y17_N18
\u_vga|submarines[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[6]~37_combout\ = (\u_vga|submarines\(6)) # ((!\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~10_combout\ & \u_vga|Decoder1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~10_combout\,
	datac => \u_vga|submarines\(6),
	datad => \u_vga|Decoder1~3_combout\,
	combout => \u_vga|submarines[6]~37_combout\);

-- Location: FF_X14_Y17_N19
\u_vga|submarines[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[6]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(6));

-- Location: LCCOMB_X14_Y17_N22
\u_vga|Mux1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~25_combout\ = (\u_vga|Mux1~24_combout\ & (((\u_vga|submarines\(6)) # (!\u_vga|Add13~2_combout\)))) # (!\u_vga|Mux1~24_combout\ & (\u_vga|submarines\(4) & (\u_vga|Add13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~24_combout\,
	datab => \u_vga|submarines\(4),
	datac => \u_vga|Add13~2_combout\,
	datad => \u_vga|submarines\(6),
	combout => \u_vga|Mux1~25_combout\);

-- Location: LCCOMB_X15_Y19_N8
\u_vga|Mux1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~26_combout\ = (\u_vga|magn_g_y\(0) & ((\u_vga|Mux1~23_combout\) # ((\u_vga|Add13~4_combout\)))) # (!\u_vga|magn_g_y\(0) & (((\u_vga|Mux1~25_combout\ & !\u_vga|Add13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~23_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|Mux1~25_combout\,
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|Mux1~26_combout\);

-- Location: LCCOMB_X15_Y19_N26
\u_vga|Mux1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~29_combout\ = (\u_vga|Mux1~26_combout\ & ((\u_vga|Mux1~28_combout\) # ((!\u_vga|Add13~4_combout\)))) # (!\u_vga|Mux1~26_combout\ & (((\u_vga|Mux1~21_combout\ & \u_vga|Add13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~28_combout\,
	datab => \u_vga|Mux1~21_combout\,
	datac => \u_vga|Mux1~26_combout\,
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|Mux1~29_combout\);

-- Location: LCCOMB_X15_Y19_N28
\u_vga|Mux1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~30_combout\ = (\u_vga|Add13~8_combout\ & (((\u_vga|Add13~6_combout\)))) # (!\u_vga|Add13~8_combout\ & ((\u_vga|Add13~6_combout\ & (\u_vga|Mux1~19_combout\)) # (!\u_vga|Add13~6_combout\ & ((\u_vga|Mux1~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~19_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|Mux1~29_combout\,
	datad => \u_vga|Add13~6_combout\,
	combout => \u_vga|Mux1~30_combout\);

-- Location: LCCOMB_X15_Y19_N22
\u_vga|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~12_combout\ = (\u_vga|Add13~6_combout\ & (\u_vga|Add13~8_combout\ & (\u_vga|Decoder1~0_combout\ & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|Decoder1~0_combout\,
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~12_combout\);

-- Location: LCCOMB_X15_Y19_N2
\u_vga|submarines[48]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[48]~49_combout\ = (\u_vga|submarines\(48)) # ((\u_vga|Decoder1~12_combout\ & !\u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~12_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(48),
	combout => \u_vga|submarines[48]~49_combout\);

-- Location: FF_X15_Y19_N3
\u_vga|submarines[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[48]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(48));

-- Location: LCCOMB_X15_Y19_N24
\u_vga|submarines[49]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[49]~48_combout\ = (\u_vga|submarines\(49)) # ((\u_vga|Decoder1~12_combout\ & \u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder1~12_combout\,
	datab => \u_vga|magn_g_y\(0),
	datac => \u_vga|submarines\(49),
	combout => \u_vga|submarines[49]~48_combout\);

-- Location: FF_X15_Y19_N25
\u_vga|submarines[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[49]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(49));

-- Location: LCCOMB_X15_Y19_N14
\u_vga|Mux1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~31_combout\ = (\u_vga|Decoder1~0_combout\ & ((\u_vga|magn_g_y\(0) & ((\u_vga|submarines\(49)))) # (!\u_vga|magn_g_y\(0) & (\u_vga|submarines\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(48),
	datab => \u_vga|submarines\(49),
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~0_combout\,
	combout => \u_vga|Mux1~31_combout\);

-- Location: LCCOMB_X15_Y19_N16
\u_vga|Mux1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux1~32_combout\ = (\u_vga|Mux1~30_combout\ & (((\u_vga|Mux1~31_combout\) # (!\u_vga|Add13~8_combout\)))) # (!\u_vga|Mux1~30_combout\ & (\u_vga|Mux1~9_combout\ & ((\u_vga|Add13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~9_combout\,
	datab => \u_vga|Mux1~30_combout\,
	datac => \u_vga|Mux1~31_combout\,
	datad => \u_vga|Add13~8_combout\,
	combout => \u_vga|Mux1~32_combout\);

-- Location: LCCOMB_X19_Y22_N12
\u_vga|nb_submarines[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[3]~9_combout\ = (\u_vga|nb_submarines\(3) & (\u_vga|nb_submarines[2]~8\ $ (GND))) # (!\u_vga|nb_submarines\(3) & (!\u_vga|nb_submarines[2]~8\ & VCC))
-- \u_vga|nb_submarines[3]~10\ = CARRY((\u_vga|nb_submarines\(3) & !\u_vga|nb_submarines[2]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(3),
	datad => VCC,
	cin => \u_vga|nb_submarines[2]~8\,
	combout => \u_vga|nb_submarines[3]~9_combout\,
	cout => \u_vga|nb_submarines[3]~10\);

-- Location: LCCOMB_X19_Y22_N14
\u_vga|nb_submarines[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[4]~11_combout\ = (\u_vga|nb_submarines\(4) & (!\u_vga|nb_submarines[3]~10\)) # (!\u_vga|nb_submarines\(4) & ((\u_vga|nb_submarines[3]~10\) # (GND)))
-- \u_vga|nb_submarines[4]~12\ = CARRY((!\u_vga|nb_submarines[3]~10\) # (!\u_vga|nb_submarines\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|nb_submarines\(4),
	datad => VCC,
	cin => \u_vga|nb_submarines[3]~10\,
	combout => \u_vga|nb_submarines[4]~11_combout\,
	cout => \u_vga|nb_submarines[4]~12\);

-- Location: FF_X19_Y22_N15
\u_vga|nb_submarines[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[4]~11_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(4));

-- Location: LCCOMB_X19_Y22_N16
\u_vga|nb_submarines[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[5]~13_combout\ = \u_vga|nb_submarines\(5) $ (!\u_vga|nb_submarines[4]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|nb_submarines\(5),
	cin => \u_vga|nb_submarines[4]~12\,
	combout => \u_vga|nb_submarines[5]~13_combout\);

-- Location: FF_X19_Y22_N17
\u_vga|nb_submarines[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[5]~13_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(5));

-- Location: LCCOMB_X19_Y22_N2
\u_vga|data_a_sub[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~8_combout\ = (!\u_vga|Mux1~32_combout\ & (!\u_vga|nb_submarines\(5) & (\u_vga|data_a_sub[8]~6_combout\ & \u_vga|Equal13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux1~32_combout\,
	datab => \u_vga|nb_submarines\(5),
	datac => \u_vga|data_a_sub[8]~6_combout\,
	datad => \u_vga|Equal13~1_combout\,
	combout => \u_vga|data_a_sub[8]~8_combout\);

-- Location: LCCOMB_X19_Y22_N22
\u_vga|nb_submarines[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[0]~15_combout\ = \u_vga|nb_submarines\(0) $ (((!\u_vga|data_a_mis[31]~0_combout\ & (\u_vga|data_a_sub[10]~11_combout\ & \u_vga|data_a_sub[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_mis[31]~0_combout\,
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|nb_submarines\(0),
	datad => \u_vga|data_a_sub[8]~8_combout\,
	combout => \u_vga|nb_submarines[0]~15_combout\);

-- Location: FF_X19_Y22_N23
\u_vga|nb_submarines[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(0));

-- Location: LCCOMB_X19_Y22_N8
\u_vga|nb_submarines[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[1]~5_combout\ = (\u_vga|nb_submarines\(0) & (\u_vga|nb_submarines\(1) $ (VCC))) # (!\u_vga|nb_submarines\(0) & (\u_vga|nb_submarines\(1) & VCC))
-- \u_vga|nb_submarines[1]~6\ = CARRY((\u_vga|nb_submarines\(0) & \u_vga|nb_submarines\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(0),
	datab => \u_vga|nb_submarines\(1),
	datad => VCC,
	combout => \u_vga|nb_submarines[1]~5_combout\,
	cout => \u_vga|nb_submarines[1]~6\);

-- Location: FF_X19_Y22_N9
\u_vga|nb_submarines[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[1]~5_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(1));

-- Location: LCCOMB_X19_Y22_N10
\u_vga|nb_submarines[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|nb_submarines[2]~7_combout\ = (\u_vga|nb_submarines\(2) & (!\u_vga|nb_submarines[1]~6\)) # (!\u_vga|nb_submarines\(2) & ((\u_vga|nb_submarines[1]~6\) # (GND)))
-- \u_vga|nb_submarines[2]~8\ = CARRY((!\u_vga|nb_submarines[1]~6\) # (!\u_vga|nb_submarines\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(2),
	datad => VCC,
	cin => \u_vga|nb_submarines[1]~6\,
	combout => \u_vga|nb_submarines[2]~7_combout\,
	cout => \u_vga|nb_submarines[2]~8\);

-- Location: FF_X19_Y22_N11
\u_vga|nb_submarines[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[2]~7_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(2));

-- Location: FF_X19_Y22_N13
\u_vga|nb_submarines[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|nb_submarines[3]~9_combout\,
	ena => \u_vga|Decoder1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|nb_submarines\(3));

-- Location: LCCOMB_X19_Y22_N26
\u_vga|data_a_sub[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~6_combout\ = (!\u_vga|nb_submarines\(4) & (((!\u_vga|nb_submarines\(1) & !\u_vga|nb_submarines\(2))) # (!\u_vga|nb_submarines\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|nb_submarines\(3),
	datab => \u_vga|nb_submarines\(1),
	datac => \u_vga|nb_submarines\(4),
	datad => \u_vga|nb_submarines\(2),
	combout => \u_vga|data_a_sub[8]~6_combout\);

-- Location: LCCOMB_X19_Y22_N20
\u_vga|data_a_sub[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~7_combout\ = (\u_vga|data_a_sub[8]~6_combout\ & !\u_vga|nb_submarines\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|data_a_sub[8]~6_combout\,
	datad => \u_vga|nb_submarines\(5),
	combout => \u_vga|data_a_sub[8]~7_combout\);

-- Location: LCCOMB_X19_Y22_N4
\u_vga|update_missiles~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~1_combout\ = (!\u_vga|v_sync~q\ & (\u_vga|Equal13~1_combout\ & ((!\u_vga|Mux1~32_combout\) # (!\u_vga|data_a_sub[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|data_a_sub[8]~7_combout\,
	datac => \u_vga|Mux1~32_combout\,
	datad => \u_vga|Equal13~1_combout\,
	combout => \u_vga|update_missiles~1_combout\);

-- Location: LCCOMB_X17_Y20_N28
\u_vga|generate_subarine~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~1_combout\ = (\u_vga|generate_subarine~q\ & ((\u_vga|update_rockets~q\) # ((\u_vga|update_submarines~q\) # (!\u_vga|update_missiles~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~q\,
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|update_missiles~1_combout\,
	combout => \u_vga|generate_subarine~1_combout\);

-- Location: LCCOMB_X17_Y20_N4
\u_vga|generate_subarine~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|generate_subarine~2_combout\ = (!\u_vga|update_elements_position~1_combout\ & ((\u_vga|generate_subarine~1_combout\) # ((\u_vga|update_rockets~q\ & \u_vga|update_rockets~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_rockets~4_combout\,
	datad => \u_vga|generate_subarine~1_combout\,
	combout => \u_vga|generate_subarine~2_combout\);

-- Location: FF_X17_Y20_N5
\u_vga|generate_subarine\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|generate_subarine~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|generate_subarine~q\);

-- Location: LCCOMB_X19_Y22_N24
\u_vga|data_a_sub[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~11_combout\ = (!\u_vga|update_rockets~q\ & (!\u_vga|update_submarines~q\ & \u_vga|generate_subarine~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|data_a_sub[10]~11_combout\);

-- Location: LCCOMB_X19_Y22_N18
\u_vga|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~1_combout\ = (!\u_vga|update_elements_position~1_combout\ & (\u_vga|data_a_sub[10]~11_combout\ & (!\u_vga|v_sync~q\ & \u_vga|data_a_sub[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|data_a_sub[8]~8_combout\,
	combout => \u_vga|Decoder1~1_combout\);

-- Location: LCCOMB_X15_Y19_N0
\u_vga|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder1~9_combout\ = (\u_vga|Add13~6_combout\ & (!\u_vga|Add13~8_combout\ & (\u_vga|magn_g_y\(0) & \u_vga|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~6_combout\,
	datab => \u_vga|Add13~8_combout\,
	datac => \u_vga|magn_g_y\(0),
	datad => \u_vga|Decoder1~1_combout\,
	combout => \u_vga|Decoder1~9_combout\);

-- Location: LCCOMB_X15_Y20_N12
\u_vga|submarines[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|submarines[31]~31_combout\ = (\u_vga|submarines\(31)) # ((\u_vga|Add13~4_combout\ & (\u_vga|Decoder1~3_combout\ & \u_vga|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~4_combout\,
	datab => \u_vga|Decoder1~3_combout\,
	datac => \u_vga|submarines\(31),
	datad => \u_vga|Decoder1~9_combout\,
	combout => \u_vga|submarines[31]~31_combout\);

-- Location: FF_X15_Y20_N13
\u_vga|submarines[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|submarines[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|submarines\(31));

-- Location: LCCOMB_X15_Y20_N10
\u_vga|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~17_combout\ = (\u_vga|current_submarine\(2) & (((\u_vga|submarines\(23)) # (\u_vga|current_submarine\(3))))) # (!\u_vga|current_submarine\(2) & (\u_vga|submarines\(19) & ((!\u_vga|current_submarine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|submarines\(19),
	datac => \u_vga|submarines\(23),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~17_combout\);

-- Location: LCCOMB_X15_Y20_N22
\u_vga|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~18_combout\ = (\u_vga|Mux0~17_combout\ & ((\u_vga|submarines\(31)) # ((!\u_vga|current_submarine\(3))))) # (!\u_vga|Mux0~17_combout\ & (((\u_vga|submarines\(27) & \u_vga|current_submarine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(31),
	datab => \u_vga|submarines\(27),
	datac => \u_vga|Mux0~17_combout\,
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~18_combout\);

-- Location: LCCOMB_X15_Y20_N6
\u_vga|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~10_combout\ = (\u_vga|current_submarine\(2) & (((\u_vga|current_submarine\(3))))) # (!\u_vga|current_submarine\(2) & ((\u_vga|current_submarine\(3) & (\u_vga|submarines\(26))) # (!\u_vga|current_submarine\(3) & ((\u_vga|submarines\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(26),
	datab => \u_vga|submarines\(18),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~10_combout\);

-- Location: LCCOMB_X15_Y20_N18
\u_vga|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~11_combout\ = (\u_vga|Mux0~10_combout\ & ((\u_vga|submarines\(30)) # ((!\u_vga|current_submarine\(2))))) # (!\u_vga|Mux0~10_combout\ & (((\u_vga|current_submarine\(2) & \u_vga|submarines\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~10_combout\,
	datab => \u_vga|submarines\(30),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|submarines\(22),
	combout => \u_vga|Mux0~11_combout\);

-- Location: LCCOMB_X15_Y16_N18
\u_vga|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~14_combout\ = (\u_vga|current_submarine\(2) & (((\u_vga|current_submarine\(3))))) # (!\u_vga|current_submarine\(2) & ((\u_vga|current_submarine\(3) & (\u_vga|submarines\(24))) # (!\u_vga|current_submarine\(3) & ((\u_vga|submarines\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(24),
	datab => \u_vga|submarines\(16),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~14_combout\);

-- Location: LCCOMB_X15_Y16_N6
\u_vga|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~15_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|Mux0~14_combout\ & (\u_vga|submarines\(28))) # (!\u_vga|Mux0~14_combout\ & ((\u_vga|submarines\(20)))))) # (!\u_vga|current_submarine\(2) & (((\u_vga|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(28),
	datab => \u_vga|submarines\(20),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|Mux0~14_combout\,
	combout => \u_vga|Mux0~15_combout\);

-- Location: LCCOMB_X15_Y16_N30
\u_vga|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~12_combout\ = (\u_vga|current_submarine\(2) & (((\u_vga|submarines\(21)) # (\u_vga|current_submarine\(3))))) # (!\u_vga|current_submarine\(2) & (\u_vga|submarines\(17) & ((!\u_vga|current_submarine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|submarines\(17),
	datac => \u_vga|submarines\(21),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~12_combout\);

-- Location: LCCOMB_X15_Y16_N10
\u_vga|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~13_combout\ = (\u_vga|Mux0~12_combout\ & ((\u_vga|submarines\(29)) # ((!\u_vga|current_submarine\(3))))) # (!\u_vga|Mux0~12_combout\ & (((\u_vga|submarines\(25) & \u_vga|current_submarine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(29),
	datab => \u_vga|submarines\(25),
	datac => \u_vga|Mux0~12_combout\,
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~13_combout\);

-- Location: LCCOMB_X15_Y17_N2
\u_vga|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~16_combout\ = (\u_vga|current_submarine\(1) & (((\u_vga|current_submarine\(0))))) # (!\u_vga|current_submarine\(1) & ((\u_vga|current_submarine\(0) & ((\u_vga|Mux0~13_combout\))) # (!\u_vga|current_submarine\(0) & (\u_vga|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~15_combout\,
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|Mux0~13_combout\,
	combout => \u_vga|Mux0~16_combout\);

-- Location: LCCOMB_X15_Y17_N12
\u_vga|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~19_combout\ = (\u_vga|current_submarine\(1) & ((\u_vga|Mux0~16_combout\ & (\u_vga|Mux0~18_combout\)) # (!\u_vga|Mux0~16_combout\ & ((\u_vga|Mux0~11_combout\))))) # (!\u_vga|current_submarine\(1) & (((\u_vga|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~18_combout\,
	datab => \u_vga|Mux0~11_combout\,
	datac => \u_vga|current_submarine\(1),
	datad => \u_vga|Mux0~16_combout\,
	combout => \u_vga|Mux0~19_combout\);

-- Location: LCCOMB_X14_Y17_N6
\u_vga|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~22_combout\ = (\u_vga|current_submarine\(1) & ((\u_vga|submarines\(6)) # ((\u_vga|current_submarine\(0))))) # (!\u_vga|current_submarine\(1) & (((!\u_vga|current_submarine\(0) & \u_vga|submarines\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(1),
	datab => \u_vga|submarines\(6),
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|submarines\(4),
	combout => \u_vga|Mux0~22_combout\);

-- Location: LCCOMB_X14_Y17_N2
\u_vga|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~23_combout\ = (\u_vga|Mux0~22_combout\ & (((\u_vga|submarines\(7)) # (!\u_vga|current_submarine\(0))))) # (!\u_vga|Mux0~22_combout\ & (\u_vga|submarines\(5) & (\u_vga|current_submarine\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~22_combout\,
	datab => \u_vga|submarines\(5),
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|submarines\(7),
	combout => \u_vga|Mux0~23_combout\);

-- Location: LCCOMB_X14_Y17_N26
\u_vga|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~24_combout\ = (\u_vga|current_submarine\(0) & ((\u_vga|submarines\(1)) # ((\u_vga|current_submarine\(1))))) # (!\u_vga|current_submarine\(0) & (((\u_vga|submarines\(0) & !\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(1),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|submarines\(0),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~24_combout\);

-- Location: LCCOMB_X14_Y17_N14
\u_vga|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~25_combout\ = (\u_vga|Mux0~24_combout\ & (((\u_vga|submarines\(3)) # (!\u_vga|current_submarine\(1))))) # (!\u_vga|Mux0~24_combout\ & (\u_vga|submarines\(2) & ((\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(2),
	datab => \u_vga|submarines\(3),
	datac => \u_vga|Mux0~24_combout\,
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~25_combout\);

-- Location: LCCOMB_X15_Y17_N22
\u_vga|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~26_combout\ = (\u_vga|current_submarine\(3) & (((\u_vga|current_submarine\(2))))) # (!\u_vga|current_submarine\(3) & ((\u_vga|current_submarine\(2) & (\u_vga|Mux0~23_combout\)) # (!\u_vga|current_submarine\(2) & ((\u_vga|Mux0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~23_combout\,
	datab => \u_vga|current_submarine\(3),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|Mux0~25_combout\,
	combout => \u_vga|Mux0~26_combout\);

-- Location: LCCOMB_X14_Y19_N30
\u_vga|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~20_combout\ = (\u_vga|current_submarine\(0) & ((\u_vga|submarines\(9)) # ((\u_vga|current_submarine\(1))))) # (!\u_vga|current_submarine\(0) & (((\u_vga|submarines\(8) & !\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|submarines\(9),
	datac => \u_vga|submarines\(8),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~20_combout\);

-- Location: LCCOMB_X14_Y19_N26
\u_vga|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~21_combout\ = (\u_vga|Mux0~20_combout\ & (((\u_vga|submarines\(11)) # (!\u_vga|current_submarine\(1))))) # (!\u_vga|Mux0~20_combout\ & (\u_vga|submarines\(10) & ((\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(10),
	datab => \u_vga|submarines\(11),
	datac => \u_vga|Mux0~20_combout\,
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~21_combout\);

-- Location: LCCOMB_X14_Y19_N10
\u_vga|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~27_combout\ = (\u_vga|current_submarine\(0) & (((\u_vga|current_submarine\(1))))) # (!\u_vga|current_submarine\(0) & ((\u_vga|current_submarine\(1) & ((\u_vga|submarines\(14)))) # (!\u_vga|current_submarine\(1) & (\u_vga|submarines\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datab => \u_vga|submarines\(12),
	datac => \u_vga|submarines\(14),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~27_combout\);

-- Location: LCCOMB_X14_Y19_N6
\u_vga|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~28_combout\ = (\u_vga|Mux0~27_combout\ & (((\u_vga|submarines\(15)) # (!\u_vga|current_submarine\(0))))) # (!\u_vga|Mux0~27_combout\ & (\u_vga|submarines\(13) & ((\u_vga|current_submarine\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~27_combout\,
	datab => \u_vga|submarines\(13),
	datac => \u_vga|submarines\(15),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|Mux0~28_combout\);

-- Location: LCCOMB_X15_Y17_N24
\u_vga|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~29_combout\ = (\u_vga|Mux0~26_combout\ & (((\u_vga|Mux0~28_combout\) # (!\u_vga|current_submarine\(3))))) # (!\u_vga|Mux0~26_combout\ & (\u_vga|Mux0~21_combout\ & ((\u_vga|current_submarine\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~26_combout\,
	datab => \u_vga|Mux0~21_combout\,
	datac => \u_vga|Mux0~28_combout\,
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~29_combout\);

-- Location: LCCOMB_X17_Y19_N26
\u_vga|current_submarine[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[4]~17_combout\ = (\u_vga|current_submarine\(4) & (\u_vga|current_submarine[3]~16\ $ (GND))) # (!\u_vga|current_submarine\(4) & (!\u_vga|current_submarine[3]~16\ & VCC))
-- \u_vga|current_submarine[4]~18\ = CARRY((\u_vga|current_submarine\(4) & !\u_vga|current_submarine[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(4),
	datad => VCC,
	cin => \u_vga|current_submarine[3]~16\,
	combout => \u_vga|current_submarine[4]~17_combout\,
	cout => \u_vga|current_submarine[4]~18\);

-- Location: LCCOMB_X17_Y19_N28
\u_vga|current_submarine[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[5]~19_combout\ = \u_vga|current_submarine\(5) $ (\u_vga|current_submarine[4]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(5),
	cin => \u_vga|current_submarine[4]~18\,
	combout => \u_vga|current_submarine[5]~19_combout\);

-- Location: FF_X17_Y19_N29
\u_vga|current_submarine[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[5]~19_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(5));

-- Location: LCCOMB_X15_Y17_N26
\u_vga|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~30_combout\ = (\u_vga|current_submarine\(4) & ((\u_vga|Mux0~19_combout\) # ((\u_vga|current_submarine\(5))))) # (!\u_vga|current_submarine\(4) & (((\u_vga|Mux0~29_combout\ & !\u_vga|current_submarine\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~19_combout\,
	datab => \u_vga|Mux0~29_combout\,
	datac => \u_vga|current_submarine\(4),
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Mux0~30_combout\);

-- Location: LCCOMB_X15_Y17_N4
\u_vga|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~31_combout\ = (!\u_vga|current_submarine\(1) & (!\u_vga|current_submarine\(2) & !\u_vga|current_submarine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|current_submarine\(3),
	combout => \u_vga|Mux0~31_combout\);

-- Location: LCCOMB_X15_Y17_N14
\u_vga|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~32_combout\ = (\u_vga|Mux0~31_combout\ & ((\u_vga|current_submarine\(0) & (\u_vga|submarines\(49))) # (!\u_vga|current_submarine\(0) & ((\u_vga|submarines\(48))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(49),
	datab => \u_vga|Mux0~31_combout\,
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|submarines\(48),
	combout => \u_vga|Mux0~32_combout\);

-- Location: LCCOMB_X15_Y17_N28
\u_vga|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~7_combout\ = (\u_vga|current_submarine\(1) & (((\u_vga|current_submarine\(0))))) # (!\u_vga|current_submarine\(1) & ((\u_vga|current_submarine\(0) & ((\u_vga|submarines\(45)))) # (!\u_vga|current_submarine\(0) & (\u_vga|submarines\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(44),
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|current_submarine\(0),
	datad => \u_vga|submarines\(45),
	combout => \u_vga|Mux0~7_combout\);

-- Location: LCCOMB_X15_Y17_N30
\u_vga|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~8_combout\ = (\u_vga|current_submarine\(1) & ((\u_vga|Mux0~7_combout\ & (\u_vga|submarines\(47))) # (!\u_vga|Mux0~7_combout\ & ((\u_vga|submarines\(46)))))) # (!\u_vga|current_submarine\(1) & (((\u_vga|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(47),
	datab => \u_vga|submarines\(46),
	datac => \u_vga|current_submarine\(1),
	datad => \u_vga|Mux0~7_combout\,
	combout => \u_vga|Mux0~8_combout\);

-- Location: LCCOMB_X15_Y17_N0
\u_vga|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~0_combout\ = (\u_vga|current_submarine\(0) & (((\u_vga|current_submarine\(1)) # (\u_vga|submarines\(37))))) # (!\u_vga|current_submarine\(0) & (\u_vga|submarines\(36) & (!\u_vga|current_submarine\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(36),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|current_submarine\(1),
	datad => \u_vga|submarines\(37),
	combout => \u_vga|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y17_N18
\u_vga|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~1_combout\ = (\u_vga|current_submarine\(1) & ((\u_vga|Mux0~0_combout\ & (\u_vga|submarines\(39))) # (!\u_vga|Mux0~0_combout\ & ((\u_vga|submarines\(38)))))) # (!\u_vga|current_submarine\(1) & (((\u_vga|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(39),
	datab => \u_vga|submarines\(38),
	datac => \u_vga|current_submarine\(1),
	datad => \u_vga|Mux0~0_combout\,
	combout => \u_vga|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y19_N16
\u_vga|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~4_combout\ = (\u_vga|current_submarine\(0) & (((\u_vga|current_submarine\(1))))) # (!\u_vga|current_submarine\(0) & ((\u_vga|current_submarine\(1) & (\u_vga|submarines\(34))) # (!\u_vga|current_submarine\(1) & ((\u_vga|submarines\(32))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(34),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|submarines\(32),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y19_N8
\u_vga|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~5_combout\ = (\u_vga|current_submarine\(0) & ((\u_vga|Mux0~4_combout\ & ((\u_vga|submarines\(35)))) # (!\u_vga|Mux0~4_combout\ & (\u_vga|submarines\(33))))) # (!\u_vga|current_submarine\(0) & (((\u_vga|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(33),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|submarines\(35),
	datad => \u_vga|Mux0~4_combout\,
	combout => \u_vga|Mux0~5_combout\);

-- Location: LCCOMB_X16_Y19_N14
\u_vga|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~2_combout\ = (\u_vga|current_submarine\(0) & (((\u_vga|current_submarine\(1))))) # (!\u_vga|current_submarine\(0) & ((\u_vga|current_submarine\(1) & (\u_vga|submarines\(42))) # (!\u_vga|current_submarine\(1) & ((\u_vga|submarines\(40))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(42),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|submarines\(40),
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|Mux0~2_combout\);

-- Location: LCCOMB_X16_Y19_N2
\u_vga|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~3_combout\ = (\u_vga|Mux0~2_combout\ & (((\u_vga|submarines\(43)) # (!\u_vga|current_submarine\(0))))) # (!\u_vga|Mux0~2_combout\ & (\u_vga|submarines\(41) & ((\u_vga|current_submarine\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|submarines\(41),
	datab => \u_vga|Mux0~2_combout\,
	datac => \u_vga|submarines\(43),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y19_N10
\u_vga|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~6_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine\(3))) # (!\u_vga|current_submarine\(2) & ((\u_vga|current_submarine\(3) & ((\u_vga|Mux0~3_combout\))) # (!\u_vga|current_submarine\(3) & (\u_vga|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(3),
	datac => \u_vga|Mux0~5_combout\,
	datad => \u_vga|Mux0~3_combout\,
	combout => \u_vga|Mux0~6_combout\);

-- Location: LCCOMB_X15_Y17_N8
\u_vga|Mux0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~9_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|Mux0~6_combout\ & (\u_vga|Mux0~8_combout\)) # (!\u_vga|Mux0~6_combout\ & ((\u_vga|Mux0~1_combout\))))) # (!\u_vga|current_submarine\(2) & (((\u_vga|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~8_combout\,
	datab => \u_vga|Mux0~1_combout\,
	datac => \u_vga|current_submarine\(2),
	datad => \u_vga|Mux0~6_combout\,
	combout => \u_vga|Mux0~9_combout\);

-- Location: LCCOMB_X15_Y17_N16
\u_vga|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux0~33_combout\ = (\u_vga|Mux0~30_combout\ & ((\u_vga|Mux0~32_combout\) # ((!\u_vga|current_submarine\(5))))) # (!\u_vga|Mux0~30_combout\ & (((\u_vga|Mux0~9_combout\ & \u_vga|current_submarine\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~30_combout\,
	datab => \u_vga|Mux0~32_combout\,
	datac => \u_vga|Mux0~9_combout\,
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Mux0~33_combout\);

-- Location: LCCOMB_X17_Y20_N20
\u_vga|current_submarine[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~6_combout\ = (\u_vga|update_submarines~q\ & (!\u_vga|v_sync~q\ & ((!\u_vga|data_a_sub[6]~9_combout\) # (!\u_vga|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~33_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|data_a_sub[6]~9_combout\,
	combout => \u_vga|current_submarine[1]~6_combout\);

-- Location: LCCOMB_X17_Y20_N10
\u_vga|current_submarine[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~12_combout\ = (\u_vga|update_elements_position~1_combout\) # (\u_vga|current_submarine[1]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|update_elements_position~1_combout\,
	datad => \u_vga|current_submarine[1]~6_combout\,
	combout => \u_vga|current_submarine[1]~12_combout\);

-- Location: FF_X17_Y19_N19
\u_vga|current_submarine[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[0]~7_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(0));

-- Location: LCCOMB_X17_Y19_N20
\u_vga|current_submarine[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[1]~9_combout\ = (\u_vga|current_submarine\(1) & (!\u_vga|current_submarine[0]~8\)) # (!\u_vga|current_submarine\(1) & ((\u_vga|current_submarine[0]~8\) # (GND)))
-- \u_vga|current_submarine[1]~10\ = CARRY((!\u_vga|current_submarine[0]~8\) # (!\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(1),
	datad => VCC,
	cin => \u_vga|current_submarine[0]~8\,
	combout => \u_vga|current_submarine[1]~9_combout\,
	cout => \u_vga|current_submarine[1]~10\);

-- Location: FF_X17_Y19_N21
\u_vga|current_submarine[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[1]~9_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(1));

-- Location: LCCOMB_X17_Y19_N22
\u_vga|current_submarine[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[2]~13_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|current_submarine[1]~10\ $ (GND))) # (!\u_vga|current_submarine\(2) & (!\u_vga|current_submarine[1]~10\ & VCC))
-- \u_vga|current_submarine[2]~14\ = CARRY((\u_vga|current_submarine\(2) & !\u_vga|current_submarine[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datad => VCC,
	cin => \u_vga|current_submarine[1]~10\,
	combout => \u_vga|current_submarine[2]~13_combout\,
	cout => \u_vga|current_submarine[2]~14\);

-- Location: FF_X17_Y19_N23
\u_vga|current_submarine[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[2]~13_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(2));

-- Location: LCCOMB_X17_Y19_N24
\u_vga|current_submarine[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_submarine[3]~15_combout\ = (\u_vga|current_submarine\(3) & (!\u_vga|current_submarine[2]~14\)) # (!\u_vga|current_submarine\(3) & ((\u_vga|current_submarine[2]~14\) # (GND)))
-- \u_vga|current_submarine[3]~16\ = CARRY((!\u_vga|current_submarine[2]~14\) # (!\u_vga|current_submarine\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(3),
	datad => VCC,
	cin => \u_vga|current_submarine[2]~14\,
	combout => \u_vga|current_submarine[3]~15_combout\,
	cout => \u_vga|current_submarine[3]~16\);

-- Location: FF_X17_Y19_N25
\u_vga|current_submarine[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[3]~15_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(3));

-- Location: FF_X17_Y19_N27
\u_vga|current_submarine[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_submarine[4]~17_combout\,
	sclr => \u_vga|current_submarine[1]~11_combout\,
	ena => \u_vga|current_submarine[1]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_submarine\(4));

-- Location: LCCOMB_X15_Y17_N10
\u_vga|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal10~0_combout\ = (((!\u_vga|current_submarine\(5)) # (!\u_vga|Mux0~31_combout\)) # (!\u_vga|current_submarine\(0))) # (!\u_vga|current_submarine\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(4),
	datab => \u_vga|current_submarine\(0),
	datac => \u_vga|Mux0~31_combout\,
	datad => \u_vga|current_submarine\(5),
	combout => \u_vga|Equal10~0_combout\);

-- Location: LCCOMB_X17_Y20_N18
\u_vga|update_rockets~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~1_combout\ = (\u_vga|update_rockets~q\ & (((\u_vga|Equal12~1_combout\) # (\u_vga|generate_subarine~0_combout\)) # (!\u_vga|update_rockets~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_rockets~q\,
	datab => \u_vga|update_rockets~0_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|update_rockets~1_combout\);

-- Location: LCCOMB_X17_Y20_N22
\u_vga|update_rockets~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~2_combout\ = (\u_vga|Equal10~0_combout\ & (!\u_vga|update_rockets~0_combout\ & ((\u_vga|update_rockets~1_combout\)))) # (!\u_vga|Equal10~0_combout\ & ((\u_vga|current_submarine[1]~6_combout\) # ((!\u_vga|update_rockets~0_combout\ & 
-- \u_vga|update_rockets~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal10~0_combout\,
	datab => \u_vga|update_rockets~0_combout\,
	datac => \u_vga|current_submarine[1]~6_combout\,
	datad => \u_vga|update_rockets~1_combout\,
	combout => \u_vga|update_rockets~2_combout\);

-- Location: LCCOMB_X17_Y20_N2
\u_vga|update_rockets~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_rockets~3_combout\ = (!\u_vga|update_elements_position~1_combout\ & ((\u_vga|update_rockets~2_combout\) # ((\u_vga|Equal11~6_combout\ & \u_vga|update_rockets~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|update_rockets~2_combout\,
	datad => \u_vga|update_rockets~1_combout\,
	combout => \u_vga|update_rockets~3_combout\);

-- Location: FF_X17_Y20_N3
\u_vga|update_rockets\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_rockets~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_rockets~q\);

-- Location: LCCOMB_X17_Y20_N12
\u_vga|update_missiles~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~0_combout\ = (!\u_vga|update_rockets~q\ & (!\u_vga|update_submarines~q\ & !\u_vga|generate_subarine~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|generate_subarine~q\,
	combout => \u_vga|update_missiles~0_combout\);

-- Location: LCCOMB_X24_Y23_N16
\u_vga|current_missile~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~14_combout\ = (\u_vga|LessThan4~1_combout\ & (!\u_vga|current_missile\(0) & !\u_vga|cycle_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|current_missile\(0),
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|current_missile~14_combout\);

-- Location: LCCOMB_X19_Y23_N10
\u_vga|current_missile[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile[5]~8_combout\ = (!\u_vga|v_sync~q\ & (\u_vga|update_missiles~0_combout\ & (!\u_vga|update_elements_position~1_combout\ & \u_vga|update_missiles~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_sync~q\,
	datab => \u_vga|update_missiles~0_combout\,
	datac => \u_vga|update_elements_position~1_combout\,
	datad => \u_vga|update_missiles~q\,
	combout => \u_vga|current_missile[5]~8_combout\);

-- Location: LCCOMB_X19_Y23_N0
\u_vga|current_missile[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile[5]~10_combout\ = (\u_vga|current_missile[5]~8_combout\ & ((\u_vga|cycle_cnt\(0)) # ((\u_vga|read_mis~q\ & !\u_vga|wait_read_mis~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_mis~q\,
	datab => \u_vga|wait_read_mis~q\,
	datac => \u_vga|cycle_cnt\(0),
	datad => \u_vga|current_missile[5]~8_combout\,
	combout => \u_vga|current_missile[5]~10_combout\);

-- Location: FF_X24_Y23_N17
\u_vga|current_missile[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~14_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(0));

-- Location: LCCOMB_X24_Y23_N12
\u_vga|current_missile~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~12_combout\ = (\u_vga|LessThan4~1_combout\ & (!\u_vga|cycle_cnt\(0) & (\u_vga|current_missile\(0) $ (!\u_vga|current_missile\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~1_combout\,
	datab => \u_vga|current_missile\(0),
	datac => \u_vga|current_missile\(1),
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|current_missile~12_combout\);

-- Location: FF_X24_Y23_N13
\u_vga|current_missile[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~12_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(1));

-- Location: LCCOMB_X24_Y23_N10
\u_vga|current_missile~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~15_combout\ = (!\u_vga|cycle_cnt\(0) & (\u_vga|current_missile\(2) $ (((\u_vga|current_missile\(1) & !\u_vga|current_missile\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(1),
	datab => \u_vga|current_missile\(0),
	datac => \u_vga|current_missile\(2),
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|current_missile~15_combout\);

-- Location: FF_X24_Y23_N11
\u_vga|current_missile[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~15_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(2));

-- Location: LCCOMB_X24_Y23_N22
\u_vga|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add15~0_combout\ = \u_vga|current_missile\(3) $ ((((\u_vga|current_missile\(0)) # (!\u_vga|current_missile\(1))) # (!\u_vga|current_missile\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(2),
	datab => \u_vga|current_missile\(0),
	datac => \u_vga|current_missile\(3),
	datad => \u_vga|current_missile\(1),
	combout => \u_vga|Add15~0_combout\);

-- Location: LCCOMB_X24_Y23_N30
\u_vga|current_missile~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~13_combout\ = (\u_vga|LessThan4~1_combout\ & (!\u_vga|Add15~0_combout\ & !\u_vga|cycle_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|Add15~0_combout\,
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|current_missile~13_combout\);

-- Location: FF_X24_Y23_N31
\u_vga|current_missile[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~13_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(3));

-- Location: LCCOMB_X24_Y23_N26
\u_vga|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~0_combout\ = (\u_vga|current_missile\(2) & (!\u_vga|current_missile\(0) & (!\u_vga|current_missile\(3) & \u_vga|current_missile\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(2),
	datab => \u_vga|current_missile\(0),
	datac => \u_vga|current_missile\(3),
	datad => \u_vga|current_missile\(1),
	combout => \u_vga|LessThan4~0_combout\);

-- Location: LCCOMB_X24_Y23_N8
\u_vga|current_missile~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~11_combout\ = (!\u_vga|cycle_cnt\(0) & (\u_vga|LessThan4~0_combout\ $ (\u_vga|current_missile\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|cycle_cnt\(0),
	datac => \u_vga|current_missile\(4),
	combout => \u_vga|current_missile~11_combout\);

-- Location: FF_X24_Y23_N9
\u_vga|current_missile[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~11_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(4));

-- Location: LCCOMB_X24_Y23_N14
\u_vga|current_missile~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_missile~9_combout\ = (!\u_vga|cycle_cnt\(0) & (\u_vga|current_missile\(5) $ (((\u_vga|LessThan4~0_combout\ & \u_vga|current_missile\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|cycle_cnt\(0),
	datac => \u_vga|current_missile\(5),
	datad => \u_vga|current_missile\(4),
	combout => \u_vga|current_missile~9_combout\);

-- Location: FF_X24_Y23_N15
\u_vga|current_missile[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_missile~9_combout\,
	ena => \u_vga|current_missile[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_missile\(5));

-- Location: LCCOMB_X24_Y23_N28
\u_vga|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan4~1_combout\ = ((!\u_vga|current_missile\(4)) # (!\u_vga|current_missile\(5))) # (!\u_vga|LessThan4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|current_missile\(5),
	datac => \u_vga|current_missile\(4),
	combout => \u_vga|LessThan4~1_combout\);

-- Location: LCCOMB_X19_Y23_N2
\u_vga|update_missiles~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~3_combout\ = (!\u_vga|cycle_cnt\(0) & (((\u_vga|LessThan4~1_combout\) # (\u_vga|wait_read_mis~q\)) # (!\u_vga|read_mis~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_mis~q\,
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|cycle_cnt\(0),
	datad => \u_vga|wait_read_mis~q\,
	combout => \u_vga|update_missiles~3_combout\);

-- Location: LCCOMB_X19_Y23_N12
\u_vga|update_missiles~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~4_combout\ = (\u_vga|update_missiles~q\ & (((\u_vga|v_sync~q\) # (\u_vga|update_missiles~3_combout\)) # (!\u_vga|update_missiles~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_missiles~q\,
	datab => \u_vga|update_missiles~0_combout\,
	datac => \u_vga|v_sync~q\,
	datad => \u_vga|update_missiles~3_combout\,
	combout => \u_vga|update_missiles~4_combout\);

-- Location: LCCOMB_X19_Y23_N6
\u_vga|update_missiles~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~5_combout\ = (!\u_vga|update_elements_position~1_combout\ & ((\u_vga|update_missiles~4_combout\) # ((\u_vga|update_missiles~1_combout\ & \u_vga|data_a_sub[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_missiles~1_combout\,
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|update_elements_position~1_combout\,
	datad => \u_vga|update_missiles~4_combout\,
	combout => \u_vga|update_missiles~5_combout\);

-- Location: FF_X19_Y23_N7
\u_vga|update_missiles\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_missiles~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|update_missiles~q\);

-- Location: LCCOMB_X19_Y23_N24
\u_vga|wr_en_a_mis~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_mis~1_combout\ = (!\u_vga|cycle_cnt\(0) & (\u_vga|update_missiles~0_combout\ & (!\u_vga|data_a_mis[31]~0_combout\ & \u_vga|update_missiles~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(0),
	datab => \u_vga|update_missiles~0_combout\,
	datac => \u_vga|data_a_mis[31]~0_combout\,
	datad => \u_vga|update_missiles~q\,
	combout => \u_vga|wr_en_a_mis~1_combout\);

-- Location: FF_X19_Y23_N21
\u_vga|wait_read_mis\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wait_read_mis~0_combout\,
	ena => \u_vga|wr_en_a_mis~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wait_read_mis~q\);

-- Location: LCCOMB_X19_Y23_N26
\u_vga|update_missiles~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_missiles~2_combout\ = (\u_vga|wait_read_mis~q\) # (!\u_vga|read_mis~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|wait_read_mis~q\,
	datac => \u_vga|read_mis~q\,
	combout => \u_vga|update_missiles~2_combout\);

-- Location: FF_X19_Y23_N27
\u_vga|read_mis\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|update_missiles~2_combout\,
	ena => \u_vga|wr_en_a_mis~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|read_mis~q\);

-- Location: LCCOMB_X19_Y23_N16
\u_vga|wr_en_a_mis~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_mis~0_combout\ = (\u_vga|read_mis~q\ & (((\u_vga|wr_en_a_mis~q\) # (!\u_vga|wait_read_mis~q\)))) # (!\u_vga|read_mis~q\ & (!\u_vga|LessThan4~1_combout\ & (\u_vga|wr_en_a_mis~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_mis~q\,
	datab => \u_vga|LessThan4~1_combout\,
	datac => \u_vga|wr_en_a_mis~q\,
	datad => \u_vga|wait_read_mis~q\,
	combout => \u_vga|wr_en_a_mis~0_combout\);

-- Location: FF_X19_Y23_N17
\u_vga|wr_en_a_mis\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_mis~0_combout\,
	ena => \u_vga|wr_en_a_mis~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_mis~q\);

-- Location: LCCOMB_X18_Y27_N0
\u_vga|Mult0|mult_core|romout[1][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][11]~combout\ = (\u_vga|Add19~16_combout\ & (\u_vga|Add19~14_combout\ & (!\u_vga|Add19~18_combout\))) # (!\u_vga|Add19~16_combout\ & (\u_vga|Add19~18_combout\ & ((!\u_vga|Add19~12_combout\) # (!\u_vga|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~14_combout\,
	datac => \u_vga|Add19~18_combout\,
	datad => \u_vga|Add19~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][11]~combout\);

-- Location: LCCOMB_X18_Y25_N0
\u_vga|Mult0|mult_core|romout[1][10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][10]~1_combout\ = (\u_vga|Add19~16_combout\ & (\u_vga|Add19~18_combout\ $ (((!\u_vga|Add19~14_combout\))))) # (!\u_vga|Add19~16_combout\ & ((\u_vga|Add19~18_combout\ & (\u_vga|Add19~12_combout\ $ 
-- (\u_vga|Add19~14_combout\))) # (!\u_vga|Add19~18_combout\ & (\u_vga|Add19~12_combout\ & \u_vga|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~18_combout\,
	datac => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][10]~1_combout\);

-- Location: LCCOMB_X18_Y25_N2
\u_vga|Mult0|mult_core|romout[1][9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][9]~2_combout\ = (\u_vga|Add19~16_combout\ & (((\u_vga|Add19~12_combout\)))) # (!\u_vga|Add19~16_combout\ & (!\u_vga|Add19~12_combout\ & ((\u_vga|Add19~18_combout\) # (\u_vga|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~18_combout\,
	datac => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][9]~2_combout\);

-- Location: LCCOMB_X18_Y27_N26
\u_vga|Mult0|mult_core|romout[1][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][8]~3_combout\ = (!\u_vga|Add19~14_combout\ & ((\u_vga|Add19~16_combout\) # ((\u_vga|Add19~18_combout\) # (\u_vga|Add19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~14_combout\,
	datac => \u_vga|Add19~18_combout\,
	datad => \u_vga|Add19~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][8]~3_combout\);

-- Location: LCCOMB_X19_Y27_N16
\u_vga|Mult0|mult_core|romout[0][12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][12]~4_combout\ = (\u_vga|Add19~10_combout\ & ((\u_vga|Add19~8_combout\) # ((\u_vga|Add19~4_combout\ & \u_vga|Add19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][12]~4_combout\);

-- Location: LCCOMB_X18_Y25_N4
\u_vga|Mult0|mult_core|romout[1][7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][7]~5_combout\ = (!\u_vga|Add19~12_combout\ & ((\u_vga|Add19~16_combout\) # ((\u_vga|Add19~18_combout\) # (\u_vga|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~18_combout\,
	datac => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][7]~5_combout\);

-- Location: LCCOMB_X19_Y27_N10
\u_vga|Mult0|mult_core|romout[0][11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][11]~combout\ = (\u_vga|Add19~8_combout\ & (!\u_vga|Add19~10_combout\ & ((\u_vga|Add19~6_combout\)))) # (!\u_vga|Add19~8_combout\ & (\u_vga|Add19~10_combout\ & ((!\u_vga|Add19~6_combout\) # (!\u_vga|Add19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X18_Y27_N28
\u_vga|Mult0|mult_core|romout[1][6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][6]~6_combout\ = (\u_vga|Add19~16_combout\) # ((\u_vga|Add19~14_combout\) # ((\u_vga|Add19~18_combout\) # (\u_vga|Add19~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~14_combout\,
	datac => \u_vga|Add19~18_combout\,
	datad => \u_vga|Add19~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][6]~6_combout\);

-- Location: LCCOMB_X19_Y27_N12
\u_vga|Mult0|mult_core|romout[0][10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][10]~7_combout\ = (\u_vga|Add19~8_combout\ & (\u_vga|Add19~10_combout\ $ (((!\u_vga|Add19~6_combout\))))) # (!\u_vga|Add19~8_combout\ & ((\u_vga|Add19~10_combout\ & (\u_vga|Add19~4_combout\ $ (\u_vga|Add19~6_combout\))) # 
-- (!\u_vga|Add19~10_combout\ & (\u_vga|Add19~4_combout\ & \u_vga|Add19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][10]~7_combout\);

-- Location: LCCOMB_X19_Y27_N6
\u_vga|Mult0|mult_core|romout[0][9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][9]~9_combout\ = (\u_vga|Add19~8_combout\ & (((\u_vga|Add19~4_combout\)))) # (!\u_vga|Add19~8_combout\ & (!\u_vga|Add19~4_combout\ & ((\u_vga|Add19~10_combout\) # (\u_vga|Add19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][9]~9_combout\);

-- Location: LCCOMB_X18_Y25_N6
\u_vga|Mult0|mult_core|romout[1][5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][5]~8_combout\ = \u_vga|Add19~18_combout\ $ (((\u_vga|Add19~16_combout\) # ((\u_vga|Add19~12_combout\) # (\u_vga|Add19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~18_combout\,
	datac => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][5]~8_combout\);

-- Location: LCCOMB_X18_Y25_N8
\u_vga|Mult0|mult_core|romout[1][4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][4]~10_combout\ = \u_vga|Add19~16_combout\ $ (((\u_vga|Add19~12_combout\) # (\u_vga|Add19~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datac => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][4]~10_combout\);

-- Location: LCCOMB_X19_Y27_N0
\u_vga|Mult0|mult_core|romout[0][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][8]~11_combout\ = (!\u_vga|Add19~6_combout\ & ((\u_vga|Add19~8_combout\) # ((\u_vga|Add19~10_combout\) # (\u_vga|Add19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][8]~11_combout\);

-- Location: LCCOMB_X19_Y27_N2
\u_vga|Mult0|mult_core|romout[0][7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][7]~13_combout\ = (!\u_vga|Add19~4_combout\ & ((\u_vga|Add19~8_combout\) # ((\u_vga|Add19~10_combout\) # (\u_vga|Add19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][7]~13_combout\);

-- Location: LCCOMB_X18_Y27_N30
\u_vga|Mult0|mult_core|romout[1][3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][3]~12_combout\ = \u_vga|Add19~12_combout\ $ (\u_vga|Add19~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~12_combout\,
	datad => \u_vga|Add19~14_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][3]~12_combout\);

-- Location: LCCOMB_X19_Y27_N20
\u_vga|Mult0|mult_core|romout[0][6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[0][6]~14_combout\ = (\u_vga|Add19~8_combout\) # ((\u_vga|Add19~10_combout\) # ((\u_vga|Add19~4_combout\) # (\u_vga|Add19~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~8_combout\,
	datab => \u_vga|Add19~10_combout\,
	datac => \u_vga|Add19~4_combout\,
	datad => \u_vga|Add19~6_combout\,
	combout => \u_vga|Mult0|mult_core|romout[0][6]~14_combout\);

-- Location: LCCOMB_X18_Y27_N2
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\u_vga|Add19~12_combout\ & \u_vga|Mult0|mult_core|romout[0][6]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~12_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][6]~14_combout\,
	datad => VCC,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X18_Y27_N4
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\u_vga|Mult0|mult_core|romout[0][7]~13_combout\ & (!\u_vga|Mult0|mult_core|romout[1][3]~12_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][7]~13_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\u_vga|Mult0|mult_core|romout[1][3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][7]~13_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][3]~12_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X18_Y27_N6
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Mult0|mult_core|romout[1][4]~10_combout\ $ (\u_vga|Mult0|mult_core|romout[0][8]~11_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Mult0|mult_core|romout[1][4]~10_combout\ & ((\u_vga|Mult0|mult_core|romout[0][8]~11_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][4]~10_combout\ & (\u_vga|Mult0|mult_core|romout[0][8]~11_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][4]~10_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][8]~11_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X18_Y27_N8
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Mult0|mult_core|romout[0][9]~9_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~8_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][5]~8_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\u_vga|Mult0|mult_core|romout[0][9]~9_combout\ & ((\u_vga|Mult0|mult_core|romout[1][5]~8_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Mult0|mult_core|romout[1][5]~8_combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Mult0|mult_core|romout[0][9]~9_combout\ & (!\u_vga|Mult0|mult_core|romout[1][5]~8_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][9]~9_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\u_vga|Mult0|mult_core|romout[1][5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[0][9]~9_combout\,
	datab => \u_vga|Mult0|mult_core|romout[1][5]~8_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X18_Y27_N10
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Mult0|mult_core|romout[1][6]~6_combout\ $ (\u_vga|Mult0|mult_core|romout[0][10]~7_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Mult0|mult_core|romout[1][6]~6_combout\ & ((\u_vga|Mult0|mult_core|romout[0][10]~7_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][6]~6_combout\ & (\u_vga|Mult0|mult_core|romout[0][10]~7_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][6]~6_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][10]~7_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X18_Y27_N12
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((\u_vga|Mult0|mult_core|romout[0][11]~combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) # 
-- (!\u_vga|Mult0|mult_core|romout[0][11]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((\u_vga|Mult0|mult_core|romout[0][11]~combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\u_vga|Mult0|mult_core|romout[0][11]~combout\ & ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & (!\u_vga|Mult0|mult_core|romout[0][11]~combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|romout[1][7]~5_combout\ & ((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|romout[0][11]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][7]~5_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X18_Y27_N14
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Mult0|mult_core|romout[1][8]~3_combout\ $ (\u_vga|Mult0|mult_core|romout[0][12]~4_combout\ $ (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Mult0|mult_core|romout[1][8]~3_combout\ & ((\u_vga|Mult0|mult_core|romout[0][12]~4_combout\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\u_vga|Mult0|mult_core|romout[1][8]~3_combout\ & (\u_vga|Mult0|mult_core|romout[0][12]~4_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][8]~3_combout\,
	datab => \u_vga|Mult0|mult_core|romout[0][12]~4_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X18_Y27_N16
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\u_vga|Mult0|mult_core|romout[1][9]~2_combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\u_vga|Mult0|mult_core|romout[1][9]~2_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\u_vga|Mult0|mult_core|romout[1][9]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|romout[1][9]~2_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X18_Y27_N18
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = (\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ $ (GND))) # (!\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ & VCC))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\u_vga|Mult0|mult_core|romout[1][10]~1_combout\ & !\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][10]~1_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X18_Y27_N20
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\u_vga|Mult0|mult_core|romout[1][11]~combout\ & (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\u_vga|Mult0|mult_core|romout[1][11]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|romout[1][11]~combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X25_Y27_N0
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add19~20_combout\ $ (VCC))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add19~20_combout\ & VCC))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \u_vga|Add19~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X25_Y27_N2
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add19~20_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\u_vga|Add19~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add19~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u_vga|Add19~20_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Add19~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\u_vga|Add19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X25_Y27_N4
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\u_vga|Add19~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\u_vga|Add19~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|Add19~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X25_Y27_N6
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u_vga|Add19~20_combout\ & 
-- (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\u_vga|Add19~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((\u_vga|Add19~20_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Add19~20_combout\ & 
-- ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & (!\u_vga|Add19~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & ((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\u_vga|Add19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X25_Y27_N8
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ $ (\u_vga|Add19~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\u_vga|Add19~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\u_vga|Add19~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X25_Y27_N10
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X26_Y27_N8
\u_vga|left_boat[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[0]~10_combout\ = \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (GND)
-- \u_vga|left_boat[0]~11\ = CARRY(!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	combout => \u_vga|left_boat[0]~10_combout\,
	cout => \u_vga|left_boat[0]~11\);

-- Location: LCCOMB_X26_Y27_N10
\u_vga|left_boat[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[1]~12_combout\ = (\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\u_vga|left_boat[0]~11\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[0]~11\))
-- \u_vga|left_boat[1]~13\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # (!\u_vga|left_boat[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[0]~11\,
	combout => \u_vga|left_boat[1]~12_combout\,
	cout => \u_vga|left_boat[1]~13\);

-- Location: LCCOMB_X26_Y27_N12
\u_vga|left_boat[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[2]~14_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\u_vga|left_boat[1]~13\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((GND) # 
-- (!\u_vga|left_boat[1]~13\)))
-- \u_vga|left_boat[2]~15\ = CARRY((!\u_vga|left_boat[1]~13\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[1]~13\,
	combout => \u_vga|left_boat[2]~14_combout\,
	cout => \u_vga|left_boat[2]~15\);

-- Location: LCCOMB_X26_Y27_N14
\u_vga|left_boat[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[3]~16_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|left_boat[2]~15\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\u_vga|left_boat[2]~15\ & VCC))
-- \u_vga|left_boat[3]~17\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|left_boat[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[2]~15\,
	combout => \u_vga|left_boat[3]~16_combout\,
	cout => \u_vga|left_boat[3]~17\);

-- Location: LCCOMB_X26_Y27_N16
\u_vga|left_boat[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[4]~18_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|left_boat[3]~17\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # 
-- (!\u_vga|left_boat[3]~17\)))
-- \u_vga|left_boat[4]~19\ = CARRY((!\u_vga|left_boat[3]~17\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[3]~17\,
	combout => \u_vga|left_boat[4]~18_combout\,
	cout => \u_vga|left_boat[4]~19\);

-- Location: LCCOMB_X26_Y27_N18
\u_vga|left_boat[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[5]~20_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|left_boat[4]~19\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\u_vga|left_boat[4]~19\ & VCC))
-- \u_vga|left_boat[5]~21\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|left_boat[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[4]~19\,
	combout => \u_vga|left_boat[5]~20_combout\,
	cout => \u_vga|left_boat[5]~21\);

-- Location: LCCOMB_X26_Y27_N20
\u_vga|left_boat[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[6]~22_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|left_boat[5]~21\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # 
-- (!\u_vga|left_boat[5]~21\)))
-- \u_vga|left_boat[6]~23\ = CARRY((!\u_vga|left_boat[5]~21\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[5]~21\,
	combout => \u_vga|left_boat[6]~22_combout\,
	cout => \u_vga|left_boat[6]~23\);

-- Location: LCCOMB_X26_Y27_N22
\u_vga|left_boat[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[7]~24_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|left_boat[6]~23\) # (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (!\u_vga|left_boat[6]~23\))
-- \u_vga|left_boat[7]~25\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\u_vga|left_boat[6]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[6]~23\,
	combout => \u_vga|left_boat[7]~24_combout\,
	cout => \u_vga|left_boat[7]~25\);

-- Location: LCCOMB_X25_Y27_N16
\u_vga|Add21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~0_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (VCC)
-- \u_vga|Add21~1\ = CARRY(\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	combout => \u_vga|Add21~0_combout\,
	cout => \u_vga|Add21~1\);

-- Location: LCCOMB_X25_Y27_N18
\u_vga|Add21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~2_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\u_vga|Add21~1\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\u_vga|Add21~1\))
-- \u_vga|Add21~3\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\u_vga|Add21~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \u_vga|Add21~1\,
	combout => \u_vga|Add21~2_combout\,
	cout => \u_vga|Add21~3\);

-- Location: LCCOMB_X25_Y27_N20
\u_vga|Add21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~4_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((GND) # (!\u_vga|Add21~3\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\u_vga|Add21~3\ $ (GND)))
-- \u_vga|Add21~5\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\u_vga|Add21~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \u_vga|Add21~3\,
	combout => \u_vga|Add21~4_combout\,
	cout => \u_vga|Add21~5\);

-- Location: LCCOMB_X25_Y27_N22
\u_vga|Add21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~6_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\u_vga|Add21~5\ & VCC)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\u_vga|Add21~5\))
-- \u_vga|Add21~7\ = CARRY((!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\u_vga|Add21~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \u_vga|Add21~5\,
	combout => \u_vga|Add21~6_combout\,
	cout => \u_vga|Add21~7\);

-- Location: LCCOMB_X25_Y27_N24
\u_vga|Add21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~8_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((GND) # (!\u_vga|Add21~7\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\u_vga|Add21~7\ $ (GND)))
-- \u_vga|Add21~9\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\u_vga|Add21~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \u_vga|Add21~7\,
	combout => \u_vga|Add21~8_combout\,
	cout => \u_vga|Add21~9\);

-- Location: LCCOMB_X25_Y27_N26
\u_vga|Add21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~10_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\u_vga|Add21~9\)) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\u_vga|Add21~9\) # (GND)))
-- \u_vga|Add21~11\ = CARRY((!\u_vga|Add21~9\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \u_vga|Add21~9\,
	combout => \u_vga|Add21~10_combout\,
	cout => \u_vga|Add21~11\);

-- Location: FF_X26_Y27_N23
\u_vga|left_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[7]~24_combout\,
	asdata => \u_vga|Add21~10_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(7));

-- Location: LCCOMB_X18_Y27_N24
\u_vga|Mult0|mult_core|romout[1][12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|romout[1][12]~0_combout\ = (\u_vga|Add19~18_combout\ & ((\u_vga|Add19~16_combout\) # ((\u_vga|Add19~14_combout\ & \u_vga|Add19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add19~16_combout\,
	datab => \u_vga|Add19~14_combout\,
	datac => \u_vga|Add19~18_combout\,
	datad => \u_vga|Add19~12_combout\,
	combout => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\);

-- Location: LCCOMB_X18_Y27_N22
\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (!\u_vga|Mult0|mult_core|romout[1][12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Mult0|mult_core|romout[1][12]~0_combout\,
	cin => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\);

-- Location: LCCOMB_X25_Y27_N12
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ $ (\u_vga|Add19~20_combout\ $ 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\u_vga|Add19~20_combout\) # 
-- (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\u_vga|Add19~20_combout\ & 
-- !\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datab => \u_vga|Add19~20_combout\,
	datad => VCC,
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X25_Y27_N14
\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X26_Y27_N24
\u_vga|left_boat[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[8]~26_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|left_boat[7]~25\ $ (GND))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # 
-- (!\u_vga|left_boat[7]~25\)))
-- \u_vga|left_boat[8]~27\ = CARRY((!\u_vga|left_boat[7]~25\) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|left_boat[7]~25\,
	combout => \u_vga|left_boat[8]~26_combout\,
	cout => \u_vga|left_boat[8]~27\);

-- Location: LCCOMB_X26_Y27_N26
\u_vga|left_boat[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|left_boat[9]~28_combout\ = \u_vga|left_boat[8]~27\ $ (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|left_boat[8]~27\,
	combout => \u_vga|left_boat[9]~28_combout\);

-- Location: LCCOMB_X25_Y27_N28
\u_vga|Add21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~12_combout\ = (\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((GND) # (!\u_vga|Add21~11\))) # (!\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\u_vga|Add21~11\ $ 
-- (GND)))
-- \u_vga|Add21~13\ = CARRY((\u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\u_vga|Add21~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \u_vga|Add21~11\,
	combout => \u_vga|Add21~12_combout\,
	cout => \u_vga|Add21~13\);

-- Location: LCCOMB_X25_Y27_N30
\u_vga|Add21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add21~14_combout\ = \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\u_vga|Add21~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \u_vga|Add21~13\,
	combout => \u_vga|Add21~14_combout\);

-- Location: FF_X26_Y27_N27
\u_vga|left_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[9]~28_combout\,
	asdata => \u_vga|Add21~14_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(9));

-- Location: FF_X26_Y27_N25
\u_vga|left_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[8]~26_combout\,
	asdata => \u_vga|Add21~12_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(8));

-- Location: FF_X26_Y27_N21
\u_vga|left_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[6]~22_combout\,
	asdata => \u_vga|Add21~8_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(6));

-- Location: LCCOMB_X24_Y24_N0
\u_vga|Decoder2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~65_combout\ = (!\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~65_combout\);

-- Location: FF_X26_Y27_N17
\u_vga|left_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[4]~18_combout\,
	asdata => \u_vga|Add21~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(4));

-- Location: FF_X26_Y27_N19
\u_vga|left_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[5]~20_combout\,
	asdata => \u_vga|Add21~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(5));

-- Location: FF_X26_Y27_N15
\u_vga|left_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[3]~16_combout\,
	asdata => \u_vga|Add21~2_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(3));

-- Location: LCCOMB_X21_Y27_N10
\u_vga|Decoder2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~67_combout\ = (\u_vga|Decoder2~65_combout\ & (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~67_combout\);

-- Location: LCCOMB_X21_Y27_N26
\u_vga|data_a_mis[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[2]~feeder_combout\ = \u_vga|Decoder2~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~67_combout\,
	combout => \u_vga|data_a_mis[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y23_N0
\u_vga|address_a_mis~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~0_combout\ = \u_vga|current_missile\(0) $ (!\u_vga|read_mis~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_missile\(0),
	datad => \u_vga|read_mis~q\,
	combout => \u_vga|address_a_mis~0_combout\);

-- Location: LCCOMB_X19_Y23_N30
\u_vga|address_a_mis[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis[0]~1_combout\ = (\u_vga|wr_en_a_mis~1_combout\ & ((\u_vga|read_mis~q\ & ((!\u_vga|wait_read_mis~q\))) # (!\u_vga|read_mis~q\ & (\u_vga|LessThan4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~1_combout\,
	datab => \u_vga|wait_read_mis~q\,
	datac => \u_vga|read_mis~q\,
	datad => \u_vga|wr_en_a_mis~1_combout\,
	combout => \u_vga|address_a_mis[0]~1_combout\);

-- Location: FF_X24_Y23_N1
\u_vga|address_a_mis[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~0_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(0));

-- Location: LCCOMB_X24_Y23_N18
\u_vga|address_a_mis~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~2_combout\ = \u_vga|current_missile\(1) $ (((\u_vga|current_missile\(0)) # (\u_vga|read_mis~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(1),
	datab => \u_vga|current_missile\(0),
	datad => \u_vga|read_mis~q\,
	combout => \u_vga|address_a_mis~2_combout\);

-- Location: FF_X24_Y23_N19
\u_vga|address_a_mis[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~2_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(1));

-- Location: LCCOMB_X24_Y23_N4
\u_vga|address_a_mis~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~3_combout\ = \u_vga|current_missile\(2) $ ((((\u_vga|current_missile\(0)) # (\u_vga|read_mis~q\)) # (!\u_vga|current_missile\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(1),
	datab => \u_vga|current_missile\(0),
	datac => \u_vga|current_missile\(2),
	datad => \u_vga|read_mis~q\,
	combout => \u_vga|address_a_mis~3_combout\);

-- Location: FF_X24_Y23_N5
\u_vga|address_a_mis[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~3_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(2));

-- Location: LCCOMB_X24_Y23_N6
\u_vga|address_a_mis~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~4_combout\ = (\u_vga|read_mis~q\ & (\u_vga|current_missile\(3))) # (!\u_vga|read_mis~q\ & ((!\u_vga|Add15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile\(3),
	datab => \u_vga|read_mis~q\,
	datac => \u_vga|Add15~0_combout\,
	combout => \u_vga|address_a_mis~4_combout\);

-- Location: FF_X24_Y23_N7
\u_vga|address_a_mis[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~4_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(3));

-- Location: LCCOMB_X24_Y23_N24
\u_vga|address_a_mis~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~5_combout\ = \u_vga|current_missile\(4) $ (((\u_vga|read_mis~q\) # (!\u_vga|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|read_mis~q\,
	datac => \u_vga|current_missile\(4),
	combout => \u_vga|address_a_mis~5_combout\);

-- Location: FF_X24_Y23_N25
\u_vga|address_a_mis[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~5_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(4));

-- Location: LCCOMB_X24_Y23_N2
\u_vga|address_a_mis~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_mis~6_combout\ = \u_vga|current_missile\(5) $ ((((\u_vga|read_mis~q\) # (!\u_vga|current_missile\(4))) # (!\u_vga|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan4~0_combout\,
	datab => \u_vga|current_missile\(4),
	datac => \u_vga|current_missile\(5),
	datad => \u_vga|read_mis~q\,
	combout => \u_vga|address_a_mis~6_combout\);

-- Location: FF_X24_Y23_N3
\u_vga|address_a_mis[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_mis~6_combout\,
	ena => \u_vga|address_a_mis[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_mis\(5));

-- Location: LCCOMB_X26_Y15_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X29_Y16_N4
\u_vga|Equal16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~0_combout\ = (\u_vga|v_cnt\(0) & (\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(10) & \u_vga|v_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(0),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|Equal16~0_combout\);

-- Location: LCCOMB_X25_Y20_N18
\u_vga|Equal27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal27~1_combout\ = (\u_vga|current_missile_line\(5) & (\u_vga|v_cnt\(5) & (\u_vga|current_missile_line\(6) $ (!\u_vga|v_cnt\(6))))) # (!\u_vga|current_missile_line\(5) & (!\u_vga|v_cnt\(5) & (\u_vga|current_missile_line\(6) $ 
-- (!\u_vga|v_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(5),
	datab => \u_vga|current_missile_line\(6),
	datac => \u_vga|v_cnt\(5),
	datad => \u_vga|v_cnt\(6),
	combout => \u_vga|Equal27~1_combout\);

-- Location: LCCOMB_X25_Y20_N28
\u_vga|Equal27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal27~2_combout\ = (\u_vga|v_cnt\(8) & (\u_vga|current_missile_line\(8) & (\u_vga|current_missile_line\(7) $ (\u_vga|v_cnt\(7))))) # (!\u_vga|v_cnt\(8) & (!\u_vga|current_missile_line\(8) & (\u_vga|current_missile_line\(7) $ (\u_vga|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|current_missile_line\(7),
	datac => \u_vga|current_missile_line\(8),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|Equal27~2_combout\);

-- Location: LCCOMB_X25_Y20_N24
\u_vga|Equal27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal27~0_combout\ = (\u_vga|v_cnt\(3) & (!\u_vga|current_missile_line\(3) & (\u_vga|current_missile_line\(4) $ (\u_vga|v_cnt\(4))))) # (!\u_vga|v_cnt\(3) & (\u_vga|current_missile_line\(3) & (\u_vga|current_missile_line\(4) $ (\u_vga|v_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|current_missile_line\(3),
	datac => \u_vga|current_missile_line\(4),
	datad => \u_vga|v_cnt\(4),
	combout => \u_vga|Equal27~0_combout\);

-- Location: LCCOMB_X25_Y20_N6
\u_vga|Equal27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal27~3_combout\ = (\u_vga|Equal16~0_combout\ & (\u_vga|Equal27~1_combout\ & (\u_vga|Equal27~2_combout\ & \u_vga|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal16~0_combout\,
	datab => \u_vga|Equal27~1_combout\,
	datac => \u_vga|Equal27~2_combout\,
	datad => \u_vga|Equal27~0_combout\,
	combout => \u_vga|Equal27~3_combout\);

-- Location: LCCOMB_X25_Y20_N26
\u_vga|Equal27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal27~4_combout\ = (\u_vga|Equal27~3_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|current_missile_line\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datac => \u_vga|current_missile_line\(9),
	datad => \u_vga|Equal27~3_combout\,
	combout => \u_vga|Equal27~4_combout\);

-- Location: LCCOMB_X26_Y23_N26
\u_vga|Equal18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal18~2_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|h_cnt\(8) & \u_vga|h_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|h_cnt\(8),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Equal18~2_combout\);

-- Location: LCCOMB_X26_Y23_N0
\u_vga|Equal17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal17~0_combout\ = (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(10) & !\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(10),
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Equal17~0_combout\);

-- Location: LCCOMB_X26_Y23_N30
\u_vga|Equal18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal18~3_combout\ = (!\u_vga|h_cnt\(2) & (!\u_vga|h_cnt\(3) & (\u_vga|Equal18~2_combout\ & \u_vga|Equal17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|Equal18~2_combout\,
	datad => \u_vga|Equal17~0_combout\,
	combout => \u_vga|Equal18~3_combout\);

-- Location: LCCOMB_X25_Y20_N0
\u_vga|address_b_sub[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~2_combout\ = (\u_vga|LessThan6~2_combout\ & (!\u_vga|h_cnt\(1) & (!\u_vga|h_cnt\(0) & \u_vga|Equal18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan6~2_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|Equal18~3_combout\,
	combout => \u_vga|address_b_sub[0]~2_combout\);

-- Location: LCCOMB_X25_Y20_N22
\u_vga|address_b_mis[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[0]~7_combout\ = (\u_vga|Equal27~4_combout\ & ((\u_vga|address_b_sub[0]~2_combout\ & (\u_vga|current_missile_line\(3))) # (!\u_vga|address_b_sub[0]~2_combout\ & ((\u_vga|address_b_mis\(0)))))) # (!\u_vga|Equal27~4_combout\ & 
-- (((\u_vga|address_b_mis\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal27~4_combout\,
	datab => \u_vga|current_missile_line\(3),
	datac => \u_vga|address_b_mis\(0),
	datad => \u_vga|address_b_sub[0]~2_combout\,
	combout => \u_vga|address_b_mis[0]~7_combout\);

-- Location: FF_X25_Y20_N23
\u_vga|address_b_mis[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(0));

-- Location: LCCOMB_X25_Y20_N8
\u_vga|address_b_mis[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[1]~8_combout\ = (\u_vga|current_missile_line\(4) & (!\u_vga|current_missile_line\(3) & VCC)) # (!\u_vga|current_missile_line\(4) & (\u_vga|current_missile_line\(3) $ (GND)))
-- \u_vga|address_b_mis[1]~9\ = CARRY((!\u_vga|current_missile_line\(4) & !\u_vga|current_missile_line\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(4),
	datab => \u_vga|current_missile_line\(3),
	datad => VCC,
	combout => \u_vga|address_b_mis[1]~8_combout\,
	cout => \u_vga|address_b_mis[1]~9\);

-- Location: LCCOMB_X25_Y20_N30
\u_vga|address_b_mis[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[0]~18_combout\ = (\u_vga|address_b_sub[0]~2_combout\ & (\u_vga|Equal27~3_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|current_missile_line\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|address_b_sub[0]~2_combout\,
	datac => \u_vga|current_missile_line\(9),
	datad => \u_vga|Equal27~3_combout\,
	combout => \u_vga|address_b_mis[0]~18_combout\);

-- Location: FF_X25_Y20_N9
\u_vga|address_b_mis[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[1]~8_combout\,
	ena => \u_vga|address_b_mis[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(1));

-- Location: LCCOMB_X25_Y20_N10
\u_vga|address_b_mis[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[2]~10_combout\ = (\u_vga|current_missile_line\(5) & (\u_vga|address_b_mis[1]~9\ & VCC)) # (!\u_vga|current_missile_line\(5) & (!\u_vga|address_b_mis[1]~9\))
-- \u_vga|address_b_mis[2]~11\ = CARRY((!\u_vga|current_missile_line\(5) & !\u_vga|address_b_mis[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(5),
	datad => VCC,
	cin => \u_vga|address_b_mis[1]~9\,
	combout => \u_vga|address_b_mis[2]~10_combout\,
	cout => \u_vga|address_b_mis[2]~11\);

-- Location: FF_X25_Y20_N11
\u_vga|address_b_mis[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[2]~10_combout\,
	ena => \u_vga|address_b_mis[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(2));

-- Location: LCCOMB_X25_Y20_N12
\u_vga|address_b_mis[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[3]~12_combout\ = (\u_vga|current_missile_line\(6) & ((GND) # (!\u_vga|address_b_mis[2]~11\))) # (!\u_vga|current_missile_line\(6) & (\u_vga|address_b_mis[2]~11\ $ (GND)))
-- \u_vga|address_b_mis[3]~13\ = CARRY((\u_vga|current_missile_line\(6)) # (!\u_vga|address_b_mis[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_missile_line\(6),
	datad => VCC,
	cin => \u_vga|address_b_mis[2]~11\,
	combout => \u_vga|address_b_mis[3]~12_combout\,
	cout => \u_vga|address_b_mis[3]~13\);

-- Location: FF_X25_Y20_N13
\u_vga|address_b_mis[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[3]~12_combout\,
	ena => \u_vga|address_b_mis[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(3));

-- Location: LCCOMB_X25_Y20_N14
\u_vga|address_b_mis[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[4]~14_combout\ = (\u_vga|current_missile_line\(7) & ((\u_vga|address_b_mis[3]~13\) # (GND))) # (!\u_vga|current_missile_line\(7) & (!\u_vga|address_b_mis[3]~13\))
-- \u_vga|address_b_mis[4]~15\ = CARRY((\u_vga|current_missile_line\(7)) # (!\u_vga|address_b_mis[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_missile_line\(7),
	datad => VCC,
	cin => \u_vga|address_b_mis[3]~13\,
	combout => \u_vga|address_b_mis[4]~14_combout\,
	cout => \u_vga|address_b_mis[4]~15\);

-- Location: FF_X25_Y20_N15
\u_vga|address_b_mis[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[4]~14_combout\,
	ena => \u_vga|address_b_mis[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(4));

-- Location: LCCOMB_X25_Y20_N16
\u_vga|address_b_mis[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_mis[5]~16_combout\ = \u_vga|current_missile_line\(8) $ (\u_vga|address_b_mis[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_missile_line\(8),
	cin => \u_vga|address_b_mis[4]~15\,
	combout => \u_vga|address_b_mis[5]~16_combout\);

-- Location: FF_X25_Y20_N17
\u_vga|address_b_mis[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_mis[5]~16_combout\,
	ena => \u_vga|address_b_mis[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_mis\(5));

-- Location: LCCOMB_X21_Y27_N6
\u_vga|Decoder2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~84_combout\ = (\u_vga|Decoder2~65_combout\ & (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~84_combout\);

-- Location: LCCOMB_X21_Y27_N30
\u_vga|data_a_mis[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[4]~feeder_combout\ = \u_vga|Decoder2~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~84_combout\,
	combout => \u_vga|data_a_mis[4]~feeder_combout\);

-- Location: LCCOMB_X21_Y27_N12
\u_vga|Decoder2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~80_combout\ = (\u_vga|Decoder2~65_combout\ & (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~80_combout\);

-- Location: LCCOMB_X21_Y27_N20
\u_vga|data_a_mis[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[5]~feeder_combout\ = \u_vga|Decoder2~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~80_combout\,
	combout => \u_vga|data_a_mis[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N6
\u_vga|Decoder2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~63_combout\ = (!\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~63_combout\);

-- Location: LCCOMB_X23_Y28_N18
\u_vga|Decoder2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~68_combout\ = (\u_vga|Decoder2~63_combout\ & (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~68_combout\);

-- Location: LCCOMB_X23_Y28_N2
\u_vga|data_a_mis[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[11]~feeder_combout\ = \u_vga|Decoder2~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~68_combout\,
	combout => \u_vga|data_a_mis[11]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N12
\u_vga|Decoder2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~76_combout\ = (\u_vga|Decoder2~63_combout\ & (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~76_combout\);

-- Location: LCCOMB_X23_Y28_N20
\u_vga|data_a_mis[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[12]~feeder_combout\ = \u_vga|Decoder2~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~76_combout\,
	combout => \u_vga|data_a_mis[12]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N12
\u_vga|Decoder2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~59_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~59_combout\);

-- Location: LCCOMB_X23_Y27_N6
\u_vga|Decoder2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~83_combout\ = (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~83_combout\);

-- Location: LCCOMB_X23_Y27_N22
\u_vga|data_a_mis[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[20]~feeder_combout\ = \u_vga|Decoder2~83_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~83_combout\,
	combout => \u_vga|data_a_mis[20]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N12
\u_vga|Decoder2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~79_combout\ = (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~79_combout\);

-- Location: LCCOMB_X23_Y27_N20
\u_vga|data_a_mis[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[21]~feeder_combout\ = \u_vga|Decoder2~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~79_combout\,
	combout => \u_vga|data_a_mis[21]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N10
\u_vga|Decoder2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~57_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~57_combout\);

-- Location: LCCOMB_X21_Y28_N12
\u_vga|Decoder2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~75_combout\ = (\u_vga|Decoder2~57_combout\ & (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~75_combout\);

-- Location: LCCOMB_X21_Y28_N4
\u_vga|data_a_mis[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[28]~feeder_combout\ = \u_vga|Decoder2~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~75_combout\,
	combout => \u_vga|data_a_mis[28]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N14
\u_vga|Decoder2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~51_combout\ = (!\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~51_combout\);

-- Location: LCCOMB_X21_Y26_N6
\u_vga|Decoder2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~82_combout\ = (\u_vga|Decoder2~51_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~82_combout\);

-- Location: LCCOMB_X21_Y26_N22
\u_vga|data_a_mis[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[36]~feeder_combout\ = \u_vga|Decoder2~82_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~82_combout\,
	combout => \u_vga|data_a_mis[36]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N12
\u_vga|Decoder2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~78_combout\ = (\u_vga|Decoder2~51_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~78_combout\);

-- Location: LCCOMB_X21_Y26_N4
\u_vga|data_a_mis[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[37]~feeder_combout\ = \u_vga|Decoder2~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~78_combout\,
	combout => \u_vga|data_a_mis[37]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N24
\u_vga|Decoder2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~53_combout\ = (!\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~53_combout\);

-- Location: LCCOMB_X21_Y24_N12
\u_vga|Decoder2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~74_combout\ = (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~74_combout\);

-- Location: LCCOMB_X21_Y24_N4
\u_vga|data_a_mis[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[44]~feeder_combout\ = \u_vga|Decoder2~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~74_combout\,
	combout => \u_vga|data_a_mis[44]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N2
\u_vga|Decoder2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~69_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~69_combout\);

-- Location: LCCOMB_X21_Y23_N10
\u_vga|Decoder2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~72_combout\ = (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~72_combout\);

-- Location: LCCOMB_X21_Y23_N26
\u_vga|data_a_mis[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[50]~feeder_combout\ = \u_vga|Decoder2~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~72_combout\,
	combout => \u_vga|data_a_mis[50]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N24
\u_vga|Decoder2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~70_combout\ = (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~70_combout\);

-- Location: LCCOMB_X21_Y23_N8
\u_vga|data_a_mis[51]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[51]~feeder_combout\ = \u_vga|Decoder2~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~70_combout\,
	combout => \u_vga|data_a_mis[51]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N6
\u_vga|Decoder2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~85_combout\ = (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~85_combout\);

-- Location: LCCOMB_X21_Y23_N22
\u_vga|data_a_mis[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[52]~feeder_combout\ = \u_vga|Decoder2~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~85_combout\,
	combout => \u_vga|data_a_mis[52]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N28
\u_vga|Decoder2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~81_combout\ = (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~81_combout\);

-- Location: LCCOMB_X21_Y23_N4
\u_vga|data_a_mis[53]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[53]~feeder_combout\ = \u_vga|Decoder2~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~81_combout\,
	combout => \u_vga|data_a_mis[53]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N8
\u_vga|Decoder2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~26_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~26_combout\);

-- Location: LCCOMB_X24_Y27_N12
\u_vga|Decoder2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~71_combout\ = (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~71_combout\);

-- Location: LCCOMB_X24_Y27_N20
\u_vga|data_a_mis[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[58]~feeder_combout\ = \u_vga|Decoder2~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~71_combout\,
	combout => \u_vga|data_a_mis[58]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N6
\u_vga|Decoder2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~73_combout\ = (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~73_combout\);

-- Location: LCCOMB_X24_Y27_N14
\u_vga|data_a_mis[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[59]~feeder_combout\ = \u_vga|Decoder2~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~73_combout\,
	combout => \u_vga|data_a_mis[59]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N16
\u_vga|Decoder2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~77_combout\ = (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~77_combout\);

-- Location: LCCOMB_X24_Y27_N0
\u_vga|data_a_mis[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[60]~feeder_combout\ = \u_vga|Decoder2~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~77_combout\,
	combout => \u_vga|data_a_mis[60]~feeder_combout\);

-- Location: M9K_X22_Y27_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y26_N30
\u_vga|boat_shoot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|boat_shoot~0_combout\ = (!\u_vga|update_elements_position~1_combout\ & ((\u_vga|boat_shoot~q\) # ((!\u_vga|v_sync~q\ & \u_vga|Equal13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~1_combout\,
	datab => \u_vga|v_sync~q\,
	datac => \u_vga|Equal13~1_combout\,
	datad => \u_vga|boat_shoot~q\,
	combout => \u_vga|boat_shoot~0_combout\);

-- Location: FF_X27_Y26_N29
\u_vga|boat_shoot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|boat_shoot~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|boat_shoot~q\);

-- Location: LCCOMB_X27_Y26_N28
\u_vga|data_a_mis[35]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[35]~1_combout\ = (!\u_vga|Equal13~1_combout\ & (!\u_vga|boat_shoot~q\ & !\u_vga|LessThan4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datac => \u_vga|boat_shoot~q\,
	datad => \u_vga|LessThan4~1_combout\,
	combout => \u_vga|data_a_mis[35]~1_combout\);

-- Location: LCCOMB_X19_Y23_N28
\u_vga|data_a_mis[107]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[107]~2_combout\ = (\u_vga|read_mis~q\ & (!\u_vga|wait_read_mis~q\ & (!\u_vga|cycle_cnt\(0) & \u_vga|current_missile[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_mis~q\,
	datab => \u_vga|wait_read_mis~q\,
	datac => \u_vga|cycle_cnt\(0),
	datad => \u_vga|current_missile[5]~8_combout\,
	combout => \u_vga|data_a_mis[107]~2_combout\);

-- Location: FF_X24_Y27_N1
\u_vga|data_a_mis[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[60]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(60),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(60));

-- Location: FF_X24_Y27_N15
\u_vga|data_a_mis[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[59]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(59),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(59));

-- Location: FF_X24_Y27_N21
\u_vga|data_a_mis[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[58]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(58),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(58));

-- Location: FF_X21_Y23_N5
\u_vga|data_a_mis[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[53]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(53),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(53));

-- Location: FF_X21_Y23_N23
\u_vga|data_a_mis[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[52]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(52),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(52));

-- Location: FF_X21_Y23_N9
\u_vga|data_a_mis[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[51]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(51),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(51));

-- Location: FF_X21_Y23_N27
\u_vga|data_a_mis[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[50]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(50),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(50));

-- Location: FF_X21_Y24_N5
\u_vga|data_a_mis[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[44]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(44),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(44));

-- Location: FF_X21_Y26_N5
\u_vga|data_a_mis[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[37]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(37),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(37));

-- Location: FF_X21_Y26_N23
\u_vga|data_a_mis[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[36]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(36),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(36));

-- Location: FF_X21_Y28_N5
\u_vga|data_a_mis[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[28]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(28),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(28));

-- Location: FF_X23_Y27_N21
\u_vga|data_a_mis[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[21]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(21),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(21));

-- Location: FF_X23_Y27_N23
\u_vga|data_a_mis[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[20]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(20),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(20));

-- Location: FF_X23_Y28_N21
\u_vga|data_a_mis[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[12]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(12),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(12));

-- Location: FF_X23_Y28_N3
\u_vga|data_a_mis[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[11]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(11),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(11));

-- Location: FF_X21_Y27_N21
\u_vga|data_a_mis[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[5]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(5),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(5));

-- Location: FF_X21_Y27_N31
\u_vga|data_a_mis[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[4]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(4),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(4));

-- Location: FF_X21_Y27_N27
\u_vga|data_a_mis[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[2]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(2),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(2));

-- Location: FF_X23_Y25_N29
\u_vga|data_mis_disp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~59_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(58));

-- Location: LCCOMB_X25_Y20_N2
\u_vga|data_mis_disp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~0_combout\ = (\u_vga|h_cnt\(0) & (\u_vga|v_cnt\(9) $ (!\u_vga|current_missile_line\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datac => \u_vga|h_cnt\(0),
	datad => \u_vga|current_missile_line\(9),
	combout => \u_vga|data_mis_disp~0_combout\);

-- Location: LCCOMB_X25_Y20_N4
\u_vga|data_mis_disp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~1_combout\ = (((!\u_vga|Equal18~3_combout\) # (!\u_vga|h_cnt\(1))) # (!\u_vga|data_mis_disp~0_combout\)) # (!\u_vga|Equal27~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal27~3_combout\,
	datab => \u_vga|data_mis_disp~0_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Equal18~3_combout\,
	combout => \u_vga|data_mis_disp~1_combout\);

-- Location: LCCOMB_X23_Y25_N28
\u_vga|data_mis_disp~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~59_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(58)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(58),
	datac => \u_vga|data_mis_disp\(58),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~59_combout\);

-- Location: FF_X24_Y28_N9
\u_vga|data_mis_disp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~60_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(50));

-- Location: LCCOMB_X24_Y28_N8
\u_vga|data_mis_disp~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~60_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(50)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(50),
	datac => \u_vga|data_mis_disp\(50),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~60_combout\);

-- Location: LCCOMB_X23_Y25_N30
\u_vga|Mux3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~36_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(6) & (\u_vga|data_mis_disp~59_combout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|data_mis_disp~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|data_mis_disp~59_combout\,
	datac => \u_vga|data_mis_disp~60_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux3~36_combout\);

-- Location: FF_X23_Y25_N17
\u_vga|data_mis_disp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~61_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(59));

-- Location: LCCOMB_X23_Y25_N16
\u_vga|data_mis_disp~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~61_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(59)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(59),
	datac => \u_vga|data_mis_disp\(59),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~61_combout\);

-- Location: FF_X23_Y23_N3
\u_vga|data_mis_disp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~58_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(51));

-- Location: LCCOMB_X23_Y23_N2
\u_vga|data_mis_disp~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~58_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(51)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(51),
	datac => \u_vga|data_mis_disp\(51),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~58_combout\);

-- Location: LCCOMB_X23_Y25_N26
\u_vga|Mux3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~37_combout\ = (\u_vga|Mux3~36_combout\ & ((\u_vga|data_mis_disp~61_combout\) # ((!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~36_combout\ & (((\u_vga|h_cnt\(3) & \u_vga|data_mis_disp~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~36_combout\,
	datab => \u_vga|data_mis_disp~61_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~58_combout\,
	combout => \u_vga|Mux3~37_combout\);

-- Location: LCCOMB_X21_Y27_N16
\u_vga|Decoder2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~66_combout\ = (\u_vga|Decoder2~65_combout\ & (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~66_combout\);

-- Location: LCCOMB_X21_Y27_N8
\u_vga|data_a_mis[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[3]~feeder_combout\ = \u_vga|Decoder2~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~66_combout\,
	combout => \u_vga|data_a_mis[3]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N16
\u_vga|Decoder2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~64_combout\ = (\u_vga|Decoder2~63_combout\ & (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~64_combout\);

-- Location: LCCOMB_X23_Y28_N8
\u_vga|data_a_mis[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[10]~feeder_combout\ = \u_vga|Decoder2~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~64_combout\,
	combout => \u_vga|data_a_mis[10]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N26
\u_vga|Decoder2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~61_combout\ = (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~61_combout\);

-- Location: LCCOMB_X23_Y27_N10
\u_vga|data_a_mis[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[18]~feeder_combout\ = \u_vga|Decoder2~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~61_combout\,
	combout => \u_vga|data_a_mis[18]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N24
\u_vga|Decoder2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~60_combout\ = (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~60_combout\);

-- Location: LCCOMB_X23_Y27_N8
\u_vga|data_a_mis[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[19]~feeder_combout\ = \u_vga|Decoder2~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~60_combout\,
	combout => \u_vga|data_a_mis[19]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N24
\u_vga|Decoder2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~58_combout\ = (\u_vga|Decoder2~57_combout\ & (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~58_combout\);

-- Location: LCCOMB_X21_Y28_N8
\u_vga|data_a_mis[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[26]~feeder_combout\ = \u_vga|Decoder2~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~58_combout\,
	combout => \u_vga|data_a_mis[26]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N10
\u_vga|Decoder2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~62_combout\ = (\u_vga|Decoder2~57_combout\ & (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~62_combout\);

-- Location: LCCOMB_X21_Y28_N18
\u_vga|data_a_mis[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[27]~feeder_combout\ = \u_vga|Decoder2~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~62_combout\,
	combout => \u_vga|data_a_mis[27]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N2
\u_vga|Decoder2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~55_combout\ = (\u_vga|Decoder2~51_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~55_combout\);

-- Location: LCCOMB_X21_Y26_N26
\u_vga|data_a_mis[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[34]~feeder_combout\ = \u_vga|Decoder2~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~55_combout\,
	combout => \u_vga|data_a_mis[34]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N24
\u_vga|Decoder2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~52_combout\ = (\u_vga|Decoder2~51_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~52_combout\);

-- Location: LCCOMB_X21_Y26_N0
\u_vga|data_a_mis[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[35]~feeder_combout\ = \u_vga|Decoder2~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~52_combout\,
	combout => \u_vga|data_a_mis[35]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N24
\u_vga|Decoder2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~54_combout\ = (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~54_combout\);

-- Location: LCCOMB_X21_Y24_N0
\u_vga|data_a_mis[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[42]~feeder_combout\ = \u_vga|Decoder2~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~54_combout\,
	combout => \u_vga|data_a_mis[42]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N18
\u_vga|Decoder2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~56_combout\ = (!\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~56_combout\);

-- Location: LCCOMB_X21_Y24_N26
\u_vga|data_a_mis[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[43]~feeder_combout\ = \u_vga|Decoder2~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~56_combout\,
	combout => \u_vga|data_a_mis[43]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N16
\u_vga|Decoder2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~0_combout\ = (\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~0_combout\);

-- Location: LCCOMB_X21_Y22_N14
\u_vga|Decoder2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~44_combout\ = (\u_vga|Decoder2~0_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~44_combout\);

-- Location: LCCOMB_X21_Y22_N22
\u_vga|data_a_mis[96]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[96]~feeder_combout\ = \u_vga|Decoder2~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~44_combout\,
	combout => \u_vga|data_a_mis[96]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N12
\u_vga|Decoder2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~43_combout\ = (\u_vga|Decoder2~0_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~43_combout\);

-- Location: LCCOMB_X21_Y22_N4
\u_vga|data_a_mis[97]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[97]~feeder_combout\ = \u_vga|Decoder2~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~43_combout\,
	combout => \u_vga|data_a_mis[97]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N26
\u_vga|Decoder2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~37_combout\ = (!\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~37_combout\);

-- Location: LCCOMB_X30_Y23_N16
\u_vga|Decoder2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~42_combout\ = (\u_vga|Decoder2~37_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~42_combout\);

-- Location: LCCOMB_X30_Y23_N0
\u_vga|data_a_mis[98]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[98]~feeder_combout\ = \u_vga|Decoder2~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~42_combout\,
	combout => \u_vga|data_a_mis[98]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N26
\u_vga|Decoder2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~45_combout\ = (\u_vga|Decoder2~37_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~45_combout\);

-- Location: LCCOMB_X30_Y23_N2
\u_vga|data_a_mis[99]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[99]~feeder_combout\ = \u_vga|Decoder2~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~45_combout\,
	combout => \u_vga|data_a_mis[99]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N22
\u_vga|Decoder2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~49_combout\ = (\u_vga|Decoder2~37_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~49_combout\);

-- Location: LCCOMB_X30_Y23_N30
\u_vga|data_a_mis[104]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[104]~feeder_combout\ = \u_vga|Decoder2~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~49_combout\,
	combout => \u_vga|data_a_mis[104]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N28
\u_vga|Decoder2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~48_combout\ = (\u_vga|Decoder2~37_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~48_combout\);

-- Location: LCCOMB_X30_Y23_N4
\u_vga|data_a_mis[105]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[105]~feeder_combout\ = \u_vga|Decoder2~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~48_combout\,
	combout => \u_vga|data_a_mis[105]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N4
\u_vga|Decoder2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~46_combout\ = (!\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~46_combout\);

-- Location: LCCOMB_X23_Y24_N10
\u_vga|Decoder2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~47_combout\ = (\u_vga|Decoder2~46_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~46_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~47_combout\);

-- Location: LCCOMB_X23_Y24_N24
\u_vga|data_a_mis[106]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[106]~feeder_combout\ = \u_vga|Decoder2~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~47_combout\,
	combout => \u_vga|data_a_mis[106]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N12
\u_vga|Decoder2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~50_combout\ = (\u_vga|Decoder2~46_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~46_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~50_combout\);

-- Location: LCCOMB_X23_Y24_N18
\u_vga|data_a_mis[107]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[107]~feeder_combout\ = \u_vga|Decoder2~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~50_combout\,
	combout => \u_vga|data_a_mis[107]~feeder_combout\);

-- Location: M9K_X22_Y23_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: FF_X23_Y24_N19
\u_vga|data_a_mis[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[107]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(107),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(107));

-- Location: FF_X23_Y24_N25
\u_vga|data_a_mis[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[106]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(106),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(106));

-- Location: FF_X30_Y23_N5
\u_vga|data_a_mis[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[105]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(105),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(105));

-- Location: FF_X30_Y23_N31
\u_vga|data_a_mis[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[104]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(104),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(104));

-- Location: FF_X30_Y23_N3
\u_vga|data_a_mis[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[99]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(99),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(99));

-- Location: FF_X30_Y23_N1
\u_vga|data_a_mis[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[98]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(98),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(98));

-- Location: FF_X21_Y22_N5
\u_vga|data_a_mis[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[97]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(97),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(97));

-- Location: FF_X21_Y22_N23
\u_vga|data_a_mis[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[96]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(96),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(96));

-- Location: FF_X21_Y24_N27
\u_vga|data_a_mis[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[43]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(43),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(43));

-- Location: FF_X21_Y24_N1
\u_vga|data_a_mis[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[42]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(42),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(42));

-- Location: FF_X21_Y26_N1
\u_vga|data_a_mis[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[35]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(35),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(35));

-- Location: FF_X21_Y26_N27
\u_vga|data_a_mis[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[34]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(34),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(34));

-- Location: FF_X21_Y28_N19
\u_vga|data_a_mis[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[27]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(27),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(27));

-- Location: FF_X21_Y28_N9
\u_vga|data_a_mis[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[26]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(26),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(26));

-- Location: FF_X23_Y27_N9
\u_vga|data_a_mis[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[19]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(19),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(19));

-- Location: FF_X23_Y27_N11
\u_vga|data_a_mis[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[18]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(18),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(18));

-- Location: FF_X23_Y28_N9
\u_vga|data_a_mis[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[10]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(10),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(10));

-- Location: FF_X21_Y27_N9
\u_vga|data_a_mis[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[3]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(3),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(3));

-- Location: FF_X23_Y25_N25
\u_vga|data_mis_disp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~50_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(26));

-- Location: LCCOMB_X23_Y25_N24
\u_vga|data_mis_disp~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~50_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(26)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(26),
	datac => \u_vga|data_mis_disp\(26),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~50_combout\);

-- Location: FF_X23_Y25_N19
\u_vga|data_mis_disp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~51_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(19));

-- Location: LCCOMB_X23_Y25_N18
\u_vga|data_mis_disp~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~51_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(19)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(19),
	datac => \u_vga|data_mis_disp\(19),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~51_combout\);

-- Location: FF_X23_Y25_N21
\u_vga|data_mis_disp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~52_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(18));

-- Location: LCCOMB_X23_Y25_N20
\u_vga|data_mis_disp~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~52_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(18)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(18),
	datac => \u_vga|data_mis_disp\(18),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~52_combout\);

-- Location: LCCOMB_X23_Y25_N22
\u_vga|Mux3~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~31_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~51_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_mis_disp~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~51_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~52_combout\,
	combout => \u_vga|Mux3~31_combout\);

-- Location: FF_X23_Y25_N1
\u_vga|data_mis_disp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~53_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(27));

-- Location: LCCOMB_X23_Y25_N0
\u_vga|data_mis_disp~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~53_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(27)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(27),
	datac => \u_vga|data_mis_disp\(27),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~53_combout\);

-- Location: LCCOMB_X23_Y25_N2
\u_vga|Mux3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~32_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~31_combout\ & ((\u_vga|data_mis_disp~53_combout\))) # (!\u_vga|Mux3~31_combout\ & (\u_vga|data_mis_disp~50_combout\)))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~50_combout\,
	datac => \u_vga|Mux3~31_combout\,
	datad => \u_vga|data_mis_disp~53_combout\,
	combout => \u_vga|Mux3~32_combout\);

-- Location: FF_X23_Y23_N7
\u_vga|data_mis_disp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~54_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(10));

-- Location: LCCOMB_X23_Y23_N6
\u_vga|data_mis_disp~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~54_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(10)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(10),
	datac => \u_vga|data_mis_disp\(10),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~54_combout\);

-- Location: FF_X23_Y23_N1
\u_vga|data_mis_disp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~55_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(3));

-- Location: LCCOMB_X23_Y23_N0
\u_vga|data_mis_disp~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~55_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(3)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|data_mis_disp\(3),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~55_combout\);

-- Location: FF_X23_Y23_N27
\u_vga|data_mis_disp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~56_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(2));

-- Location: LCCOMB_X23_Y23_N26
\u_vga|data_mis_disp~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~56_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(2)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(2),
	datac => \u_vga|data_mis_disp\(2),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~56_combout\);

-- Location: LCCOMB_X23_Y23_N4
\u_vga|Mux3~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~33_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~55_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_mis_disp~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~55_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~56_combout\,
	combout => \u_vga|Mux3~33_combout\);

-- Location: FF_X23_Y23_N23
\u_vga|data_mis_disp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~57_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(11));

-- Location: LCCOMB_X23_Y23_N22
\u_vga|data_mis_disp~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~57_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(11)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(11),
	datac => \u_vga|data_mis_disp\(11),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~57_combout\);

-- Location: LCCOMB_X23_Y23_N16
\u_vga|Mux3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~34_combout\ = (\u_vga|Mux3~33_combout\ & (((\u_vga|data_mis_disp~57_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux3~33_combout\ & (\u_vga|data_mis_disp~54_combout\ & ((\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~54_combout\,
	datab => \u_vga|Mux3~33_combout\,
	datac => \u_vga|data_mis_disp~57_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux3~34_combout\);

-- Location: LCCOMB_X24_Y25_N8
\u_vga|Mux3~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~35_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux3~32_combout\) # ((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & (((!\u_vga|h_cnt\(8) & \u_vga|Mux3~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~32_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux3~34_combout\,
	combout => \u_vga|Mux3~35_combout\);

-- Location: FF_X23_Y23_N11
\u_vga|data_mis_disp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~46_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(35));

-- Location: LCCOMB_X23_Y23_N10
\u_vga|data_mis_disp~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~46_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(35)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(35),
	datac => \u_vga|data_mis_disp\(35),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~46_combout\);

-- Location: FF_X23_Y23_N19
\u_vga|data_mis_disp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~49_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(43));

-- Location: LCCOMB_X23_Y23_N18
\u_vga|data_mis_disp~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~49_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(43)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(43),
	datac => \u_vga|data_mis_disp\(43),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~49_combout\);

-- Location: FF_X23_Y23_N13
\u_vga|data_mis_disp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~47_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(42));

-- Location: LCCOMB_X23_Y23_N12
\u_vga|data_mis_disp~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~47_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(42)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(42),
	datac => \u_vga|data_mis_disp\(42),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~47_combout\);

-- Location: FF_X23_Y23_N15
\u_vga|data_mis_disp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~48_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(34));

-- Location: LCCOMB_X23_Y23_N14
\u_vga|data_mis_disp~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~48_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(34)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(34),
	datac => \u_vga|data_mis_disp\(34),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~48_combout\);

-- Location: LCCOMB_X23_Y23_N24
\u_vga|Mux3~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~29_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(3) & ((\u_vga|h_cnt\(6) & (\u_vga|data_mis_disp~47_combout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|data_mis_disp~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~47_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|data_mis_disp~48_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux3~29_combout\);

-- Location: LCCOMB_X23_Y23_N20
\u_vga|Mux3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~30_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux3~29_combout\ & ((\u_vga|data_mis_disp~49_combout\))) # (!\u_vga|Mux3~29_combout\ & (\u_vga|data_mis_disp~46_combout\)))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~46_combout\,
	datab => \u_vga|data_mis_disp~49_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux3~29_combout\,
	combout => \u_vga|Mux3~30_combout\);

-- Location: LCCOMB_X24_Y25_N18
\u_vga|Mux3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~38_combout\ = (\u_vga|Mux3~35_combout\ & ((\u_vga|Mux3~37_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux3~35_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|Mux3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~37_combout\,
	datab => \u_vga|Mux3~35_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux3~30_combout\,
	combout => \u_vga|Mux3~38_combout\);

-- Location: LCCOMB_X21_Y27_N14
\u_vga|Decoder2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~117_combout\ = (\u_vga|Decoder2~65_combout\ & (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~117_combout\);

-- Location: LCCOMB_X21_Y27_N22
\u_vga|data_a_mis[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[6]~feeder_combout\ = \u_vga|Decoder2~117_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~117_combout\,
	combout => \u_vga|data_a_mis[6]~feeder_combout\);

-- Location: LCCOMB_X21_Y27_N28
\u_vga|Decoder2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~113_combout\ = (\u_vga|Decoder2~65_combout\ & (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~113_combout\);

-- Location: LCCOMB_X21_Y27_N4
\u_vga|data_a_mis[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[7]~feeder_combout\ = \u_vga|Decoder2~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~113_combout\,
	combout => \u_vga|data_a_mis[7]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N28
\u_vga|Decoder2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~109_combout\ = (\u_vga|Decoder2~63_combout\ & (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~109_combout\);

-- Location: LCCOMB_X23_Y28_N4
\u_vga|data_a_mis[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[14]~feeder_combout\ = \u_vga|Decoder2~109_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~109_combout\,
	combout => \u_vga|data_a_mis[14]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N30
\u_vga|Decoder2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~121_combout\ = (\u_vga|Decoder2~63_combout\ & (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~121_combout\);

-- Location: LCCOMB_X23_Y28_N6
\u_vga|data_a_mis[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[15]~feeder_combout\ = \u_vga|Decoder2~121_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~121_combout\,
	combout => \u_vga|data_a_mis[15]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N14
\u_vga|Decoder2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~115_combout\ = (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~115_combout\);

-- Location: LCCOMB_X23_Y27_N30
\u_vga|data_a_mis[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[22]~feeder_combout\ = \u_vga|Decoder2~115_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~115_combout\,
	combout => \u_vga|data_a_mis[22]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N4
\u_vga|Decoder2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~112_combout\ = (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~112_combout\);

-- Location: LCCOMB_X23_Y27_N28
\u_vga|data_a_mis[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[23]~feeder_combout\ = \u_vga|Decoder2~112_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~112_combout\,
	combout => \u_vga|data_a_mis[23]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N20
\u_vga|Decoder2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~107_combout\ = (\u_vga|Decoder2~57_combout\ & (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~107_combout\);

-- Location: LCCOMB_X21_Y28_N28
\u_vga|data_a_mis[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[30]~feeder_combout\ = \u_vga|Decoder2~107_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~107_combout\,
	combout => \u_vga|data_a_mis[30]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N14
\u_vga|Decoder2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~120_combout\ = (\u_vga|Decoder2~57_combout\ & (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~120_combout\);

-- Location: LCCOMB_X21_Y28_N22
\u_vga|data_a_mis[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[31]~feeder_combout\ = \u_vga|Decoder2~120_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~120_combout\,
	combout => \u_vga|data_a_mis[31]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N14
\u_vga|Decoder2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~116_combout\ = (\u_vga|Decoder2~51_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~116_combout\);

-- Location: LCCOMB_X21_Y26_N30
\u_vga|data_a_mis[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[38]~feeder_combout\ = \u_vga|Decoder2~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~116_combout\,
	combout => \u_vga|data_a_mis[38]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N28
\u_vga|Decoder2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~111_combout\ = (\u_vga|Decoder2~51_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~111_combout\);

-- Location: LCCOMB_X21_Y26_N20
\u_vga|data_a_mis[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[39]~feeder_combout\ = \u_vga|Decoder2~111_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~111_combout\,
	combout => \u_vga|data_a_mis[39]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N10
\u_vga|Decoder2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~105_combout\ = (\u_vga|Decoder2~51_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~105_combout\);

-- Location: LCCOMB_X21_Y26_N18
\u_vga|data_a_mis[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[40]~feeder_combout\ = \u_vga|Decoder2~105_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~105_combout\,
	combout => \u_vga|data_a_mis[40]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N28
\u_vga|Decoder2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~108_combout\ = (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~108_combout\);

-- Location: LCCOMB_X21_Y24_N20
\u_vga|data_a_mis[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[46]~feeder_combout\ = \u_vga|Decoder2~108_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~108_combout\,
	combout => \u_vga|data_a_mis[46]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N6
\u_vga|Decoder2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~119_combout\ = (!\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~119_combout\);

-- Location: LCCOMB_X21_Y24_N22
\u_vga|data_a_mis[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[47]~feeder_combout\ = \u_vga|Decoder2~119_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~119_combout\,
	combout => \u_vga|data_a_mis[47]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N30
\u_vga|Decoder2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~118_combout\ = (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~118_combout\);

-- Location: LCCOMB_X21_Y23_N14
\u_vga|data_a_mis[54]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[54]~feeder_combout\ = \u_vga|Decoder2~118_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~118_combout\,
	combout => \u_vga|data_a_mis[54]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N12
\u_vga|Decoder2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~114_combout\ = (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~114_combout\);

-- Location: LCCOMB_X21_Y23_N20
\u_vga|data_a_mis[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[55]~feeder_combout\ = \u_vga|Decoder2~114_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~114_combout\,
	combout => \u_vga|data_a_mis[55]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N18
\u_vga|Decoder2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~106_combout\ = (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~106_combout\);

-- Location: LCCOMB_X21_Y23_N2
\u_vga|data_a_mis[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[57]~feeder_combout\ = \u_vga|Decoder2~106_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~106_combout\,
	combout => \u_vga|data_a_mis[57]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N4
\u_vga|Decoder2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~110_combout\ = (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~110_combout\);

-- Location: LCCOMB_X24_Y27_N28
\u_vga|data_a_mis[62]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[62]~feeder_combout\ = \u_vga|Decoder2~110_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~110_combout\,
	combout => \u_vga|data_a_mis[62]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N30
\u_vga|Decoder2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~122_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~122_combout\);

-- Location: LCCOMB_X24_Y27_N22
\u_vga|data_a_mis[63]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[63]~feeder_combout\ = \u_vga|Decoder2~122_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~122_combout\,
	combout => \u_vga|data_a_mis[63]~feeder_combout\);

-- Location: M9K_X22_Y26_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: FF_X24_Y27_N23
\u_vga|data_a_mis[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[63]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(63),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(63));

-- Location: FF_X24_Y27_N29
\u_vga|data_a_mis[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[62]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(62),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(62));

-- Location: FF_X21_Y23_N3
\u_vga|data_a_mis[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[57]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(57),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(57));

-- Location: FF_X21_Y23_N21
\u_vga|data_a_mis[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[55]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(55),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(55));

-- Location: FF_X21_Y23_N15
\u_vga|data_a_mis[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[54]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(54),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(54));

-- Location: FF_X21_Y24_N23
\u_vga|data_a_mis[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[47]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(47),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(47));

-- Location: FF_X21_Y24_N21
\u_vga|data_a_mis[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[46]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(46),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(46));

-- Location: FF_X21_Y26_N19
\u_vga|data_a_mis[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[40]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(40),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(40));

-- Location: FF_X21_Y26_N21
\u_vga|data_a_mis[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[39]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(39),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(39));

-- Location: FF_X21_Y26_N31
\u_vga|data_a_mis[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[38]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(38),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(38));

-- Location: FF_X21_Y28_N23
\u_vga|data_a_mis[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[31]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(31),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(31));

-- Location: FF_X21_Y28_N29
\u_vga|data_a_mis[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[30]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(30),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(30));

-- Location: FF_X23_Y27_N29
\u_vga|data_a_mis[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[23]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(23),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(23));

-- Location: FF_X23_Y27_N31
\u_vga|data_a_mis[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[22]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(22),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(22));

-- Location: FF_X23_Y28_N7
\u_vga|data_a_mis[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[15]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(15),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(15));

-- Location: FF_X23_Y28_N5
\u_vga|data_a_mis[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[14]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(14),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(14));

-- Location: FF_X21_Y27_N5
\u_vga|data_a_mis[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[7]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(7),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(7));

-- Location: FF_X21_Y27_N23
\u_vga|data_a_mis[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[6]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(6),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(6));

-- Location: FF_X24_Y25_N21
\u_vga|data_mis_disp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~108_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(15));

-- Location: LCCOMB_X24_Y25_N20
\u_vga|data_mis_disp~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~108_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(15)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(15),
	datac => \u_vga|data_mis_disp\(15),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~108_combout\);

-- Location: FF_X24_Y25_N3
\u_vga|data_mis_disp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~107_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(31));

-- Location: LCCOMB_X24_Y25_N2
\u_vga|data_mis_disp~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~107_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(31)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(31),
	datac => \u_vga|data_mis_disp\(31),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~107_combout\);

-- Location: LCCOMB_X24_Y25_N30
\u_vga|Mux3~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~67_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~107_combout\))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_mis_disp~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_mis_disp~108_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_mis_disp~107_combout\,
	combout => \u_vga|Mux3~67_combout\);

-- Location: FF_X24_Y25_N1
\u_vga|data_mis_disp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~109_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(63));

-- Location: LCCOMB_X24_Y25_N0
\u_vga|data_mis_disp~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~109_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(63)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(63),
	datac => \u_vga|data_mis_disp\(63),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~109_combout\);

-- Location: FF_X24_Y25_N25
\u_vga|data_mis_disp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~106_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(47));

-- Location: LCCOMB_X24_Y25_N24
\u_vga|data_mis_disp~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~106_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(47)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(47),
	datac => \u_vga|data_mis_disp\(47),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~106_combout\);

-- Location: LCCOMB_X24_Y25_N26
\u_vga|Mux3~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~68_combout\ = (\u_vga|Mux3~67_combout\ & ((\u_vga|data_mis_disp~109_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux3~67_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|data_mis_disp~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~67_combout\,
	datab => \u_vga|data_mis_disp~109_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_mis_disp~106_combout\,
	combout => \u_vga|Mux3~68_combout\);

-- Location: FF_X23_Y26_N11
\u_vga|data_mis_disp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~102_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(22));

-- Location: LCCOMB_X23_Y26_N10
\u_vga|data_mis_disp~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~102_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(22)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(22),
	datac => \u_vga|data_mis_disp\(22),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~102_combout\);

-- Location: FF_X23_Y26_N13
\u_vga|data_mis_disp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~103_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(38));

-- Location: LCCOMB_X23_Y26_N12
\u_vga|data_mis_disp~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~103_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(38)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(38),
	datac => \u_vga|data_mis_disp\(38),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~103_combout\);

-- Location: FF_X23_Y26_N31
\u_vga|data_mis_disp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~104_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(6));

-- Location: LCCOMB_X23_Y26_N30
\u_vga|data_mis_disp~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~104_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(6)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(6),
	datac => \u_vga|data_mis_disp\(6),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~104_combout\);

-- Location: LCCOMB_X23_Y26_N0
\u_vga|Mux3~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~64_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|data_mis_disp~103_combout\) # ((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|data_mis_disp~104_combout\ & !\u_vga|h_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~103_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|data_mis_disp~104_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux3~64_combout\);

-- Location: FF_X23_Y26_N27
\u_vga|data_mis_disp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~105_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(54));

-- Location: LCCOMB_X23_Y26_N26
\u_vga|data_mis_disp~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~105_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(54)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(54),
	datac => \u_vga|data_mis_disp\(54),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~105_combout\);

-- Location: LCCOMB_X23_Y26_N28
\u_vga|Mux3~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~65_combout\ = (\u_vga|Mux3~64_combout\ & (((\u_vga|data_mis_disp~105_combout\) # (!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux3~64_combout\ & (\u_vga|data_mis_disp~102_combout\ & ((\u_vga|h_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~102_combout\,
	datab => \u_vga|Mux3~64_combout\,
	datac => \u_vga|data_mis_disp~105_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux3~65_combout\);

-- Location: FF_X23_Y26_N7
\u_vga|data_mis_disp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~98_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(39));

-- Location: LCCOMB_X23_Y26_N6
\u_vga|data_mis_disp~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~98_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(39)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(39),
	datac => \u_vga|data_mis_disp\(39),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~98_combout\);

-- Location: FF_X23_Y26_N3
\u_vga|data_mis_disp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~100_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(7));

-- Location: LCCOMB_X23_Y26_N2
\u_vga|data_mis_disp~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~100_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(7)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(7),
	datac => \u_vga|data_mis_disp\(7),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~100_combout\);

-- Location: FF_X23_Y26_N17
\u_vga|data_mis_disp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~99_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(23));

-- Location: LCCOMB_X23_Y26_N16
\u_vga|data_mis_disp~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~99_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(23)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(23),
	datac => \u_vga|data_mis_disp\(23),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~99_combout\);

-- Location: LCCOMB_X23_Y26_N20
\u_vga|Mux3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~62_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8)) # (\u_vga|data_mis_disp~99_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_mis_disp~100_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_mis_disp~100_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_mis_disp~99_combout\,
	combout => \u_vga|Mux3~62_combout\);

-- Location: FF_X23_Y26_N23
\u_vga|data_mis_disp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~101_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(55));

-- Location: LCCOMB_X23_Y26_N22
\u_vga|data_mis_disp~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~101_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(55)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(55),
	datac => \u_vga|data_mis_disp\(55),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~101_combout\);

-- Location: LCCOMB_X23_Y26_N8
\u_vga|Mux3~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~63_combout\ = (\u_vga|Mux3~62_combout\ & (((\u_vga|data_mis_disp~101_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux3~62_combout\ & (\u_vga|data_mis_disp~98_combout\ & ((\u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~98_combout\,
	datab => \u_vga|Mux3~62_combout\,
	datac => \u_vga|data_mis_disp~101_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux3~63_combout\);

-- Location: LCCOMB_X24_Y25_N22
\u_vga|Mux3~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~66_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux3~63_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux3~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux3~65_combout\,
	datac => \u_vga|Mux3~63_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux3~66_combout\);

-- Location: FF_X24_Y25_N11
\u_vga|data_mis_disp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~94_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(30));

-- Location: LCCOMB_X24_Y25_N10
\u_vga|data_mis_disp~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~94_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(30)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(30),
	datac => \u_vga|data_mis_disp\(30),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~94_combout\);

-- Location: FF_X23_Y26_N25
\u_vga|data_mis_disp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~95_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(46));

-- Location: LCCOMB_X23_Y26_N24
\u_vga|data_mis_disp~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~95_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(46)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(46),
	datac => \u_vga|data_mis_disp\(46),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~95_combout\);

-- Location: FF_X23_Y26_N19
\u_vga|data_mis_disp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~96_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(14));

-- Location: LCCOMB_X23_Y26_N18
\u_vga|data_mis_disp~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~96_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(14)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(14),
	datac => \u_vga|data_mis_disp\(14),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~96_combout\);

-- Location: LCCOMB_X23_Y26_N4
\u_vga|Mux3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~60_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|data_mis_disp~95_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|data_mis_disp~96_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_mis_disp~95_combout\,
	datac => \u_vga|data_mis_disp~96_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux3~60_combout\);

-- Location: FF_X24_Y28_N29
\u_vga|data_mis_disp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~97_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(62));

-- Location: LCCOMB_X24_Y28_N28
\u_vga|data_mis_disp~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~97_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(62)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(62),
	datac => \u_vga|data_mis_disp\(62),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~97_combout\);

-- Location: LCCOMB_X24_Y25_N12
\u_vga|Mux3~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~61_combout\ = (\u_vga|Mux3~60_combout\ & (((\u_vga|data_mis_disp~97_combout\) # (!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux3~60_combout\ & (\u_vga|data_mis_disp~94_combout\ & (\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~94_combout\,
	datab => \u_vga|Mux3~60_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_mis_disp~97_combout\,
	combout => \u_vga|Mux3~61_combout\);

-- Location: LCCOMB_X24_Y25_N4
\u_vga|Mux3~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~69_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~66_combout\ & (\u_vga|Mux3~68_combout\)) # (!\u_vga|Mux3~66_combout\ & ((\u_vga|Mux3~61_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~68_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux3~66_combout\,
	datad => \u_vga|Mux3~61_combout\,
	combout => \u_vga|Mux3~69_combout\);

-- Location: FF_X25_Y22_N21
\u_vga|data_mis_disp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~65_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(60));

-- Location: LCCOMB_X25_Y22_N20
\u_vga|data_mis_disp~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~65_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(60)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(60),
	datac => \u_vga|data_mis_disp\(60),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~65_combout\);

-- Location: FF_X23_Y21_N29
\u_vga|data_mis_disp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~63_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(28));

-- Location: LCCOMB_X23_Y21_N28
\u_vga|data_mis_disp~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~63_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(28)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(28),
	datac => \u_vga|data_mis_disp\(28),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~63_combout\);

-- Location: FF_X23_Y21_N31
\u_vga|data_mis_disp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~64_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(12));

-- Location: LCCOMB_X23_Y21_N30
\u_vga|data_mis_disp~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~64_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(12)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(12),
	datac => \u_vga|data_mis_disp\(12),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~64_combout\);

-- Location: LCCOMB_X23_Y21_N0
\u_vga|Mux3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~39_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~63_combout\) # ((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|data_mis_disp~64_combout\ & !\u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_mis_disp~63_combout\,
	datac => \u_vga|data_mis_disp~64_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux3~39_combout\);

-- Location: FF_X23_Y23_N29
\u_vga|data_mis_disp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~62_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(44));

-- Location: LCCOMB_X23_Y23_N28
\u_vga|data_mis_disp~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~62_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(44)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(44),
	datac => \u_vga|data_mis_disp\(44),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~62_combout\);

-- Location: LCCOMB_X23_Y21_N26
\u_vga|Mux3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~40_combout\ = (\u_vga|Mux3~39_combout\ & ((\u_vga|data_mis_disp~65_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux3~39_combout\ & (((\u_vga|data_mis_disp~62_combout\ & \u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~65_combout\,
	datab => \u_vga|Mux3~39_combout\,
	datac => \u_vga|data_mis_disp~62_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux3~40_combout\);

-- Location: FF_X23_Y21_N13
\u_vga|data_mis_disp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~70_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(36));

-- Location: LCCOMB_X23_Y21_N12
\u_vga|data_mis_disp~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~70_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(36)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(36),
	datac => \u_vga|data_mis_disp\(36),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~70_combout\);

-- Location: FF_X23_Y21_N5
\u_vga|data_mis_disp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~73_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(52));

-- Location: LCCOMB_X23_Y21_N4
\u_vga|data_mis_disp~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~73_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(52)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(52),
	datac => \u_vga|data_mis_disp\(52),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~73_combout\);

-- Location: FF_X23_Y21_N7
\u_vga|data_mis_disp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~71_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(20));

-- Location: LCCOMB_X23_Y21_N6
\u_vga|data_mis_disp~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~71_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(20)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(20),
	datac => \u_vga|data_mis_disp\(20),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~71_combout\);

-- Location: FF_X23_Y21_N9
\u_vga|data_mis_disp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~72_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(4));

-- Location: LCCOMB_X23_Y21_N8
\u_vga|data_mis_disp~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~72_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(4)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|data_mis_disp\(4),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~72_combout\);

-- Location: LCCOMB_X23_Y21_N18
\u_vga|Mux3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~43_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_mis_disp~71_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~71_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|data_mis_disp~72_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux3~43_combout\);

-- Location: LCCOMB_X23_Y21_N14
\u_vga|Mux3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~44_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux3~43_combout\ & ((\u_vga|data_mis_disp~73_combout\))) # (!\u_vga|Mux3~43_combout\ & (\u_vga|data_mis_disp~70_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux3~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~70_combout\,
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|data_mis_disp~73_combout\,
	datad => \u_vga|Mux3~43_combout\,
	combout => \u_vga|Mux3~44_combout\);

-- Location: FF_X23_Y23_N31
\u_vga|data_mis_disp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~67_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(21));

-- Location: LCCOMB_X23_Y23_N30
\u_vga|data_mis_disp~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~67_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(21)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(21),
	datac => \u_vga|data_mis_disp\(21),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~67_combout\);

-- Location: FF_X25_Y22_N23
\u_vga|data_mis_disp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~68_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(5));

-- Location: LCCOMB_X25_Y22_N22
\u_vga|data_mis_disp~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~68_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(5)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(5),
	datac => \u_vga|data_mis_disp\(5),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~68_combout\);

-- Location: LCCOMB_X25_Y25_N26
\u_vga|Mux3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~41_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_mis_disp~67_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_mis_disp~67_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_mis_disp~68_combout\,
	combout => \u_vga|Mux3~41_combout\);

-- Location: FF_X25_Y25_N29
\u_vga|data_mis_disp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~69_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(53));

-- Location: LCCOMB_X25_Y25_N28
\u_vga|data_mis_disp~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~69_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(53)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(53),
	datac => \u_vga|data_mis_disp\(53),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~69_combout\);

-- Location: FF_X25_Y25_N25
\u_vga|data_mis_disp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~66_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(37));

-- Location: LCCOMB_X25_Y25_N24
\u_vga|data_mis_disp~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~66_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(37)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(37),
	datac => \u_vga|data_mis_disp\(37),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~66_combout\);

-- Location: LCCOMB_X25_Y25_N22
\u_vga|Mux3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~42_combout\ = (\u_vga|Mux3~41_combout\ & ((\u_vga|data_mis_disp~69_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux3~41_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|data_mis_disp~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~41_combout\,
	datab => \u_vga|data_mis_disp~69_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_mis_disp~66_combout\,
	combout => \u_vga|Mux3~42_combout\);

-- Location: LCCOMB_X24_Y25_N28
\u_vga|Mux3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~45_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(6)) # (\u_vga|Mux3~42_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux3~44_combout\ & (!\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~44_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux3~42_combout\,
	combout => \u_vga|Mux3~45_combout\);

-- Location: LCCOMB_X24_Y24_N28
\u_vga|Decoder2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~98_combout\ = (\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~98_combout\);

-- Location: LCCOMB_X23_Y24_N16
\u_vga|Decoder2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~101_combout\ = (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~98_combout\,
	combout => \u_vga|Decoder2~101_combout\);

-- Location: LCCOMB_X23_Y24_N22
\u_vga|data_a_mis[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[0]~feeder_combout\ = \u_vga|Decoder2~101_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~101_combout\,
	combout => \u_vga|data_a_mis[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N6
\u_vga|Decoder2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~99_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~98_combout\,
	combout => \u_vga|Decoder2~99_combout\);

-- Location: LCCOMB_X23_Y24_N20
\u_vga|data_a_mis[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[1]~feeder_combout\ = \u_vga|Decoder2~99_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~99_combout\,
	combout => \u_vga|data_a_mis[1]~feeder_combout\);

-- Location: LCCOMB_X21_Y27_N2
\u_vga|Decoder2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~92_combout\ = (\u_vga|Decoder2~65_combout\ & (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~92_combout\);

-- Location: LCCOMB_X21_Y27_N18
\u_vga|data_a_mis[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[8]~feeder_combout\ = \u_vga|Decoder2~92_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~92_combout\,
	combout => \u_vga|data_a_mis[8]~feeder_combout\);

-- Location: LCCOMB_X21_Y27_N24
\u_vga|Decoder2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~90_combout\ = (\u_vga|Decoder2~65_combout\ & (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~65_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~90_combout\);

-- Location: LCCOMB_X21_Y27_N0
\u_vga|data_a_mis[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[9]~feeder_combout\ = \u_vga|Decoder2~90_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~90_combout\,
	combout => \u_vga|data_a_mis[9]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N22
\u_vga|Decoder2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~88_combout\ = (\u_vga|Decoder2~63_combout\ & (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~88_combout\);

-- Location: LCCOMB_X23_Y28_N14
\u_vga|data_a_mis[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[13]~feeder_combout\ = \u_vga|Decoder2~88_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~88_combout\,
	combout => \u_vga|data_a_mis[13]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N24
\u_vga|Decoder2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~100_combout\ = (\u_vga|Decoder2~63_combout\ & (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~100_combout\);

-- Location: LCCOMB_X23_Y28_N0
\u_vga|data_a_mis[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[16]~feeder_combout\ = \u_vga|Decoder2~100_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~100_combout\,
	combout => \u_vga|data_a_mis[16]~feeder_combout\);

-- Location: LCCOMB_X23_Y28_N26
\u_vga|Decoder2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~102_combout\ = (\u_vga|Decoder2~63_combout\ & (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~63_combout\,
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|left_boat\(5),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~102_combout\);

-- Location: LCCOMB_X23_Y28_N10
\u_vga|data_a_mis[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[17]~feeder_combout\ = \u_vga|Decoder2~102_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~102_combout\,
	combout => \u_vga|data_a_mis[17]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N16
\u_vga|Decoder2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~91_combout\ = (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~91_combout\);

-- Location: LCCOMB_X23_Y27_N0
\u_vga|data_a_mis[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[24]~feeder_combout\ = \u_vga|Decoder2~91_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~91_combout\,
	combout => \u_vga|data_a_mis[24]~feeder_combout\);

-- Location: LCCOMB_X23_Y27_N18
\u_vga|Decoder2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~93_combout\ = (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~59_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~59_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~93_combout\);

-- Location: LCCOMB_X23_Y27_N2
\u_vga|data_a_mis[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[25]~feeder_combout\ = \u_vga|Decoder2~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~93_combout\,
	combout => \u_vga|data_a_mis[25]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N6
\u_vga|Decoder2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~86_combout\ = (\u_vga|Decoder2~57_combout\ & (\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~86_combout\);

-- Location: LCCOMB_X21_Y28_N30
\u_vga|data_a_mis[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[29]~feeder_combout\ = \u_vga|Decoder2~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~86_combout\,
	combout => \u_vga|data_a_mis[29]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N2
\u_vga|Decoder2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~96_combout\ = (\u_vga|Decoder2~57_combout\ & (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~96_combout\);

-- Location: LCCOMB_X21_Y28_N26
\u_vga|data_a_mis[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[32]~feeder_combout\ = \u_vga|Decoder2~96_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~96_combout\,
	combout => \u_vga|data_a_mis[32]~feeder_combout\);

-- Location: LCCOMB_X21_Y28_N0
\u_vga|Decoder2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~94_combout\ = (\u_vga|Decoder2~57_combout\ & (\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~57_combout\,
	datab => \u_vga|left_boat\(3),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(5),
	combout => \u_vga|Decoder2~94_combout\);

-- Location: LCCOMB_X21_Y28_N16
\u_vga|data_a_mis[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[33]~feeder_combout\ = \u_vga|Decoder2~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~94_combout\,
	combout => \u_vga|data_a_mis[33]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N16
\u_vga|Decoder2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~103_combout\ = (\u_vga|Decoder2~51_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~51_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~103_combout\);

-- Location: LCCOMB_X21_Y26_N8
\u_vga|data_a_mis[41]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[41]~feeder_combout\ = \u_vga|Decoder2~103_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~103_combout\,
	combout => \u_vga|data_a_mis[41]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N30
\u_vga|Decoder2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~87_combout\ = (\u_vga|left_boat\(4) & (!\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~87_combout\);

-- Location: LCCOMB_X21_Y24_N14
\u_vga|data_a_mis[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[45]~feeder_combout\ = \u_vga|Decoder2~87_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~87_combout\,
	combout => \u_vga|data_a_mis[45]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N8
\u_vga|Decoder2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~95_combout\ = (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~95_combout\);

-- Location: LCCOMB_X21_Y24_N16
\u_vga|data_a_mis[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[48]~feeder_combout\ = \u_vga|Decoder2~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~95_combout\,
	combout => \u_vga|data_a_mis[48]~feeder_combout\);

-- Location: LCCOMB_X21_Y24_N10
\u_vga|Decoder2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~97_combout\ = (\u_vga|left_boat\(4) & (\u_vga|left_boat\(5) & (\u_vga|Decoder2~53_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|Decoder2~53_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~97_combout\);

-- Location: LCCOMB_X21_Y24_N2
\u_vga|data_a_mis[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[49]~feeder_combout\ = \u_vga|Decoder2~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~97_combout\,
	combout => \u_vga|data_a_mis[49]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N0
\u_vga|Decoder2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~104_combout\ = (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~69_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~69_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~104_combout\);

-- Location: LCCOMB_X21_Y23_N16
\u_vga|data_a_mis[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[56]~feeder_combout\ = \u_vga|Decoder2~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~104_combout\,
	combout => \u_vga|data_a_mis[56]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N18
\u_vga|Decoder2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~89_combout\ = (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~89_combout\);

-- Location: LCCOMB_X24_Y27_N26
\u_vga|data_a_mis[61]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[61]~feeder_combout\ = \u_vga|Decoder2~89_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~89_combout\,
	combout => \u_vga|data_a_mis[61]~feeder_combout\);

-- Location: M9K_X22_Y28_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X24_Y27_N27
\u_vga|data_a_mis[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[61]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(61),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(61));

-- Location: FF_X21_Y23_N17
\u_vga|data_a_mis[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[56]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(56),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(56));

-- Location: FF_X21_Y24_N3
\u_vga|data_a_mis[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[49]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(49),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(49));

-- Location: FF_X21_Y24_N17
\u_vga|data_a_mis[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[48]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(48),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(48));

-- Location: FF_X21_Y24_N15
\u_vga|data_a_mis[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[45]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(45),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(45));

-- Location: FF_X21_Y26_N9
\u_vga|data_a_mis[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[41]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(41),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(41));

-- Location: FF_X21_Y28_N17
\u_vga|data_a_mis[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[33]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(33),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(33));

-- Location: FF_X21_Y28_N27
\u_vga|data_a_mis[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[32]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(32),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(32));

-- Location: FF_X21_Y28_N31
\u_vga|data_a_mis[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[29]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(29),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(29));

-- Location: FF_X23_Y27_N3
\u_vga|data_a_mis[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[25]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(25),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(25));

-- Location: FF_X23_Y27_N1
\u_vga|data_a_mis[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[24]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(24),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(24));

-- Location: FF_X23_Y28_N11
\u_vga|data_a_mis[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[17]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(17),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(17));

-- Location: FF_X23_Y28_N1
\u_vga|data_a_mis[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[16]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(16),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(16));

-- Location: FF_X23_Y28_N15
\u_vga|data_a_mis[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[13]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(13),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(13));

-- Location: FF_X21_Y27_N1
\u_vga|data_a_mis[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[9]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(9),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(9));

-- Location: FF_X21_Y27_N19
\u_vga|data_a_mis[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[8]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(8),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(8));

-- Location: FF_X23_Y24_N21
\u_vga|data_a_mis[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[1]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(1),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(1));

-- Location: FF_X23_Y24_N23
\u_vga|data_a_mis[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[0]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(0),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(0));

-- Location: FF_X25_Y25_N21
\u_vga|data_mis_disp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~76_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(13));

-- Location: LCCOMB_X25_Y25_N20
\u_vga|data_mis_disp~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~76_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(13)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(13),
	datac => \u_vga|data_mis_disp\(13),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~76_combout\);

-- Location: FF_X25_Y25_N11
\u_vga|data_mis_disp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~75_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(45));

-- Location: LCCOMB_X25_Y25_N10
\u_vga|data_mis_disp~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~75_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(45)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(45),
	datac => \u_vga|data_mis_disp\(45),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~75_combout\);

-- Location: LCCOMB_X25_Y25_N30
\u_vga|Mux3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~46_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7)) # (\u_vga|data_mis_disp~75_combout\)))) # (!\u_vga|h_cnt\(8) & (\u_vga|data_mis_disp~76_combout\ & (!\u_vga|h_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_mis_disp~76_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_mis_disp~75_combout\,
	combout => \u_vga|Mux3~46_combout\);

-- Location: FF_X25_Y25_N1
\u_vga|data_mis_disp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~77_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(61));

-- Location: LCCOMB_X25_Y25_N0
\u_vga|data_mis_disp~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~77_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(61)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(61),
	datac => \u_vga|data_mis_disp\(61),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~77_combout\);

-- Location: FF_X25_Y25_N17
\u_vga|data_mis_disp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~74_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(29));

-- Location: LCCOMB_X25_Y25_N16
\u_vga|data_mis_disp~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~74_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(29)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(29),
	datac => \u_vga|data_mis_disp\(29),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~74_combout\);

-- Location: LCCOMB_X25_Y25_N18
\u_vga|Mux3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~47_combout\ = (\u_vga|Mux3~46_combout\ & ((\u_vga|data_mis_disp~77_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux3~46_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|data_mis_disp~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~46_combout\,
	datab => \u_vga|data_mis_disp~77_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_mis_disp~74_combout\,
	combout => \u_vga|Mux3~47_combout\);

-- Location: LCCOMB_X24_Y25_N14
\u_vga|Mux3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~48_combout\ = (\u_vga|Mux3~45_combout\ & (((\u_vga|Mux3~47_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux3~45_combout\ & (\u_vga|Mux3~40_combout\ & (\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~40_combout\,
	datab => \u_vga|Mux3~45_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux3~47_combout\,
	combout => \u_vga|Mux3~48_combout\);

-- Location: FF_X23_Y25_N7
\u_vga|data_mis_disp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~91_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(56));

-- Location: LCCOMB_X23_Y25_N6
\u_vga|data_mis_disp~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~91_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(56)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(56),
	datac => \u_vga|data_mis_disp\(56),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~91_combout\);

-- Location: FF_X23_Y25_N9
\u_vga|data_mis_disp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~92_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(40));

-- Location: LCCOMB_X23_Y25_N8
\u_vga|data_mis_disp~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~92_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(40)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(40),
	datac => \u_vga|data_mis_disp\(40),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~92_combout\);

-- Location: LCCOMB_X23_Y25_N10
\u_vga|Mux3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~56_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~91_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(7) & (((!\u_vga|h_cnt\(3) & \u_vga|data_mis_disp~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~91_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~92_combout\,
	combout => \u_vga|Mux3~56_combout\);

-- Location: FF_X23_Y25_N5
\u_vga|data_mis_disp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~93_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(57));

-- Location: LCCOMB_X23_Y25_N4
\u_vga|data_mis_disp~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~93_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(57)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(57)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(57),
	datac => \u_vga|data_mis_disp\(57),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~93_combout\);

-- Location: FF_X23_Y25_N13
\u_vga|data_mis_disp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~90_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(41));

-- Location: LCCOMB_X23_Y25_N12
\u_vga|data_mis_disp~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~90_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(41)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(41),
	datac => \u_vga|data_mis_disp\(41),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~90_combout\);

-- Location: LCCOMB_X23_Y25_N14
\u_vga|Mux3~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~57_combout\ = (\u_vga|Mux3~56_combout\ & ((\u_vga|data_mis_disp~93_combout\) # ((!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~56_combout\ & (((\u_vga|h_cnt\(3) & \u_vga|data_mis_disp~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~56_combout\,
	datab => \u_vga|data_mis_disp~93_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~90_combout\,
	combout => \u_vga|Mux3~57_combout\);

-- Location: FF_X24_Y28_N27
\u_vga|data_mis_disp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~85_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(49));

-- Location: LCCOMB_X24_Y28_N26
\u_vga|data_mis_disp~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~85_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(49)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(49),
	datac => \u_vga|data_mis_disp\(49),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~85_combout\);

-- Location: FF_X24_Y28_N13
\u_vga|data_mis_disp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~83_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(48));

-- Location: LCCOMB_X24_Y28_N12
\u_vga|data_mis_disp~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~83_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(48)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(48),
	datac => \u_vga|data_mis_disp\(48),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~83_combout\);

-- Location: FF_X24_Y28_N7
\u_vga|data_mis_disp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~84_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(32));

-- Location: LCCOMB_X24_Y28_N6
\u_vga|data_mis_disp~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~84_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(32)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(32),
	datac => \u_vga|data_mis_disp\(32),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~84_combout\);

-- Location: LCCOMB_X24_Y28_N0
\u_vga|Mux3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~51_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~83_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(7) & (((!\u_vga|h_cnt\(3) & \u_vga|data_mis_disp~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_mis_disp~83_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~84_combout\,
	combout => \u_vga|Mux3~51_combout\);

-- Location: FF_X24_Y28_N11
\u_vga|data_mis_disp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~82_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(33));

-- Location: LCCOMB_X24_Y28_N10
\u_vga|data_mis_disp~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~82_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(33)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(33),
	datac => \u_vga|data_mis_disp\(33),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~82_combout\);

-- Location: LCCOMB_X24_Y28_N4
\u_vga|Mux3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~52_combout\ = (\u_vga|Mux3~51_combout\ & ((\u_vga|data_mis_disp~85_combout\) # ((!\u_vga|h_cnt\(3))))) # (!\u_vga|Mux3~51_combout\ & (((\u_vga|h_cnt\(3) & \u_vga|data_mis_disp~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~85_combout\,
	datab => \u_vga|Mux3~51_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~82_combout\,
	combout => \u_vga|Mux3~52_combout\);

-- Location: FF_X24_Y28_N31
\u_vga|data_mis_disp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~89_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(17));

-- Location: LCCOMB_X24_Y28_N30
\u_vga|data_mis_disp~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~89_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(17)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(17),
	datac => \u_vga|data_mis_disp\(17),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~89_combout\);

-- Location: FF_X24_Y28_N15
\u_vga|data_mis_disp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~86_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(1));

-- Location: LCCOMB_X24_Y28_N14
\u_vga|data_mis_disp~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~86_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(1)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(1),
	datac => \u_vga|data_mis_disp\(1),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~86_combout\);

-- Location: FF_X24_Y28_N3
\u_vga|data_mis_disp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~88_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(0));

-- Location: LCCOMB_X24_Y28_N2
\u_vga|data_mis_disp~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~88_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(0)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(0),
	datac => \u_vga|data_mis_disp\(0),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~88_combout\);

-- Location: FF_X24_Y28_N25
\u_vga|data_mis_disp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~87_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(16));

-- Location: LCCOMB_X24_Y28_N24
\u_vga|data_mis_disp~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~87_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(16)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(16),
	datac => \u_vga|data_mis_disp\(16),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~87_combout\);

-- Location: LCCOMB_X24_Y28_N20
\u_vga|Mux3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~53_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(3)) # (\u_vga|data_mis_disp~87_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_mis_disp~88_combout\ & (!\u_vga|h_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_mis_disp~88_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~87_combout\,
	combout => \u_vga|Mux3~53_combout\);

-- Location: LCCOMB_X24_Y28_N16
\u_vga|Mux3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~54_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux3~53_combout\ & (\u_vga|data_mis_disp~89_combout\)) # (!\u_vga|Mux3~53_combout\ & ((\u_vga|data_mis_disp~86_combout\))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux3~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~89_combout\,
	datab => \u_vga|data_mis_disp~86_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux3~53_combout\,
	combout => \u_vga|Mux3~54_combout\);

-- Location: LCCOMB_X24_Y28_N18
\u_vga|Mux3~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~55_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(6)) # ((\u_vga|Mux3~52_combout\)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|h_cnt\(6) & ((\u_vga|Mux3~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux3~52_combout\,
	datad => \u_vga|Mux3~54_combout\,
	combout => \u_vga|Mux3~55_combout\);

-- Location: FF_X25_Y25_N13
\u_vga|data_mis_disp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~78_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(9));

-- Location: LCCOMB_X25_Y25_N12
\u_vga|data_mis_disp~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~78_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(9)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(9),
	datac => \u_vga|data_mis_disp\(9),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~78_combout\);

-- Location: FF_X25_Y25_N5
\u_vga|data_mis_disp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~81_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(25));

-- Location: LCCOMB_X25_Y25_N4
\u_vga|data_mis_disp~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~81_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(25)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(25),
	datac => \u_vga|data_mis_disp\(25),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~81_combout\);

-- Location: FF_X25_Y25_N7
\u_vga|data_mis_disp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~79_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(24));

-- Location: LCCOMB_X25_Y25_N6
\u_vga|data_mis_disp~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~79_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(24)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|data_mis_disp\(24),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~79_combout\);

-- Location: FF_X25_Y25_N9
\u_vga|data_mis_disp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~80_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(8));

-- Location: LCCOMB_X25_Y25_N8
\u_vga|data_mis_disp~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~80_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(8)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|data_mis_disp\(8),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~80_combout\);

-- Location: LCCOMB_X25_Y25_N2
\u_vga|Mux3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~49_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|data_mis_disp~79_combout\) # ((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(7) & (((\u_vga|data_mis_disp~80_combout\ & !\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~79_combout\,
	datab => \u_vga|data_mis_disp~80_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux3~49_combout\);

-- Location: LCCOMB_X25_Y25_N14
\u_vga|Mux3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~50_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux3~49_combout\ & ((\u_vga|data_mis_disp~81_combout\))) # (!\u_vga|Mux3~49_combout\ & (\u_vga|data_mis_disp~78_combout\)))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux3~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~78_combout\,
	datab => \u_vga|h_cnt\(3),
	datac => \u_vga|data_mis_disp~81_combout\,
	datad => \u_vga|Mux3~49_combout\,
	combout => \u_vga|Mux3~50_combout\);

-- Location: LCCOMB_X27_Y17_N16
\u_vga|Mux3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~58_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~55_combout\ & (\u_vga|Mux3~57_combout\)) # (!\u_vga|Mux3~55_combout\ & ((\u_vga|Mux3~50_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux3~57_combout\,
	datac => \u_vga|Mux3~55_combout\,
	datad => \u_vga|Mux3~50_combout\,
	combout => \u_vga|Mux3~58_combout\);

-- Location: LCCOMB_X24_Y25_N16
\u_vga|Mux3~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~59_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(4)) # ((\u_vga|Mux3~48_combout\)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(4) & ((\u_vga|Mux3~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux3~48_combout\,
	datad => \u_vga|Mux3~58_combout\,
	combout => \u_vga|Mux3~59_combout\);

-- Location: LCCOMB_X24_Y25_N6
\u_vga|Mux3~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~70_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux3~59_combout\ & ((\u_vga|Mux3~69_combout\))) # (!\u_vga|Mux3~59_combout\ & (\u_vga|Mux3~38_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux3~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux3~38_combout\,
	datac => \u_vga|Mux3~69_combout\,
	datad => \u_vga|Mux3~59_combout\,
	combout => \u_vga|Mux3~70_combout\);

-- Location: LCCOMB_X24_Y24_N30
\u_vga|Decoder2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~19_combout\ = (!\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~19_combout\);

-- Location: LCCOMB_X32_Y23_N24
\u_vga|Decoder2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~20_combout\ = (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~20_combout\);

-- Location: LCCOMB_X32_Y23_N16
\u_vga|data_a_mis[70]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[70]~feeder_combout\ = \u_vga|Decoder2~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~20_combout\,
	combout => \u_vga|data_a_mis[70]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N20
\u_vga|Decoder2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~11_combout\ = (!\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & \u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~11_combout\);

-- Location: LCCOMB_X32_Y22_N12
\u_vga|Decoder2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~21_combout\ = (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~21_combout\);

-- Location: LCCOMB_X32_Y22_N4
\u_vga|data_a_mis[76]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[76]~feeder_combout\ = \u_vga|Decoder2~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~21_combout\,
	combout => \u_vga|data_a_mis[76]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N10
\u_vga|Decoder2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~13_combout\ = (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~13_combout\);

-- Location: LCCOMB_X32_Y22_N26
\u_vga|data_a_mis[80]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[80]~feeder_combout\ = \u_vga|Decoder2~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~13_combout\,
	combout => \u_vga|data_a_mis[80]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N24
\u_vga|Decoder2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~12_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~12_combout\);

-- Location: LCCOMB_X32_Y22_N16
\u_vga|data_a_mis[81]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[81]~feeder_combout\ = \u_vga|Decoder2~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~12_combout\,
	combout => \u_vga|data_a_mis[81]~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N18
\u_vga|Decoder2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~2_combout\ = (\u_vga|left_boat\(7) & (\u_vga|left_boat\(9) & (!\u_vga|left_boat\(8) & !\u_vga|left_boat\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datab => \u_vga|left_boat\(9),
	datac => \u_vga|left_boat\(8),
	datad => \u_vga|left_boat\(6),
	combout => \u_vga|Decoder2~2_combout\);

-- Location: LCCOMB_X23_Y22_N16
\u_vga|Decoder2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~8_combout\ = (\u_vga|Decoder2~2_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~8_combout\);

-- Location: LCCOMB_X23_Y22_N8
\u_vga|data_a_mis[82]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[82]~feeder_combout\ = \u_vga|Decoder2~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~8_combout\,
	combout => \u_vga|data_a_mis[82]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N6
\u_vga|Decoder2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~7_combout\ = (\u_vga|Decoder2~2_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~7_combout\);

-- Location: LCCOMB_X23_Y22_N30
\u_vga|data_a_mis[83]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[83]~feeder_combout\ = \u_vga|Decoder2~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~7_combout\,
	combout => \u_vga|data_a_mis[83]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N28
\u_vga|Decoder2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~10_combout\ = (\u_vga|Decoder2~2_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~10_combout\);

-- Location: LCCOMB_X23_Y22_N12
\u_vga|data_a_mis[84]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[84]~feeder_combout\ = \u_vga|Decoder2~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~10_combout\,
	combout => \u_vga|data_a_mis[84]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N22
\u_vga|Decoder2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~14_combout\ = (\u_vga|Decoder2~2_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~14_combout\);

-- Location: LCCOMB_X23_Y22_N14
\u_vga|data_a_mis[85]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[85]~feeder_combout\ = \u_vga|Decoder2~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~14_combout\,
	combout => \u_vga|data_a_mis[85]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N20
\u_vga|Decoder2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~6_combout\ = (\u_vga|Decoder2~2_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~6_combout\);

-- Location: LCCOMB_X23_Y22_N4
\u_vga|data_a_mis[86]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[86]~feeder_combout\ = \u_vga|Decoder2~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~6_combout\,
	combout => \u_vga|data_a_mis[86]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N2
\u_vga|Decoder2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~9_combout\ = (\u_vga|Decoder2~2_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~9_combout\);

-- Location: LCCOMB_X23_Y22_N18
\u_vga|data_a_mis[87]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[87]~feeder_combout\ = \u_vga|Decoder2~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~9_combout\,
	combout => \u_vga|data_a_mis[87]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N26
\u_vga|Decoder2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~4_combout\ = (\u_vga|Decoder2~2_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~4_combout\);

-- Location: LCCOMB_X23_Y22_N10
\u_vga|data_a_mis[88]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[88]~feeder_combout\ = \u_vga|Decoder2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~4_combout\,
	combout => \u_vga|data_a_mis[88]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N24
\u_vga|Decoder2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~3_combout\ = (\u_vga|Decoder2~2_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~2_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~3_combout\);

-- Location: LCCOMB_X23_Y22_N0
\u_vga|data_a_mis[89]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[89]~feeder_combout\ = \u_vga|Decoder2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~3_combout\,
	combout => \u_vga|data_a_mis[89]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N8
\u_vga|Decoder2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~17_combout\ = (\u_vga|Decoder2~0_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~17_combout\);

-- Location: LCCOMB_X21_Y22_N16
\u_vga|data_a_mis[90]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[90]~feeder_combout\ = \u_vga|Decoder2~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~17_combout\,
	combout => \u_vga|data_a_mis[90]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N6
\u_vga|Decoder2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~16_combout\ = (\u_vga|Decoder2~0_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~16_combout\);

-- Location: LCCOMB_X21_Y22_N30
\u_vga|data_a_mis[91]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[91]~feeder_combout\ = \u_vga|Decoder2~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~16_combout\,
	combout => \u_vga|data_a_mis[91]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N24
\u_vga|Decoder2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~1_combout\ = (\u_vga|Decoder2~0_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~1_combout\);

-- Location: LCCOMB_X21_Y22_N0
\u_vga|data_a_mis[92]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[92]~feeder_combout\ = \u_vga|Decoder2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~1_combout\,
	combout => \u_vga|data_a_mis[92]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N2
\u_vga|Decoder2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~5_combout\ = (\u_vga|Decoder2~0_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~5_combout\);

-- Location: LCCOMB_X21_Y22_N26
\u_vga|data_a_mis[93]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[93]~feeder_combout\ = \u_vga|Decoder2~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~5_combout\,
	combout => \u_vga|data_a_mis[93]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N28
\u_vga|Decoder2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~15_combout\ = (\u_vga|Decoder2~0_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~15_combout\);

-- Location: LCCOMB_X21_Y22_N20
\u_vga|data_a_mis[94]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[94]~feeder_combout\ = \u_vga|Decoder2~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~15_combout\,
	combout => \u_vga|data_a_mis[94]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N10
\u_vga|Decoder2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~18_combout\ = (\u_vga|Decoder2~0_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~0_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~18_combout\);

-- Location: LCCOMB_X21_Y22_N18
\u_vga|data_a_mis[95]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[95]~feeder_combout\ = \u_vga|Decoder2~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~18_combout\,
	combout => \u_vga|data_a_mis[95]~feeder_combout\);

-- Location: M9K_X22_Y22_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 70,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 70,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: FF_X21_Y22_N19
\u_vga|data_a_mis[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[95]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(95),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(95));

-- Location: FF_X21_Y22_N21
\u_vga|data_a_mis[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[94]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(94),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(94));

-- Location: FF_X21_Y22_N27
\u_vga|data_a_mis[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[93]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(93),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(93));

-- Location: FF_X21_Y22_N1
\u_vga|data_a_mis[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[92]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(92),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(92));

-- Location: FF_X21_Y22_N31
\u_vga|data_a_mis[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[91]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(91),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(91));

-- Location: FF_X21_Y22_N17
\u_vga|data_a_mis[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[90]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(90),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(90));

-- Location: FF_X23_Y22_N1
\u_vga|data_a_mis[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[89]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(89),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(89));

-- Location: FF_X23_Y22_N11
\u_vga|data_a_mis[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[88]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(88),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(88));

-- Location: FF_X23_Y22_N19
\u_vga|data_a_mis[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[87]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(87),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(87));

-- Location: FF_X23_Y22_N5
\u_vga|data_a_mis[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[86]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(86),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(86));

-- Location: FF_X23_Y22_N15
\u_vga|data_a_mis[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[85]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(85),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(85));

-- Location: FF_X23_Y22_N13
\u_vga|data_a_mis[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[84]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(84),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(84));

-- Location: FF_X23_Y22_N31
\u_vga|data_a_mis[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[83]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(83),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(83));

-- Location: FF_X23_Y22_N9
\u_vga|data_a_mis[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[82]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(82),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(82));

-- Location: FF_X32_Y22_N17
\u_vga|data_a_mis[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[81]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(81),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(81));

-- Location: FF_X32_Y22_N27
\u_vga|data_a_mis[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[80]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(80),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(80));

-- Location: FF_X32_Y22_N5
\u_vga|data_a_mis[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[76]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(76),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(76));

-- Location: FF_X32_Y23_N17
\u_vga|data_a_mis[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[70]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(70),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(70));

-- Location: FF_X25_Y22_N11
\u_vga|data_mis_disp[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~14_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(94));

-- Location: LCCOMB_X25_Y22_N10
\u_vga|data_mis_disp~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~14_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(94)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(94),
	datac => \u_vga|data_mis_disp\(94),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~14_combout\);

-- Location: FF_X25_Y22_N19
\u_vga|data_mis_disp[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~17_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(95));

-- Location: LCCOMB_X25_Y22_N18
\u_vga|data_mis_disp~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~17_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(95)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(95),
	datac => \u_vga|data_mis_disp\(95),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~17_combout\);

-- Location: FF_X25_Y22_N13
\u_vga|data_mis_disp[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~15_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(91));

-- Location: LCCOMB_X25_Y22_N12
\u_vga|data_mis_disp~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~15_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(91)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(91),
	datac => \u_vga|data_mis_disp\(91),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~15_combout\);

-- Location: FF_X25_Y22_N15
\u_vga|data_mis_disp[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~16_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(90));

-- Location: LCCOMB_X25_Y22_N14
\u_vga|data_mis_disp~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~16_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(90)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(90),
	datac => \u_vga|data_mis_disp\(90),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~16_combout\);

-- Location: LCCOMB_X25_Y22_N16
\u_vga|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~7_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~15_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_mis_disp~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~15_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|data_mis_disp~16_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux3~7_combout\);

-- Location: LCCOMB_X25_Y22_N28
\u_vga|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~8_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~7_combout\ & ((\u_vga|data_mis_disp~17_combout\))) # (!\u_vga|Mux3~7_combout\ & (\u_vga|data_mis_disp~14_combout\)))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~14_combout\,
	datab => \u_vga|data_mis_disp~17_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux3~7_combout\,
	combout => \u_vga|Mux3~8_combout\);

-- Location: FF_X26_Y22_N1
\u_vga|data_mis_disp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~12_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(80));

-- Location: LCCOMB_X26_Y22_N0
\u_vga|data_mis_disp~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~12_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(80)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(80),
	datac => \u_vga|data_mis_disp\(80),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~12_combout\);

-- Location: FF_X26_Y22_N7
\u_vga|data_mis_disp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~11_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(81));

-- Location: LCCOMB_X26_Y22_N6
\u_vga|data_mis_disp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~11_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(81)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(81),
	datac => \u_vga|data_mis_disp\(81),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~11_combout\);

-- Location: LCCOMB_X26_Y22_N18
\u_vga|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~4_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|data_mis_disp~11_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_mis_disp~12_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~11_combout\,
	combout => \u_vga|Mux3~4_combout\);

-- Location: FF_X26_Y22_N5
\u_vga|data_mis_disp[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~13_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(85));

-- Location: LCCOMB_X26_Y22_N4
\u_vga|data_mis_disp~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~13_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(85)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(85),
	datac => \u_vga|data_mis_disp\(85),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~13_combout\);

-- Location: FF_X26_Y22_N13
\u_vga|data_mis_disp[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~10_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(84));

-- Location: LCCOMB_X26_Y22_N12
\u_vga|data_mis_disp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~10_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(84)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(84),
	datac => \u_vga|data_mis_disp\(84),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~10_combout\);

-- Location: LCCOMB_X26_Y22_N22
\u_vga|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~5_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~4_combout\ & (\u_vga|data_mis_disp~13_combout\)) # (!\u_vga|Mux3~4_combout\ & ((\u_vga|data_mis_disp~10_combout\))))) # (!\u_vga|h_cnt\(5) & (\u_vga|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux3~4_combout\,
	datac => \u_vga|data_mis_disp~13_combout\,
	datad => \u_vga|data_mis_disp~10_combout\,
	combout => \u_vga|Mux3~5_combout\);

-- Location: FF_X34_Y23_N1
\u_vga|data_mis_disp[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~9_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(87));

-- Location: LCCOMB_X34_Y23_N0
\u_vga|data_mis_disp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~9_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(87)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(87),
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(87),
	combout => \u_vga|data_mis_disp~9_combout\);

-- Location: FF_X26_Y22_N15
\u_vga|data_mis_disp[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(82));

-- Location: LCCOMB_X26_Y22_N14
\u_vga|data_mis_disp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~8_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(82)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(82),
	datac => \u_vga|data_mis_disp\(82),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~8_combout\);

-- Location: FF_X26_Y22_N29
\u_vga|data_mis_disp[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(83));

-- Location: LCCOMB_X26_Y22_N28
\u_vga|data_mis_disp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~7_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(83)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(83),
	datac => \u_vga|data_mis_disp\(83),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~7_combout\);

-- Location: LCCOMB_X26_Y22_N8
\u_vga|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~2_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|data_mis_disp~7_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_mis_disp~8_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_mis_disp~7_combout\,
	combout => \u_vga|Mux3~2_combout\);

-- Location: FF_X26_Y22_N11
\u_vga|data_mis_disp[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(86));

-- Location: LCCOMB_X26_Y22_N10
\u_vga|data_mis_disp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~6_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(86)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(86),
	datac => \u_vga|data_mis_disp\(86),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~6_combout\);

-- Location: LCCOMB_X26_Y22_N2
\u_vga|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~3_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~2_combout\ & (\u_vga|data_mis_disp~9_combout\)) # (!\u_vga|Mux3~2_combout\ & ((\u_vga|data_mis_disp~6_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_mis_disp~9_combout\,
	datac => \u_vga|Mux3~2_combout\,
	datad => \u_vga|data_mis_disp~6_combout\,
	combout => \u_vga|Mux3~3_combout\);

-- Location: LCCOMB_X25_Y22_N8
\u_vga|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~6_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux3~3_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux3~5_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux3~3_combout\,
	combout => \u_vga|Mux3~6_combout\);

-- Location: FF_X24_Y22_N25
\u_vga|data_mis_disp[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~5_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(93));

-- Location: LCCOMB_X24_Y22_N24
\u_vga|data_mis_disp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~5_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(93)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(93),
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(93),
	combout => \u_vga|data_mis_disp~5_combout\);

-- Location: FF_X26_Y22_N21
\u_vga|data_mis_disp[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~4_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(88));

-- Location: LCCOMB_X26_Y22_N20
\u_vga|data_mis_disp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~4_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(88)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(88),
	datac => \u_vga|data_mis_disp\(88),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~4_combout\);

-- Location: FF_X26_Y22_N27
\u_vga|data_mis_disp[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~3_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(89));

-- Location: LCCOMB_X26_Y22_N26
\u_vga|data_mis_disp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~3_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(89)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(89),
	datac => \u_vga|data_mis_disp\(89),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~3_combout\);

-- Location: LCCOMB_X26_Y22_N30
\u_vga|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~0_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|data_mis_disp~3_combout\) # (\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~4_combout\ & ((!\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|data_mis_disp~4_combout\,
	datac => \u_vga|data_mis_disp~3_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux3~0_combout\);

-- Location: FF_X26_Y22_N17
\u_vga|data_mis_disp[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~2_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(92));

-- Location: LCCOMB_X26_Y22_N16
\u_vga|data_mis_disp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~2_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(92)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(92),
	datac => \u_vga|data_mis_disp\(92),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~2_combout\);

-- Location: LCCOMB_X26_Y22_N24
\u_vga|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~1_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux3~0_combout\ & (\u_vga|data_mis_disp~5_combout\)) # (!\u_vga|Mux3~0_combout\ & ((\u_vga|data_mis_disp~2_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_mis_disp~5_combout\,
	datac => \u_vga|Mux3~0_combout\,
	datad => \u_vga|data_mis_disp~2_combout\,
	combout => \u_vga|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y22_N30
\u_vga|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~9_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~6_combout\ & (\u_vga|Mux3~8_combout\)) # (!\u_vga|Mux3~6_combout\ & ((\u_vga|Mux3~1_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux3~8_combout\,
	datac => \u_vga|Mux3~6_combout\,
	datad => \u_vga|Mux3~1_combout\,
	combout => \u_vga|Mux3~9_combout\);

-- Location: LCCOMB_X26_Y16_N2
\u_vga|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~2_combout\ = (\u_vga|h_cnt\(7) & !\u_vga|h_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~2_combout\);

-- Location: FF_X24_Y19_N7
\u_vga|data_mis_disp[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~42_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(106));

-- Location: LCCOMB_X24_Y19_N6
\u_vga|data_mis_disp~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~42_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(106)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(106),
	datac => \u_vga|data_mis_disp\(106),
	combout => \u_vga|data_mis_disp~42_combout\);

-- Location: FF_X24_Y19_N9
\u_vga|data_mis_disp[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~45_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(107));

-- Location: LCCOMB_X24_Y19_N8
\u_vga|data_mis_disp~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~45_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(107))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(107),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(107),
	combout => \u_vga|data_mis_disp~45_combout\);

-- Location: FF_X25_Y23_N29
\u_vga|data_mis_disp[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~44_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(104));

-- Location: LCCOMB_X25_Y23_N28
\u_vga|data_mis_disp~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~44_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(104)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(104),
	datac => \u_vga|data_mis_disp\(104),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~44_combout\);

-- Location: FF_X25_Y23_N19
\u_vga|data_mis_disp[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~43_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(105));

-- Location: LCCOMB_X25_Y23_N18
\u_vga|data_mis_disp~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~43_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(105)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(105)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(105),
	datac => \u_vga|data_mis_disp\(105),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~43_combout\);

-- Location: LCCOMB_X25_Y23_N14
\u_vga|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~25_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(4)) # (\u_vga|data_mis_disp~43_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~44_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|data_mis_disp~44_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~43_combout\,
	combout => \u_vga|Mux3~25_combout\);

-- Location: LCCOMB_X24_Y19_N26
\u_vga|Mux3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~26_combout\ = (\u_vga|Mux3~25_combout\ & (((\u_vga|data_mis_disp~45_combout\) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~25_combout\ & (\u_vga|data_mis_disp~42_combout\ & ((\u_vga|h_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~42_combout\,
	datab => \u_vga|data_mis_disp~45_combout\,
	datac => \u_vga|Mux3~25_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux3~26_combout\);

-- Location: LCCOMB_X27_Y17_N14
\u_vga|Mux2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~68_combout\ = (\u_vga|h_cnt\(6)) # (!\u_vga|h_cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~68_combout\);

-- Location: FF_X25_Y23_N1
\u_vga|data_mis_disp[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~40_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(96));

-- Location: LCCOMB_X25_Y23_N0
\u_vga|data_mis_disp~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~40_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(96)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(96),
	datac => \u_vga|data_mis_disp\(96),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~40_combout\);

-- Location: FF_X25_Y23_N7
\u_vga|data_mis_disp[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~39_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(97));

-- Location: LCCOMB_X25_Y23_N6
\u_vga|data_mis_disp~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~39_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(97)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(97),
	datac => \u_vga|data_mis_disp\(97),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~39_combout\);

-- Location: LCCOMB_X25_Y23_N26
\u_vga|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~22_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(4)) # (\u_vga|data_mis_disp~39_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~40_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|data_mis_disp~40_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~39_combout\,
	combout => \u_vga|Mux3~22_combout\);

-- Location: FF_X25_Y23_N5
\u_vga|data_mis_disp[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~41_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(99));

-- Location: LCCOMB_X25_Y23_N4
\u_vga|data_mis_disp~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~41_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(99)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(99),
	datac => \u_vga|data_mis_disp\(99),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~41_combout\);

-- Location: FF_X25_Y23_N13
\u_vga|data_mis_disp[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~38_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(98));

-- Location: LCCOMB_X25_Y23_N12
\u_vga|data_mis_disp~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~38_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(98)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(98),
	datac => \u_vga|data_mis_disp\(98),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~38_combout\);

-- Location: LCCOMB_X25_Y23_N22
\u_vga|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~23_combout\ = (\u_vga|Mux3~22_combout\ & ((\u_vga|data_mis_disp~41_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~22_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_mis_disp~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~22_combout\,
	datab => \u_vga|data_mis_disp~41_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~38_combout\,
	combout => \u_vga|Mux3~23_combout\);

-- Location: LCCOMB_X24_Y19_N18
\u_vga|Mux2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~57_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(6)) # (\u_vga|h_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~57_combout\);

-- Location: LCCOMB_X24_Y27_N2
\u_vga|Decoder2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~31_combout\ = (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~31_combout\);

-- Location: LCCOMB_X24_Y27_N10
\u_vga|data_a_mis[64]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[64]~feeder_combout\ = \u_vga|Decoder2~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~31_combout\,
	combout => \u_vga|data_a_mis[64]~feeder_combout\);

-- Location: LCCOMB_X24_Y27_N24
\u_vga|Decoder2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~27_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~26_combout\,
	combout => \u_vga|Decoder2~27_combout\);

-- Location: LCCOMB_X24_Y27_N8
\u_vga|data_a_mis[65]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[65]~feeder_combout\ = \u_vga|Decoder2~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~27_combout\,
	combout => \u_vga|data_a_mis[65]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N2
\u_vga|Decoder2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~30_combout\ = (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~30_combout\);

-- Location: LCCOMB_X32_Y23_N18
\u_vga|data_a_mis[66]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[66]~feeder_combout\ = \u_vga|Decoder2~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~30_combout\,
	combout => \u_vga|data_a_mis[66]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N6
\u_vga|Decoder2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~25_combout\ = (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~25_combout\);

-- Location: LCCOMB_X32_Y23_N14
\u_vga|data_a_mis[67]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[67]~feeder_combout\ = \u_vga|Decoder2~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~25_combout\,
	combout => \u_vga|data_a_mis[67]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N10
\u_vga|Decoder2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~22_combout\ = (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~22_combout\);

-- Location: LCCOMB_X32_Y23_N26
\u_vga|data_a_mis[68]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[68]~feeder_combout\ = \u_vga|Decoder2~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~22_combout\,
	combout => \u_vga|data_a_mis[68]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N30
\u_vga|Decoder2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~35_combout\ = (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~35_combout\);

-- Location: LCCOMB_X32_Y23_N22
\u_vga|data_a_mis[69]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[69]~feeder_combout\ = \u_vga|Decoder2~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~35_combout\,
	combout => \u_vga|data_a_mis[69]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N4
\u_vga|Decoder2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~33_combout\ = (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~33_combout\);

-- Location: LCCOMB_X32_Y23_N28
\u_vga|data_a_mis[71]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[71]~feeder_combout\ = \u_vga|Decoder2~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~33_combout\,
	combout => \u_vga|data_a_mis[71]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N0
\u_vga|Decoder2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~29_combout\ = (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & !\u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~29_combout\);

-- Location: LCCOMB_X32_Y23_N8
\u_vga|data_a_mis[72]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[72]~feeder_combout\ = \u_vga|Decoder2~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~29_combout\,
	combout => \u_vga|data_a_mis[72]~feeder_combout\);

-- Location: LCCOMB_X32_Y23_N12
\u_vga|Decoder2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~24_combout\ = (\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & (\u_vga|Decoder2~19_combout\ & \u_vga|left_boat\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(5),
	datab => \u_vga|left_boat\(4),
	datac => \u_vga|Decoder2~19_combout\,
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|Decoder2~24_combout\);

-- Location: LCCOMB_X32_Y23_N20
\u_vga|data_a_mis[73]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[73]~feeder_combout\ = \u_vga|Decoder2~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~24_combout\,
	combout => \u_vga|data_a_mis[73]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N18
\u_vga|Decoder2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~32_combout\ = (!\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~32_combout\);

-- Location: LCCOMB_X32_Y22_N2
\u_vga|data_a_mis[74]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[74]~feeder_combout\ = \u_vga|Decoder2~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~32_combout\,
	combout => \u_vga|data_a_mis[74]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N0
\u_vga|Decoder2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~28_combout\ = (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~28_combout\);

-- Location: LCCOMB_X32_Y22_N8
\u_vga|data_a_mis[75]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[75]~feeder_combout\ = \u_vga|Decoder2~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~28_combout\,
	combout => \u_vga|data_a_mis[75]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N28
\u_vga|Decoder2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~34_combout\ = (\u_vga|left_boat\(3) & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~34_combout\);

-- Location: LCCOMB_X32_Y22_N20
\u_vga|data_a_mis[77]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[77]~feeder_combout\ = \u_vga|Decoder2~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~34_combout\,
	combout => \u_vga|data_a_mis[77]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N6
\u_vga|Decoder2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~23_combout\ = (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~23_combout\);

-- Location: LCCOMB_X32_Y22_N22
\u_vga|data_a_mis[78]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[78]~feeder_combout\ = \u_vga|Decoder2~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~23_combout\,
	combout => \u_vga|data_a_mis[78]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N14
\u_vga|Decoder2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~36_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(4) & \u_vga|Decoder2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(4),
	datad => \u_vga|Decoder2~11_combout\,
	combout => \u_vga|Decoder2~36_combout\);

-- Location: LCCOMB_X32_Y22_N30
\u_vga|data_a_mis[79]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[79]~feeder_combout\ = \u_vga|Decoder2~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Decoder2~36_combout\,
	combout => \u_vga|data_a_mis[79]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N12
\u_vga|Decoder2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~40_combout\ = (\u_vga|Decoder2~37_combout\ & (!\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~40_combout\);

-- Location: LCCOMB_X30_Y23_N20
\u_vga|data_a_mis[100]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[100]~feeder_combout\ = \u_vga|Decoder2~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~40_combout\,
	combout => \u_vga|data_a_mis[100]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N10
\u_vga|Decoder2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~39_combout\ = (\u_vga|Decoder2~37_combout\ & (!\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & \u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~39_combout\);

-- Location: LCCOMB_X30_Y23_N18
\u_vga|data_a_mis[101]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[101]~feeder_combout\ = \u_vga|Decoder2~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~39_combout\,
	combout => \u_vga|data_a_mis[101]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N24
\u_vga|Decoder2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~38_combout\ = (\u_vga|Decoder2~37_combout\ & (\u_vga|left_boat\(5) & (!\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~38_combout\);

-- Location: LCCOMB_X30_Y23_N8
\u_vga|data_a_mis[102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[102]~feeder_combout\ = \u_vga|Decoder2~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~38_combout\,
	combout => \u_vga|data_a_mis[102]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N6
\u_vga|Decoder2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Decoder2~41_combout\ = (\u_vga|Decoder2~37_combout\ & (\u_vga|left_boat\(5) & (\u_vga|left_boat\(3) & !\u_vga|left_boat\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Decoder2~37_combout\,
	datab => \u_vga|left_boat\(5),
	datac => \u_vga|left_boat\(3),
	datad => \u_vga|left_boat\(4),
	combout => \u_vga|Decoder2~41_combout\);

-- Location: LCCOMB_X30_Y23_N14
\u_vga|data_a_mis[103]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_mis[103]~feeder_combout\ = \u_vga|Decoder2~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Decoder2~41_combout\,
	combout => \u_vga|data_a_mis[103]~feeder_combout\);

-- Location: M9K_X33_Y23_N0
\u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_missiles:u_ram_missiles|altsyncram:altsyncram_component|altsyncram_mbo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 64,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 64,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_mis~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \u_ram_missiles|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y23_N15
\u_vga|data_a_mis[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[103]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(103),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(103));

-- Location: FF_X30_Y23_N9
\u_vga|data_a_mis[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[102]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(102),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(102));

-- Location: FF_X30_Y23_N19
\u_vga|data_a_mis[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[101]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(101),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(101));

-- Location: FF_X30_Y23_N21
\u_vga|data_a_mis[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[100]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(100),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(100));

-- Location: FF_X32_Y22_N31
\u_vga|data_a_mis[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[79]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(79),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(79));

-- Location: FF_X32_Y22_N23
\u_vga|data_a_mis[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[78]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(78),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(78));

-- Location: FF_X32_Y22_N21
\u_vga|data_a_mis[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[77]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(77),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(77));

-- Location: FF_X32_Y22_N9
\u_vga|data_a_mis[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[75]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(75),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(75));

-- Location: FF_X32_Y22_N3
\u_vga|data_a_mis[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[74]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(74),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(74));

-- Location: FF_X32_Y23_N21
\u_vga|data_a_mis[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[73]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(73),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(73));

-- Location: FF_X32_Y23_N9
\u_vga|data_a_mis[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[72]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(72),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(72));

-- Location: FF_X32_Y23_N29
\u_vga|data_a_mis[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[71]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(71),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(71));

-- Location: FF_X32_Y23_N23
\u_vga|data_a_mis[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[69]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(69),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(69));

-- Location: FF_X32_Y23_N27
\u_vga|data_a_mis[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[68]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(68),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(68));

-- Location: FF_X32_Y23_N15
\u_vga|data_a_mis[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[67]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(67),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(67));

-- Location: FF_X32_Y23_N19
\u_vga|data_a_mis[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[66]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(66),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(66));

-- Location: FF_X24_Y27_N9
\u_vga|data_a_mis[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[65]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(65),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(65));

-- Location: FF_X24_Y27_N11
\u_vga|data_a_mis[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_mis[64]~feeder_combout\,
	asdata => \u_ram_missiles|altsyncram_component|auto_generated|q_a\(64),
	sclr => \u_vga|data_a_mis[35]~1_combout\,
	sload => \u_vga|LessThan4~1_combout\,
	ena => \u_vga|data_a_mis[107]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_mis\(64));

-- Location: FF_X25_Y23_N21
\u_vga|data_mis_disp[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~36_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(100));

-- Location: LCCOMB_X25_Y23_N20
\u_vga|data_mis_disp~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~36_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(100)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(100),
	datac => \u_vga|data_mis_disp\(100),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~36_combout\);

-- Location: FF_X25_Y23_N11
\u_vga|data_mis_disp[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~35_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(101));

-- Location: LCCOMB_X25_Y23_N10
\u_vga|data_mis_disp~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~35_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(101))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(101),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(101),
	combout => \u_vga|data_mis_disp~35_combout\);

-- Location: LCCOMB_X25_Y23_N30
\u_vga|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~20_combout\ = (\u_vga|h_cnt\(3) & (((\u_vga|h_cnt\(4)) # (\u_vga|data_mis_disp~35_combout\)))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_mis_disp~36_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|data_mis_disp~36_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~35_combout\,
	combout => \u_vga|Mux3~20_combout\);

-- Location: FF_X25_Y23_N17
\u_vga|data_mis_disp[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~37_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(103));

-- Location: LCCOMB_X25_Y23_N16
\u_vga|data_mis_disp~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~37_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(103)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(103),
	datac => \u_vga|data_mis_disp\(103),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~37_combout\);

-- Location: FF_X25_Y23_N25
\u_vga|data_mis_disp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~34_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(102));

-- Location: LCCOMB_X25_Y23_N24
\u_vga|data_mis_disp~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~34_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(102))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(102),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(102),
	combout => \u_vga|data_mis_disp~34_combout\);

-- Location: LCCOMB_X25_Y23_N2
\u_vga|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~21_combout\ = (\u_vga|Mux3~20_combout\ & ((\u_vga|data_mis_disp~37_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~20_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_mis_disp~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~20_combout\,
	datab => \u_vga|data_mis_disp~37_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~34_combout\,
	combout => \u_vga|Mux3~21_combout\);

-- Location: LCCOMB_X25_Y23_N8
\u_vga|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~24_combout\ = (\u_vga|Mux2~68_combout\ & (((\u_vga|Mux2~57_combout\)))) # (!\u_vga|Mux2~68_combout\ & ((\u_vga|Mux2~57_combout\ & ((\u_vga|Mux3~21_combout\))) # (!\u_vga|Mux2~57_combout\ & (\u_vga|Mux3~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~23_combout\,
	datab => \u_vga|Mux2~68_combout\,
	datac => \u_vga|Mux2~57_combout\,
	datad => \u_vga|Mux3~21_combout\,
	combout => \u_vga|Mux3~24_combout\);

-- Location: FF_X34_Y23_N7
\u_vga|data_mis_disp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~31_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(77));

-- Location: LCCOMB_X34_Y23_N6
\u_vga|data_mis_disp~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~31_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(77)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(77),
	datac => \u_vga|data_mis_disp\(77),
	combout => \u_vga|data_mis_disp~31_combout\);

-- Location: FF_X34_Y23_N17
\u_vga|data_mis_disp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~32_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(69));

-- Location: LCCOMB_X34_Y23_N16
\u_vga|data_mis_disp~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~32_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(69))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(69),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(69),
	combout => \u_vga|data_mis_disp~32_combout\);

-- Location: LCCOMB_X34_Y23_N26
\u_vga|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~17_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|data_mis_disp~31_combout\) # ((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & (((!\u_vga|h_cnt\(4) & \u_vga|data_mis_disp~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~31_combout\,
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~32_combout\,
	combout => \u_vga|Mux3~17_combout\);

-- Location: FF_X34_Y23_N29
\u_vga|data_mis_disp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~33_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(79));

-- Location: LCCOMB_X34_Y23_N28
\u_vga|data_mis_disp~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~33_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(79))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(79),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(79),
	combout => \u_vga|data_mis_disp~33_combout\);

-- Location: FF_X34_Y23_N13
\u_vga|data_mis_disp[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~30_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(71));

-- Location: LCCOMB_X34_Y23_N12
\u_vga|data_mis_disp~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~30_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(71))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(71),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(71),
	combout => \u_vga|data_mis_disp~30_combout\);

-- Location: LCCOMB_X34_Y23_N22
\u_vga|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~18_combout\ = (\u_vga|Mux3~17_combout\ & ((\u_vga|data_mis_disp~33_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~17_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_mis_disp~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~17_combout\,
	datab => \u_vga|data_mis_disp~33_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~30_combout\,
	combout => \u_vga|Mux3~18_combout\);

-- Location: FF_X34_Y23_N9
\u_vga|data_mis_disp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~29_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(74));

-- Location: LCCOMB_X34_Y23_N8
\u_vga|data_mis_disp~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~29_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(74)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(74),
	datac => \u_vga|data_mis_disp\(74),
	combout => \u_vga|data_mis_disp~29_combout\);

-- Location: FF_X34_Y23_N21
\u_vga|data_mis_disp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~28_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(64));

-- Location: LCCOMB_X34_Y23_N20
\u_vga|data_mis_disp~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~28_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(64))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(64),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(64),
	combout => \u_vga|data_mis_disp~28_combout\);

-- Location: FF_X34_Y23_N19
\u_vga|data_mis_disp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~27_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(66));

-- Location: LCCOMB_X34_Y23_N18
\u_vga|data_mis_disp~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~27_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(66)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(66),
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(66),
	combout => \u_vga|data_mis_disp~27_combout\);

-- Location: LCCOMB_X34_Y23_N14
\u_vga|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~14_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|data_mis_disp~27_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|data_mis_disp~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~28_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~27_combout\,
	combout => \u_vga|Mux3~14_combout\);

-- Location: FF_X34_Y23_N25
\u_vga|data_mis_disp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~26_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(72));

-- Location: LCCOMB_X34_Y23_N24
\u_vga|data_mis_disp~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~26_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(72))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(72),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(72),
	combout => \u_vga|data_mis_disp~26_combout\);

-- Location: LCCOMB_X34_Y23_N2
\u_vga|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~15_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~14_combout\ & (\u_vga|data_mis_disp~29_combout\)) # (!\u_vga|Mux3~14_combout\ & ((\u_vga|data_mis_disp~26_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~29_combout\,
	datac => \u_vga|Mux3~14_combout\,
	datad => \u_vga|data_mis_disp~26_combout\,
	combout => \u_vga|Mux3~15_combout\);

-- Location: FF_X24_Y19_N15
\u_vga|data_mis_disp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~25_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(75));

-- Location: LCCOMB_X24_Y19_N14
\u_vga|data_mis_disp~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~25_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(75))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(75),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(75),
	combout => \u_vga|data_mis_disp~25_combout\);

-- Location: FF_X34_Y23_N11
\u_vga|data_mis_disp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~23_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(67));

-- Location: LCCOMB_X34_Y23_N10
\u_vga|data_mis_disp~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~23_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(67))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(67),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(67),
	combout => \u_vga|data_mis_disp~23_combout\);

-- Location: FF_X34_Y23_N5
\u_vga|data_mis_disp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~24_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(65));

-- Location: LCCOMB_X34_Y23_N4
\u_vga|data_mis_disp~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~24_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(65))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(65),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(65),
	combout => \u_vga|data_mis_disp~24_combout\);

-- Location: LCCOMB_X34_Y23_N30
\u_vga|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~12_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|data_mis_disp~23_combout\) # ((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & (((\u_vga|data_mis_disp~24_combout\ & !\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~23_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|data_mis_disp~24_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux3~12_combout\);

-- Location: FF_X24_Y19_N13
\u_vga|data_mis_disp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~22_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(73));

-- Location: LCCOMB_X24_Y19_N12
\u_vga|data_mis_disp~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~22_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(73))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(73),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(73),
	combout => \u_vga|data_mis_disp~22_combout\);

-- Location: LCCOMB_X24_Y19_N0
\u_vga|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~13_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux3~12_combout\ & (\u_vga|data_mis_disp~25_combout\)) # (!\u_vga|Mux3~12_combout\ & ((\u_vga|data_mis_disp~22_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~25_combout\,
	datac => \u_vga|Mux3~12_combout\,
	datad => \u_vga|data_mis_disp~22_combout\,
	combout => \u_vga|Mux3~13_combout\);

-- Location: LCCOMB_X24_Y19_N2
\u_vga|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~16_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux3~13_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|Mux3~15_combout\,
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux3~13_combout\,
	combout => \u_vga|Mux3~16_combout\);

-- Location: FF_X25_Y22_N5
\u_vga|data_mis_disp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~20_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(68));

-- Location: LCCOMB_X25_Y22_N4
\u_vga|data_mis_disp~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~20_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(68))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(68),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(68),
	combout => \u_vga|data_mis_disp~20_combout\);

-- Location: FF_X25_Y22_N3
\u_vga|data_mis_disp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~19_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(76));

-- Location: LCCOMB_X25_Y22_N2
\u_vga|data_mis_disp~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~19_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(76)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(76),
	datac => \u_vga|data_mis_disp\(76),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~19_combout\);

-- Location: LCCOMB_X25_Y22_N6
\u_vga|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~10_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4)) # (\u_vga|data_mis_disp~19_combout\)))) # (!\u_vga|h_cnt\(6) & (\u_vga|data_mis_disp~20_combout\ & (!\u_vga|h_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_mis_disp~20_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~19_combout\,
	combout => \u_vga|Mux3~10_combout\);

-- Location: FF_X25_Y22_N1
\u_vga|data_mis_disp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~21_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(78));

-- Location: LCCOMB_X25_Y22_N0
\u_vga|data_mis_disp~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~21_combout\ = (\u_vga|data_mis_disp~1_combout\ & (\u_vga|data_mis_disp\(78))) # (!\u_vga|data_mis_disp~1_combout\ & ((\u_ram_missiles|altsyncram_component|auto_generated|q_b\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_mis_disp~1_combout\,
	datac => \u_vga|data_mis_disp\(78),
	datad => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(78),
	combout => \u_vga|data_mis_disp~21_combout\);

-- Location: FF_X25_Y22_N25
\u_vga|data_mis_disp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_mis_disp~18_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_mis_disp\(70));

-- Location: LCCOMB_X25_Y22_N24
\u_vga|data_mis_disp~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_mis_disp~18_combout\ = (\u_vga|data_mis_disp~1_combout\ & ((\u_vga|data_mis_disp\(70)))) # (!\u_vga|data_mis_disp~1_combout\ & (\u_ram_missiles|altsyncram_component|auto_generated|q_b\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_missiles|altsyncram_component|auto_generated|q_b\(70),
	datac => \u_vga|data_mis_disp\(70),
	datad => \u_vga|data_mis_disp~1_combout\,
	combout => \u_vga|data_mis_disp~18_combout\);

-- Location: LCCOMB_X25_Y22_N26
\u_vga|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~11_combout\ = (\u_vga|Mux3~10_combout\ & ((\u_vga|data_mis_disp~21_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux3~10_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_mis_disp~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~10_combout\,
	datab => \u_vga|data_mis_disp~21_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_mis_disp~18_combout\,
	combout => \u_vga|Mux3~11_combout\);

-- Location: LCCOMB_X24_Y19_N20
\u_vga|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~19_combout\ = (\u_vga|Mux3~16_combout\ & ((\u_vga|Mux3~18_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux3~16_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~18_combout\,
	datab => \u_vga|Mux3~16_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux3~11_combout\,
	combout => \u_vga|Mux3~19_combout\);

-- Location: LCCOMB_X24_Y19_N4
\u_vga|Mux3~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~27_combout\ = (\u_vga|Mux2~68_combout\ & ((\u_vga|Mux3~24_combout\ & (\u_vga|Mux3~26_combout\)) # (!\u_vga|Mux3~24_combout\ & ((\u_vga|Mux3~19_combout\))))) # (!\u_vga|Mux2~68_combout\ & (((\u_vga|Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~26_combout\,
	datab => \u_vga|Mux2~68_combout\,
	datac => \u_vga|Mux3~24_combout\,
	datad => \u_vga|Mux3~19_combout\,
	combout => \u_vga|Mux3~27_combout\);

-- Location: LCCOMB_X24_Y17_N30
\u_vga|Mux3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~28_combout\ = (\u_vga|h_cnt\(9) & ((\u_vga|Mux2~2_combout\ & (\u_vga|Mux3~9_combout\)) # (!\u_vga|Mux2~2_combout\ & ((\u_vga|Mux3~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~9_combout\,
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|Mux2~2_combout\,
	datad => \u_vga|Mux3~27_combout\,
	combout => \u_vga|Mux3~28_combout\);

-- Location: LCCOMB_X28_Y17_N30
\u_vga|Mux3~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux3~71_combout\ = (\u_vga|Mux3~28_combout\) # ((!\u_vga|h_cnt\(9) & \u_vga|Mux3~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datac => \u_vga|Mux3~70_combout\,
	datad => \u_vga|Mux3~28_combout\,
	combout => \u_vga|Mux3~71_combout\);

-- Location: LCCOMB_X26_Y18_N24
\u_vga|vga_gen~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~37_combout\ = (\u_vga|v_cnt\(10)) # ((\u_vga|v_cnt\(8)) # ((\u_vga|v_cnt\(9)) # (\u_vga|v_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|vga_gen~37_combout\);

-- Location: LCCOMB_X28_Y18_N30
\u_vga|vga_gen~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~38_combout\ = (\u_vga|vga_gen~37_combout\) # (\u_vga|v_cnt\(4) $ (((!\u_vga|vga_gen~17_combout\) # (!\u_vga|v_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|vga_gen~37_combout\,
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|vga_gen~17_combout\,
	combout => \u_vga|vga_gen~38_combout\);

-- Location: LCCOMB_X28_Y17_N2
\u_vga|vga_gen~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~75_combout\ = (!\u_vga|v_cnt\(6) & (!\u_vga|vga_gen~38_combout\ & !\u_vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|vga_gen~38_combout\,
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~75_combout\);

-- Location: LCCOMB_X28_Y17_N28
\u_vga|green_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~6_combout\ = (\u_vga|green_signal~5_combout\ & (((!\u_vga|Mux3~71_combout\)) # (!\u_vga|vga_gen~29_combout\))) # (!\u_vga|green_signal~5_combout\ & (!\u_vga|vga_gen~75_combout\ & ((!\u_vga|Mux3~71_combout\) # 
-- (!\u_vga|vga_gen~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~5_combout\,
	datab => \u_vga|vga_gen~29_combout\,
	datac => \u_vga|Mux3~71_combout\,
	datad => \u_vga|vga_gen~75_combout\,
	combout => \u_vga|green_signal~6_combout\);

-- Location: LCCOMB_X27_Y17_N2
\u_vga|vga_gen~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~5_combout\ = (!\u_vga|v_cnt\(9) & (!\u_vga|v_cnt\(8) & ((\u_vga|vga_gen~4_combout\) # (!\u_vga|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|vga_gen~4_combout\,
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|vga_gen~5_combout\);

-- Location: LCCOMB_X28_Y17_N12
\u_vga|vga_gen~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~6_combout\ = ((\u_vga|vga_gen~5_combout\) # (!\u_vga|LessThan9~1_combout\)) # (!\u_vga|LessThan6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan6~2_combout\,
	datac => \u_vga|LessThan9~1_combout\,
	datad => \u_vga|vga_gen~5_combout\,
	combout => \u_vga|vga_gen~6_combout\);

-- Location: LCCOMB_X28_Y17_N26
\u_vga|green_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~3_combout\ = (!\u_vga|vga_gen~38_combout\ & (\u_vga|vga_gen~4_combout\ & ((\u_vga|vga_gen~34_combout\) # (!\u_vga|vga_gen~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~38_combout\,
	datab => \u_vga|vga_gen~36_combout\,
	datac => \u_vga|vga_gen~34_combout\,
	datad => \u_vga|vga_gen~4_combout\,
	combout => \u_vga|green_signal~3_combout\);

-- Location: LCCOMB_X20_Y19_N22
\u_vga|wr_en_a_roc~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~3_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & (((\u_vga|update_submarines~q\) # (!\u_vga|read_roc~q\)) # (!\u_vga|wait_read_roc~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wait_read_roc~q\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|wr_en_a_roc~3_combout\);

-- Location: LCCOMB_X20_Y19_N24
\u_vga|wr_en_a_roc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~4_combout\ = (!\u_vga|update_submarines~q\ & \u_vga|update_rockets~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datac => \u_vga|update_rockets~q\,
	combout => \u_vga|wr_en_a_roc~4_combout\);

-- Location: LCCOMB_X20_Y19_N8
\u_vga|wait_read_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wait_read_sub~2_combout\ = (\u_vga|update_submarines~q\ & \u_vga|Mux0~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|Mux0~33_combout\,
	combout => \u_vga|wait_read_sub~2_combout\);

-- Location: LCCOMB_X20_Y19_N10
\u_vga|wr_en_a_roc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~5_combout\ = (\u_vga|wr_en_a_roc~3_combout\ & ((\u_vga|wait_read_sub~2_combout\) # ((\u_vga|wr_en_a_roc~4_combout\ & \u_vga|Equal11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wr_en_a_roc~3_combout\,
	datab => \u_vga|wr_en_a_roc~4_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|wait_read_sub~2_combout\,
	combout => \u_vga|wr_en_a_roc~5_combout\);

-- Location: LCCOMB_X20_Y19_N4
\u_vga|data_a_roc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~0_combout\ = (\u_vga|update_submarines~q\ & \u_vga|read_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datac => \u_vga|read_sub~q\,
	combout => \u_vga|data_a_roc[0]~0_combout\);

-- Location: LCCOMB_X24_Y23_N20
\u_vga|read_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|read_roc~0_combout\ = (\u_vga|update_rockets~q\ & (!\u_vga|update_submarines~q\ & !\u_vga|cycle_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|cycle_cnt\(0),
	combout => \u_vga|read_roc~0_combout\);

-- Location: LCCOMB_X28_Y23_N28
\u_vga|read_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|read_roc~1_combout\ = (\u_vga|read_roc~0_combout\ & ((\u_vga|Equal11~3_combout\) # ((\u_vga|Equal11~4_combout\ & \u_vga|Equal11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~4_combout\,
	datab => \u_vga|Equal11~5_combout\,
	datac => \u_vga|read_roc~0_combout\,
	datad => \u_vga|Equal11~3_combout\,
	combout => \u_vga|read_roc~1_combout\);

-- Location: LCCOMB_X29_Y25_N6
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \u_vga|cycle_cnt\(2) $ (VCC)
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\u_vga|cycle_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(2),
	datad => VCC,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X29_Y25_N8
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\u_vga|cycle_cnt\(3) & (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\u_vga|cycle_cnt\(3) & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\u_vga|cycle_cnt\(3) & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(3),
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X29_Y25_N10
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\u_vga|cycle_cnt\(4) & ((GND) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))) # (!\u_vga|cycle_cnt\(4) & 
-- (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND)))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\u_vga|cycle_cnt\(4)) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X29_Y25_N12
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\u_vga|cycle_cnt\(5) & (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # (!\u_vga|cycle_cnt\(5) & 
-- ((\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (!\u_vga|cycle_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(5),
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X29_Y25_N14
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\u_vga|cycle_cnt\(6) & (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND))) # (!\u_vga|cycle_cnt\(6) & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & VCC))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\u_vga|cycle_cnt\(6) & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(6),
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X29_Y25_N16
\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X29_Y25_N26
\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\);

-- Location: LCCOMB_X28_Y25_N2
\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ = (\u_vga|cycle_cnt\(2) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(2),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\);

-- Location: LCCOMB_X27_Y26_N10
\u_vga|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~2_combout\ = ((!\u_vga|cycle_cnt\(4) & (!\u_vga|cycle_cnt\(6) & !\u_vga|cycle_cnt\(5)))) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(4),
	datab => \u_vga|cycle_cnt\(6),
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \u_vga|cycle_cnt\(5),
	combout => \u_vga|Equal4~2_combout\);

-- Location: LCCOMB_X29_Y25_N18
\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\ = (\u_vga|cycle_cnt\(3) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(3),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\);

-- Location: LCCOMB_X28_Y25_N26
\u_vga|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~3_combout\ = (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & (\u_vga|Equal4~2_combout\ & 
-- !\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\,
	datac => \u_vga|Equal4~2_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\,
	combout => \u_vga|Equal4~3_combout\);

-- Location: LCCOMB_X29_Y25_N24
\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\ = (\u_vga|cycle_cnt\(6) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(6),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\);

-- Location: LCCOMB_X29_Y25_N30
\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\);

-- Location: LCCOMB_X29_Y25_N28
\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\ = (\u_vga|cycle_cnt\(5) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(5),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\);

-- Location: LCCOMB_X28_Y25_N0
\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\ = (\u_vga|cycle_cnt\(4) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|cycle_cnt\(4),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\);

-- Location: LCCOMB_X29_Y25_N0
\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\);

-- Location: LCCOMB_X29_Y25_N20
\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\);

-- Location: LCCOMB_X29_Y25_N2
\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\);

-- Location: LCCOMB_X28_Y25_N30
\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\ = (\u_vga|cycle_cnt\(1) & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(1),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\);

-- Location: LCCOMB_X28_Y25_N28
\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\ = (\u_vga|cycle_cnt\(1) & \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|cycle_cnt\(1),
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\);

-- Location: LCCOMB_X28_Y25_N8
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\) # (\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\)))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\) # (\u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~7_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[35]~6_combout\,
	datad => VCC,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X28_Y25_N10
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\)))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\ & 
-- !\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~4_combout\,
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X28_Y25_N12
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\))))) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\) # 
-- ((\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\) # (GND))))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\) # ((\u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\) # 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[37]~2_combout\,
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X28_Y25_N14
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\ & (((!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\ & ((\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\ & ((\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\)) # 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~0_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[38]~1_combout\,
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X28_Y25_N16
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & (((\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\)))) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\)))))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~9_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[39]~8_combout\,
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X28_Y25_N18
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\) # 
-- (\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\)))) # (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\ & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\)))
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\ & 
-- !\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~11_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|StageOut[40]~10_combout\,
	datad => VCC,
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X28_Y25_N20
\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X29_Y25_N4
\u_vga|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~4_combout\ = (\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\) # ((!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \u_vga|Equal4~4_combout\);

-- Location: LCCOMB_X28_Y25_N4
\u_vga|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~5_combout\ = (!\u_vga|cycle_cnt\(1) & (\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\u_vga|Equal4~4_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|cycle_cnt\(1),
	datab => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \u_vga|Equal4~4_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|StageOut[36]~5_combout\,
	combout => \u_vga|Equal4~5_combout\);

-- Location: LCCOMB_X28_Y25_N6
\u_vga|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~0_combout\ = (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \u_vga|Equal4~0_combout\);

-- Location: LCCOMB_X28_Y25_N24
\u_vga|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~1_combout\ = (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- (!\u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & \u_vga|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \u_vga|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \u_vga|Equal4~0_combout\,
	combout => \u_vga|Equal4~1_combout\);

-- Location: LCCOMB_X28_Y25_N22
\u_vga|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal4~6_combout\ = (!\u_vga|cycle_cnt\(0) & ((\u_vga|Equal4~1_combout\) # ((\u_vga|Equal4~3_combout\ & \u_vga|Equal4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~3_combout\,
	datab => \u_vga|Equal4~5_combout\,
	datac => \u_vga|cycle_cnt\(0),
	datad => \u_vga|Equal4~1_combout\,
	combout => \u_vga|Equal4~6_combout\);

-- Location: LCCOMB_X19_Y20_N8
\u_vga|wr_en_a_roc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~0_combout\ = (\u_vga|Equal4~6_combout\ & !\u_vga|wait_read_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|wait_read_sub~q\,
	combout => \u_vga|wr_en_a_roc~0_combout\);

-- Location: LCCOMB_X20_Y19_N6
\u_vga|wr_en_a_roc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~1_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|wr_en_a_roc~0_combout\ & ((\u_vga|read_sub~q\)))) # (!\u_vga|update_submarines~q\ & (((!\u_vga|generate_subarine~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|wr_en_a_roc~0_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|read_sub~q\,
	combout => \u_vga|wr_en_a_roc~1_combout\);

-- Location: LCCOMB_X20_Y19_N2
\u_vga|wr_en_a_roc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~2_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & (\u_vga|wr_en_a_roc~1_combout\ & ((\u_vga|wait_read_sub~2_combout\) # (\u_vga|read_roc~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wait_read_sub~2_combout\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|read_roc~1_combout\,
	datad => \u_vga|wr_en_a_roc~1_combout\,
	combout => \u_vga|wr_en_a_roc~2_combout\);

-- Location: LCCOMB_X20_Y19_N16
\u_vga|wr_en_a_roc~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~6_combout\ = (\u_vga|wr_en_a_roc~2_combout\) # ((\u_vga|wr_en_a_roc~q\ & ((\u_vga|data_a_roc[0]~0_combout\) # (!\u_vga|wr_en_a_roc~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wr_en_a_roc~5_combout\,
	datab => \u_vga|data_a_roc[0]~0_combout\,
	datac => \u_vga|wr_en_a_roc~q\,
	datad => \u_vga|wr_en_a_roc~2_combout\,
	combout => \u_vga|wr_en_a_roc~6_combout\);

-- Location: FF_X20_Y19_N17
\u_vga|wr_en_a_roc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_roc~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_roc~q\);

-- Location: LCCOMB_X19_Y20_N16
\u_vga|address_a_sub[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[0]~0_combout\ = (\u_vga|read_sub~q\ & \u_vga|wait_read_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|read_sub~q\,
	datad => \u_vga|wait_read_sub~q\,
	combout => \u_vga|address_a_sub[0]~0_combout\);

-- Location: LCCOMB_X17_Y18_N2
\u_vga|address_a_roc[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[0]~11_combout\ = \u_vga|current_submarine\(0) $ (VCC)
-- \u_vga|address_a_roc[0]~12\ = CARRY(\u_vga|current_submarine\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(0),
	datad => VCC,
	combout => \u_vga|address_a_roc[0]~11_combout\,
	cout => \u_vga|address_a_roc[0]~12\);

-- Location: LCCOMB_X17_Y18_N16
\u_vga|address_a_roc~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~13_combout\ = (\u_vga|read_roc~q\ & (\u_vga|current_rocket\(0))) # (!\u_vga|read_roc~q\ & ((\u_vga|Add12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|read_roc~q\,
	datac => \u_vga|current_rocket\(0),
	datad => \u_vga|Add12~0_combout\,
	combout => \u_vga|address_a_roc~13_combout\);

-- Location: LCCOMB_X20_Y19_N14
\u_vga|wr_en_a_roc~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_roc~7_combout\ = (\u_vga|wait_read_roc~q\ & (!\u_vga|update_submarines~q\ & \u_vga|read_roc~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wait_read_roc~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|wr_en_a_roc~7_combout\);

-- Location: LCCOMB_X20_Y19_N30
\u_vga|address_a_roc[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[0]~33_combout\ = (\u_vga|wr_en_a_roc~7_combout\) # ((\u_vga|read_sub~q\ & (!\u_vga|wr_en_a_roc~0_combout\ & \u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_sub~q\,
	datab => \u_vga|wr_en_a_roc~7_combout\,
	datac => \u_vga|wr_en_a_roc~0_combout\,
	datad => \u_vga|update_submarines~q\,
	combout => \u_vga|address_a_roc[0]~33_combout\);

-- Location: LCCOMB_X17_Y18_N18
\u_vga|address_a_roc[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[0]~14_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & (!\u_vga|address_a_roc[0]~33_combout\ & ((\u_vga|wait_read_sub~2_combout\) # (\u_vga|read_roc~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_mis[31]~0_combout\,
	datab => \u_vga|wait_read_sub~2_combout\,
	datac => \u_vga|address_a_roc[0]~33_combout\,
	datad => \u_vga|read_roc~1_combout\,
	combout => \u_vga|address_a_roc[0]~14_combout\);

-- Location: FF_X17_Y18_N3
\u_vga|address_a_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[0]~11_combout\,
	asdata => \u_vga|address_a_roc~13_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(0));

-- Location: LCCOMB_X17_Y18_N4
\u_vga|address_a_roc[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[1]~15_combout\ = (\u_vga|current_submarine\(1) & (!\u_vga|address_a_roc[0]~12\)) # (!\u_vga|current_submarine\(1) & ((\u_vga|address_a_roc[0]~12\) # (GND)))
-- \u_vga|address_a_roc[1]~16\ = CARRY((!\u_vga|address_a_roc[0]~12\) # (!\u_vga|current_submarine\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(1),
	datad => VCC,
	cin => \u_vga|address_a_roc[0]~12\,
	combout => \u_vga|address_a_roc[1]~15_combout\,
	cout => \u_vga|address_a_roc[1]~16\);

-- Location: LCCOMB_X17_Y18_N28
\u_vga|address_a_roc~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~17_combout\ = (\u_vga|read_roc~q\ & ((\u_vga|current_rocket\(1)))) # (!\u_vga|read_roc~q\ & (\u_vga|Add12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add12~2_combout\,
	datab => \u_vga|current_rocket\(1),
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~17_combout\);

-- Location: FF_X17_Y18_N5
\u_vga|address_a_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[1]~15_combout\,
	asdata => \u_vga|address_a_roc~17_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(1));

-- Location: LCCOMB_X17_Y18_N6
\u_vga|address_a_roc[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[2]~18_combout\ = (\u_vga|current_submarine\(2) & (\u_vga|address_a_roc[1]~16\ $ (GND))) # (!\u_vga|current_submarine\(2) & (!\u_vga|address_a_roc[1]~16\ & VCC))
-- \u_vga|address_a_roc[2]~19\ = CARRY((\u_vga|current_submarine\(2) & !\u_vga|address_a_roc[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datad => VCC,
	cin => \u_vga|address_a_roc[1]~16\,
	combout => \u_vga|address_a_roc[2]~18_combout\,
	cout => \u_vga|address_a_roc[2]~19\);

-- Location: LCCOMB_X17_Y18_N22
\u_vga|address_a_roc~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~20_combout\ = (\u_vga|read_roc~q\ & (\u_vga|current_rocket\(2))) # (!\u_vga|read_roc~q\ & ((\u_vga|Add12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(2),
	datac => \u_vga|Add12~4_combout\,
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~20_combout\);

-- Location: FF_X17_Y18_N7
\u_vga|address_a_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[2]~18_combout\,
	asdata => \u_vga|address_a_roc~20_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(2));

-- Location: LCCOMB_X17_Y18_N8
\u_vga|address_a_roc[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[3]~21_combout\ = (\u_vga|current_submarine\(3) & (\u_vga|address_a_roc[2]~19\ & VCC)) # (!\u_vga|current_submarine\(3) & (!\u_vga|address_a_roc[2]~19\))
-- \u_vga|address_a_roc[3]~22\ = CARRY((!\u_vga|current_submarine\(3) & !\u_vga|address_a_roc[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(3),
	datad => VCC,
	cin => \u_vga|address_a_roc[2]~19\,
	combout => \u_vga|address_a_roc[3]~21_combout\,
	cout => \u_vga|address_a_roc[3]~22\);

-- Location: LCCOMB_X17_Y18_N0
\u_vga|address_a_roc~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~23_combout\ = (\u_vga|read_roc~q\ & ((\u_vga|current_rocket\(3)))) # (!\u_vga|read_roc~q\ & (\u_vga|Add12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add12~6_combout\,
	datac => \u_vga|current_rocket\(3),
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~23_combout\);

-- Location: FF_X17_Y18_N9
\u_vga|address_a_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[3]~21_combout\,
	asdata => \u_vga|address_a_roc~23_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(3));

-- Location: LCCOMB_X17_Y18_N10
\u_vga|address_a_roc[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[4]~24_combout\ = (\u_vga|current_submarine\(4) & ((GND) # (!\u_vga|address_a_roc[3]~22\))) # (!\u_vga|current_submarine\(4) & (\u_vga|address_a_roc[3]~22\ $ (GND)))
-- \u_vga|address_a_roc[4]~25\ = CARRY((\u_vga|current_submarine\(4)) # (!\u_vga|address_a_roc[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(4),
	datad => VCC,
	cin => \u_vga|address_a_roc[3]~22\,
	combout => \u_vga|address_a_roc[4]~24_combout\,
	cout => \u_vga|address_a_roc[4]~25\);

-- Location: LCCOMB_X17_Y18_N26
\u_vga|address_a_roc~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~26_combout\ = (\u_vga|read_roc~q\ & (\u_vga|current_rocket\(4))) # (!\u_vga|read_roc~q\ & ((\u_vga|Add12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket\(4),
	datab => \u_vga|Add12~8_combout\,
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~26_combout\);

-- Location: FF_X17_Y18_N11
\u_vga|address_a_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[4]~24_combout\,
	asdata => \u_vga|address_a_roc~26_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(4));

-- Location: LCCOMB_X17_Y18_N12
\u_vga|address_a_roc[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[5]~27_combout\ = (\u_vga|current_submarine\(5) & (!\u_vga|address_a_roc[4]~25\)) # (!\u_vga|current_submarine\(5) & ((\u_vga|address_a_roc[4]~25\) # (GND)))
-- \u_vga|address_a_roc[5]~28\ = CARRY((!\u_vga|address_a_roc[4]~25\) # (!\u_vga|current_submarine\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(5),
	datad => VCC,
	cin => \u_vga|address_a_roc[4]~25\,
	combout => \u_vga|address_a_roc[5]~27_combout\,
	cout => \u_vga|address_a_roc[5]~28\);

-- Location: LCCOMB_X17_Y18_N20
\u_vga|address_a_roc~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~29_combout\ = (\u_vga|read_roc~q\ & ((\u_vga|current_rocket\(5)))) # (!\u_vga|read_roc~q\ & (\u_vga|Add12~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add12~10_combout\,
	datac => \u_vga|current_rocket\(5),
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~29_combout\);

-- Location: FF_X17_Y18_N13
\u_vga|address_a_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[5]~27_combout\,
	asdata => \u_vga|address_a_roc~29_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(5));

-- Location: LCCOMB_X17_Y18_N14
\u_vga|address_a_roc[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc[6]~30_combout\ = !\u_vga|address_a_roc[5]~28\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|address_a_roc[5]~28\,
	combout => \u_vga|address_a_roc[6]~30_combout\);

-- Location: LCCOMB_X17_Y18_N30
\u_vga|address_a_roc~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_roc~32_combout\ = (\u_vga|read_roc~q\ & ((\u_vga|current_rocket\(6)))) # (!\u_vga|read_roc~q\ & (\u_vga|Add12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add12~12_combout\,
	datac => \u_vga|current_rocket\(6),
	datad => \u_vga|read_roc~q\,
	combout => \u_vga|address_a_roc~32_combout\);

-- Location: FF_X17_Y18_N15
\u_vga|address_a_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_roc[6]~30_combout\,
	asdata => \u_vga|address_a_roc~32_combout\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|address_a_roc[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_roc\(6));

-- Location: LCCOMB_X28_Y18_N14
\u_vga|vga_gen~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~18_combout\ = (\u_vga|v_cnt\(5)) # ((\u_vga|v_cnt\(3)) # (!\u_vga|vga_gen~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|vga_gen~17_combout\,
	combout => \u_vga|vga_gen~18_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_vga|vga_gen~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~21_combout\ = ((\u_vga|vga_gen~18_combout\) # ((!\u_vga|vga_gen~19_combout\) # (!\u_vga|vga_gen~20_combout\))) # (!\u_vga|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~1_combout\,
	datab => \u_vga|vga_gen~18_combout\,
	datac => \u_vga|vga_gen~20_combout\,
	datad => \u_vga|vga_gen~19_combout\,
	combout => \u_vga|vga_gen~21_combout\);

-- Location: LCCOMB_X30_Y16_N24
\u_vga|current_rocket_line~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~0_combout\ = (\u_vga|current_rocket_line\(2)) # (!\u_vga|vga_gen~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|current_rocket_line\(2),
	datad => \u_vga|vga_gen~21_combout\,
	combout => \u_vga|current_rocket_line~0_combout\);

-- Location: FF_X30_Y16_N25
\u_vga|current_rocket_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~0_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(2));

-- Location: LCCOMB_X29_Y16_N10
\u_vga|vga_gen~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~63_combout\ = (\u_vga|v_cnt\(2) & (\u_vga|v_cnt\(1) & (\u_vga|v_cnt\(0) & \u_vga|current_rocket_line~0_combout\))) # (!\u_vga|v_cnt\(2) & (!\u_vga|v_cnt\(1) & (!\u_vga|v_cnt\(0) & !\u_vga|current_rocket_line~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(1),
	datac => \u_vga|v_cnt\(0),
	datad => \u_vga|current_rocket_line~0_combout\,
	combout => \u_vga|vga_gen~63_combout\);

-- Location: LCCOMB_X30_Y17_N26
\u_vga|current_rocket_line~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~3_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~2_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(4))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(4),
	datad => \u_vga|Add31~2_combout\,
	combout => \u_vga|current_rocket_line~3_combout\);

-- Location: FF_X30_Y17_N27
\u_vga|current_rocket_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~3_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(4));

-- Location: LCCOMB_X31_Y17_N10
\u_vga|Add31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~0_combout\ = (((\u_vga|current_rocket_line\(3)) # (!\u_vga|vga_gen~21_combout\)))
-- \u_vga|Add31~1\ = CARRY((\u_vga|current_rocket_line\(3)) # (!\u_vga|vga_gen~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(3),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	combout => \u_vga|Add31~0_combout\,
	cout => \u_vga|Add31~1\);

-- Location: LCCOMB_X31_Y17_N12
\u_vga|Add31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~2_combout\ = (\u_vga|current_rocket_line\(4) & (((!\u_vga|Add31~1\)))) # (!\u_vga|current_rocket_line\(4) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add31~1\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add31~1\))))
-- \u_vga|Add31~3\ = CARRY(((!\u_vga|current_rocket_line\(4) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add31~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(4),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~1\,
	combout => \u_vga|Add31~2_combout\,
	cout => \u_vga|Add31~3\);

-- Location: LCCOMB_X29_Y16_N0
\u_vga|vga_gen~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~58_combout\ = (\u_vga|Add31~2_combout\ & (\u_vga|v_cnt\(4) & (\u_vga|v_cnt\(3) $ (!\u_vga|Add31~0_combout\)))) # (!\u_vga|Add31~2_combout\ & (!\u_vga|v_cnt\(4) & (\u_vga|v_cnt\(3) $ (!\u_vga|Add31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add31~2_combout\,
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|Add31~0_combout\,
	combout => \u_vga|vga_gen~58_combout\);

-- Location: LCCOMB_X31_Y17_N8
\u_vga|current_rocket_line~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~2_combout\ = (\u_vga|vga_gen~64_combout\ & (\u_vga|Add31~4_combout\)) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|Add31~4_combout\,
	datac => \u_vga|current_rocket_line\(5),
	datad => \u_vga|vga_gen~21_combout\,
	combout => \u_vga|current_rocket_line~2_combout\);

-- Location: FF_X31_Y17_N9
\u_vga|current_rocket_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~2_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(5));

-- Location: LCCOMB_X31_Y17_N14
\u_vga|Add31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~4_combout\ = (\u_vga|Add31~3\ & (((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add31~3\ & ((((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add31~5\ = CARRY((!\u_vga|Add31~3\ & ((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(5),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~3\,
	combout => \u_vga|Add31~4_combout\,
	cout => \u_vga|Add31~5\);

-- Location: LCCOMB_X30_Y17_N6
\u_vga|current_rocket_line~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~5_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~6_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(6))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(6),
	datad => \u_vga|Add31~6_combout\,
	combout => \u_vga|current_rocket_line~5_combout\);

-- Location: FF_X30_Y17_N7
\u_vga|current_rocket_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~5_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(6));

-- Location: LCCOMB_X31_Y17_N16
\u_vga|Add31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~6_combout\ = (\u_vga|current_rocket_line\(6) & (((!\u_vga|Add31~5\)))) # (!\u_vga|current_rocket_line\(6) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add31~5\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add31~5\))))
-- \u_vga|Add31~7\ = CARRY(((!\u_vga|current_rocket_line\(6) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add31~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(6),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~5\,
	combout => \u_vga|Add31~6_combout\,
	cout => \u_vga|Add31~7\);

-- Location: LCCOMB_X31_Y17_N6
\u_vga|vga_gen~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~59_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|Add31~6_combout\ & (\u_vga|v_cnt\(5) $ (!\u_vga|Add31~4_combout\)))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add31~6_combout\ & (\u_vga|v_cnt\(5) $ (!\u_vga|Add31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|Add31~4_combout\,
	datad => \u_vga|Add31~6_combout\,
	combout => \u_vga|vga_gen~59_combout\);

-- Location: LCCOMB_X30_Y17_N2
\u_vga|current_rocket_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~6_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~10_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(8))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(8),
	datad => \u_vga|Add31~10_combout\,
	combout => \u_vga|current_rocket_line~6_combout\);

-- Location: FF_X30_Y17_N3
\u_vga|current_rocket_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(8));

-- Location: LCCOMB_X31_Y17_N18
\u_vga|Add31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~8_combout\ = (\u_vga|Add31~7\ & (((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add31~7\ & ((((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add31~9\ = CARRY((!\u_vga|Add31~7\ & ((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~21_combout\,
	datab => \u_vga|current_rocket_line\(7),
	datad => VCC,
	cin => \u_vga|Add31~7\,
	combout => \u_vga|Add31~8_combout\,
	cout => \u_vga|Add31~9\);

-- Location: LCCOMB_X30_Y17_N4
\u_vga|current_rocket_line~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~4_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~8_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(7))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(7),
	datad => \u_vga|Add31~8_combout\,
	combout => \u_vga|current_rocket_line~4_combout\);

-- Location: FF_X30_Y17_N5
\u_vga|current_rocket_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~4_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(7));

-- Location: LCCOMB_X31_Y17_N20
\u_vga|Add31~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~10_combout\ = (\u_vga|current_rocket_line\(8) & (((!\u_vga|Add31~9\)))) # (!\u_vga|current_rocket_line\(8) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add31~9\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add31~9\))))
-- \u_vga|Add31~11\ = CARRY(((!\u_vga|current_rocket_line\(8) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add31~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(8),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~9\,
	combout => \u_vga|Add31~10_combout\,
	cout => \u_vga|Add31~11\);

-- Location: LCCOMB_X31_Y17_N0
\u_vga|vga_gen~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~60_combout\ = (\u_vga|v_cnt\(7) & (\u_vga|Add31~8_combout\ & (\u_vga|v_cnt\(8) $ (!\u_vga|Add31~10_combout\)))) # (!\u_vga|v_cnt\(7) & (!\u_vga|Add31~8_combout\ & (\u_vga|v_cnt\(8) $ (!\u_vga|Add31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|Add31~10_combout\,
	datad => \u_vga|Add31~8_combout\,
	combout => \u_vga|vga_gen~60_combout\);

-- Location: LCCOMB_X31_Y17_N22
\u_vga|Add31~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~12_combout\ = (\u_vga|Add31~11\ & (((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add31~11\ & ((((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add31~13\ = CARRY((!\u_vga|Add31~11\ & ((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(9),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~11\,
	combout => \u_vga|Add31~12_combout\,
	cout => \u_vga|Add31~13\);

-- Location: LCCOMB_X30_Y17_N28
\u_vga|current_rocket_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~7_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~12_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(9))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(9),
	datad => \u_vga|Add31~12_combout\,
	combout => \u_vga|current_rocket_line~7_combout\);

-- Location: FF_X30_Y17_N29
\u_vga|current_rocket_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(9));

-- Location: LCCOMB_X31_Y17_N24
\u_vga|Add31~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~14_combout\ = (\u_vga|current_rocket_line\(10) & (((!\u_vga|Add31~13\)))) # (!\u_vga|current_rocket_line\(10) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add31~13\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add31~13\))))
-- \u_vga|Add31~15\ = CARRY(((!\u_vga|current_rocket_line\(10) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add31~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add31~13\,
	combout => \u_vga|Add31~14_combout\,
	cout => \u_vga|Add31~15\);

-- Location: LCCOMB_X30_Y17_N30
\u_vga|current_rocket_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~8_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~14_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(10))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(10),
	datad => \u_vga|Add31~14_combout\,
	combout => \u_vga|current_rocket_line~8_combout\);

-- Location: FF_X30_Y17_N31
\u_vga|current_rocket_line[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(10));

-- Location: LCCOMB_X31_Y17_N26
\u_vga|Add31~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add31~16_combout\ = \u_vga|Add31~15\ $ (((!\u_vga|current_rocket_line\(10) & \u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datad => \u_vga|vga_gen~21_combout\,
	cin => \u_vga|Add31~15\,
	combout => \u_vga|Add31~16_combout\);

-- Location: LCCOMB_X31_Y17_N28
\u_vga|vga_gen~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~61_combout\ = (\u_vga|v_cnt\(10) & (\u_vga|Add31~14_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|Add31~12_combout\)))) # (!\u_vga|v_cnt\(10) & (!\u_vga|Add31~14_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|Add31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|Add31~12_combout\,
	datad => \u_vga|Add31~14_combout\,
	combout => \u_vga|vga_gen~61_combout\);

-- Location: LCCOMB_X31_Y17_N30
\u_vga|vga_gen~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~62_combout\ = (\u_vga|vga_gen~59_combout\ & (\u_vga|vga_gen~60_combout\ & (!\u_vga|Add31~16_combout\ & \u_vga|vga_gen~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~59_combout\,
	datab => \u_vga|vga_gen~60_combout\,
	datac => \u_vga|Add31~16_combout\,
	datad => \u_vga|vga_gen~61_combout\,
	combout => \u_vga|vga_gen~62_combout\);

-- Location: LCCOMB_X29_Y16_N8
\u_vga|vga_gen~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~64_combout\ = (\u_vga|vga_gen~63_combout\ & (\u_vga|vga_gen~58_combout\ & (\u_vga|Equal1~1_combout\ & \u_vga|vga_gen~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~63_combout\,
	datab => \u_vga|vga_gen~58_combout\,
	datac => \u_vga|Equal1~1_combout\,
	datad => \u_vga|vga_gen~62_combout\,
	combout => \u_vga|vga_gen~64_combout\);

-- Location: LCCOMB_X30_Y17_N0
\u_vga|current_rocket_line~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_rocket_line~1_combout\ = (\u_vga|vga_gen~64_combout\ & (((\u_vga|Add31~0_combout\)))) # (!\u_vga|vga_gen~64_combout\ & (((\u_vga|current_rocket_line\(3))) # (!\u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~64_combout\,
	datab => \u_vga|vga_gen~21_combout\,
	datac => \u_vga|current_rocket_line\(3),
	datad => \u_vga|Add31~0_combout\,
	combout => \u_vga|current_rocket_line~1_combout\);

-- Location: FF_X30_Y17_N1
\u_vga|current_rocket_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_rocket_line~1_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_rocket_line\(3));

-- Location: LCCOMB_X30_Y17_N8
\u_vga|Add28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~0_combout\ = (\u_vga|current_rocket_line\(2) & (\u_vga|current_rocket_line\(3) $ (VCC))) # (!\u_vga|current_rocket_line\(2) & (\u_vga|current_rocket_line\(3) & VCC))
-- \u_vga|Add28~1\ = CARRY((\u_vga|current_rocket_line\(2) & \u_vga|current_rocket_line\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(2),
	datab => \u_vga|current_rocket_line\(3),
	datad => VCC,
	combout => \u_vga|Add28~0_combout\,
	cout => \u_vga|Add28~1\);

-- Location: LCCOMB_X30_Y17_N10
\u_vga|Add28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~2_combout\ = (\u_vga|current_rocket_line\(4) & (!\u_vga|Add28~1\)) # (!\u_vga|current_rocket_line\(4) & ((\u_vga|Add28~1\) # (GND)))
-- \u_vga|Add28~3\ = CARRY((!\u_vga|Add28~1\) # (!\u_vga|current_rocket_line\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(4),
	datad => VCC,
	cin => \u_vga|Add28~1\,
	combout => \u_vga|Add28~2_combout\,
	cout => \u_vga|Add28~3\);

-- Location: LCCOMB_X30_Y17_N12
\u_vga|Add28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~4_combout\ = (\u_vga|current_rocket_line\(5) & (\u_vga|Add28~3\ $ (GND))) # (!\u_vga|current_rocket_line\(5) & (!\u_vga|Add28~3\ & VCC))
-- \u_vga|Add28~5\ = CARRY((\u_vga|current_rocket_line\(5) & !\u_vga|Add28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket_line\(5),
	datad => VCC,
	cin => \u_vga|Add28~3\,
	combout => \u_vga|Add28~4_combout\,
	cout => \u_vga|Add28~5\);

-- Location: LCCOMB_X30_Y17_N14
\u_vga|Add28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~6_combout\ = (\u_vga|current_rocket_line\(6) & (!\u_vga|Add28~5\)) # (!\u_vga|current_rocket_line\(6) & ((\u_vga|Add28~5\) # (GND)))
-- \u_vga|Add28~7\ = CARRY((!\u_vga|Add28~5\) # (!\u_vga|current_rocket_line\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(6),
	datad => VCC,
	cin => \u_vga|Add28~5\,
	combout => \u_vga|Add28~6_combout\,
	cout => \u_vga|Add28~7\);

-- Location: LCCOMB_X30_Y17_N16
\u_vga|Add28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~8_combout\ = (\u_vga|current_rocket_line\(7) & (\u_vga|Add28~7\ $ (GND))) # (!\u_vga|current_rocket_line\(7) & (!\u_vga|Add28~7\ & VCC))
-- \u_vga|Add28~9\ = CARRY((\u_vga|current_rocket_line\(7) & !\u_vga|Add28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket_line\(7),
	datad => VCC,
	cin => \u_vga|Add28~7\,
	combout => \u_vga|Add28~8_combout\,
	cout => \u_vga|Add28~9\);

-- Location: LCCOMB_X30_Y17_N18
\u_vga|Add28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~10_combout\ = (\u_vga|current_rocket_line\(8) & (!\u_vga|Add28~9\)) # (!\u_vga|current_rocket_line\(8) & ((\u_vga|Add28~9\) # (GND)))
-- \u_vga|Add28~11\ = CARRY((!\u_vga|Add28~9\) # (!\u_vga|current_rocket_line\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket_line\(8),
	datad => VCC,
	cin => \u_vga|Add28~9\,
	combout => \u_vga|Add28~10_combout\,
	cout => \u_vga|Add28~11\);

-- Location: LCCOMB_X30_Y17_N20
\u_vga|Add28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~12_combout\ = (\u_vga|current_rocket_line\(9) & (\u_vga|Add28~11\ $ (GND))) # (!\u_vga|current_rocket_line\(9) & (!\u_vga|Add28~11\ & VCC))
-- \u_vga|Add28~13\ = CARRY((\u_vga|current_rocket_line\(9) & !\u_vga|Add28~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket_line\(9),
	datad => VCC,
	cin => \u_vga|Add28~11\,
	combout => \u_vga|Add28~12_combout\,
	cout => \u_vga|Add28~13\);

-- Location: LCCOMB_X30_Y17_N22
\u_vga|Add28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~14_combout\ = (\u_vga|current_rocket_line\(10) & (!\u_vga|Add28~13\)) # (!\u_vga|current_rocket_line\(10) & ((\u_vga|Add28~13\) # (GND)))
-- \u_vga|Add28~15\ = CARRY((!\u_vga|Add28~13\) # (!\u_vga|current_rocket_line\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datad => VCC,
	cin => \u_vga|Add28~13\,
	combout => \u_vga|Add28~14_combout\,
	cout => \u_vga|Add28~15\);

-- Location: LCCOMB_X30_Y17_N24
\u_vga|Add28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add28~16_combout\ = \u_vga|current_rocket_line\(10) $ (!\u_vga|Add28~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	cin => \u_vga|Add28~15\,
	combout => \u_vga|Add28~16_combout\);

-- Location: LCCOMB_X26_Y17_N6
\u_vga|address_b_roc[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[0]~8_cout\ = CARRY((\u_vga|Add28~16_combout\ & !\u_vga|current_rocket_line\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~16_combout\,
	datab => \u_vga|current_rocket_line\(2),
	datad => VCC,
	cout => \u_vga|address_b_roc[0]~8_cout\);

-- Location: LCCOMB_X26_Y17_N8
\u_vga|address_b_roc[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[0]~9_combout\ = (\u_vga|Add28~0_combout\ & (!\u_vga|address_b_roc[0]~8_cout\)) # (!\u_vga|Add28~0_combout\ & ((\u_vga|address_b_roc[0]~8_cout\) # (GND)))
-- \u_vga|address_b_roc[0]~10\ = CARRY((!\u_vga|address_b_roc[0]~8_cout\) # (!\u_vga|Add28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~0_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[0]~8_cout\,
	combout => \u_vga|address_b_roc[0]~9_combout\,
	cout => \u_vga|address_b_roc[0]~10\);

-- Location: LCCOMB_X28_Y18_N10
\u_vga|vga_gen~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~13_combout\ = (!\u_vga|h_cnt\(5) & (!\u_vga|h_cnt\(0) & (!\u_vga|v_cnt\(1) & !\u_vga|v_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|h_cnt\(0),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~13_combout\);

-- Location: LCCOMB_X26_Y17_N28
\u_vga|vga_gen~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~14_combout\ = (\u_vga|vga_gen~13_combout\ & (\u_vga|vga_gen~12_combout\ & (\u_vga|v_cnt\(10) $ (!\u_vga|Add28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~13_combout\,
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|vga_gen~12_combout\,
	datad => \u_vga|Add28~14_combout\,
	combout => \u_vga|vga_gen~14_combout\);

-- Location: LCCOMB_X26_Y17_N26
\u_vga|vga_gen~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~11_combout\ = (\u_vga|Add28~12_combout\ & (\u_vga|v_cnt\(9) & (\u_vga|v_cnt\(8) $ (!\u_vga|Add28~10_combout\)))) # (!\u_vga|Add28~12_combout\ & (!\u_vga|v_cnt\(9) & (\u_vga|v_cnt\(8) $ (!\u_vga|Add28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~12_combout\,
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|Add28~10_combout\,
	combout => \u_vga|vga_gen~11_combout\);

-- Location: LCCOMB_X26_Y17_N24
\u_vga|vga_gen~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~10_combout\ = (\u_vga|v_cnt\(6) & (\u_vga|Add28~6_combout\ & (\u_vga|Add28~8_combout\ $ (!\u_vga|v_cnt\(7))))) # (!\u_vga|v_cnt\(6) & (!\u_vga|Add28~6_combout\ & (\u_vga|Add28~8_combout\ $ (!\u_vga|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Add28~8_combout\,
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|Add28~6_combout\,
	combout => \u_vga|vga_gen~10_combout\);

-- Location: LCCOMB_X26_Y17_N22
\u_vga|vga_gen~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~15_combout\ = (!\u_vga|Add28~16_combout\ & (\u_vga|vga_gen~14_combout\ & (\u_vga|vga_gen~11_combout\ & \u_vga|vga_gen~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~16_combout\,
	datab => \u_vga|vga_gen~14_combout\,
	datac => \u_vga|vga_gen~11_combout\,
	datad => \u_vga|vga_gen~10_combout\,
	combout => \u_vga|vga_gen~15_combout\);

-- Location: LCCOMB_X26_Y17_N0
\u_vga|Equal17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal17~1_combout\ = (!\u_vga|h_cnt\(3) & !\u_vga|h_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(3),
	datad => \u_vga|h_cnt\(2),
	combout => \u_vga|Equal17~1_combout\);

-- Location: LCCOMB_X26_Y17_N4
\u_vga|vga_gen~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~8_combout\ = (\u_vga|v_cnt\(4) & (\u_vga|Add28~2_combout\ & (\u_vga|v_cnt\(5) $ (!\u_vga|Add28~4_combout\)))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add28~2_combout\ & (\u_vga|v_cnt\(5) $ (!\u_vga|Add28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|Add28~4_combout\,
	datad => \u_vga|Add28~2_combout\,
	combout => \u_vga|vga_gen~8_combout\);

-- Location: LCCOMB_X26_Y17_N2
\u_vga|vga_gen~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~7_combout\ = (\u_vga|v_cnt\(3) & (\u_vga|Add28~0_combout\ & (\u_vga|current_rocket_line\(2) $ (\u_vga|v_cnt\(0))))) # (!\u_vga|v_cnt\(3) & (!\u_vga|Add28~0_combout\ & (\u_vga|current_rocket_line\(2) $ (\u_vga|v_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|Add28~0_combout\,
	datac => \u_vga|current_rocket_line\(2),
	datad => \u_vga|v_cnt\(0),
	combout => \u_vga|vga_gen~7_combout\);

-- Location: LCCOMB_X26_Y17_N30
\u_vga|vga_gen~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~9_combout\ = (\u_vga|Equal17~0_combout\ & (\u_vga|Equal17~1_combout\ & (\u_vga|vga_gen~8_combout\ & \u_vga|vga_gen~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal17~0_combout\,
	datab => \u_vga|Equal17~1_combout\,
	datac => \u_vga|vga_gen~8_combout\,
	datad => \u_vga|vga_gen~7_combout\,
	combout => \u_vga|vga_gen~9_combout\);

-- Location: LCCOMB_X23_Y18_N30
\u_vga|address_b_roc[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[0]~11_combout\ = (\u_vga|LessThan6~2_combout\ & (!\u_vga|h_cnt\(1) & (\u_vga|vga_gen~15_combout\ & \u_vga|vga_gen~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan6~2_combout\,
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|vga_gen~15_combout\,
	datad => \u_vga|vga_gen~9_combout\,
	combout => \u_vga|address_b_roc[0]~11_combout\);

-- Location: FF_X26_Y17_N9
\u_vga|address_b_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[0]~9_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(0));

-- Location: LCCOMB_X26_Y17_N10
\u_vga|address_b_roc[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[1]~12_combout\ = (\u_vga|Add28~2_combout\ & (\u_vga|address_b_roc[0]~10\ $ (GND))) # (!\u_vga|Add28~2_combout\ & (!\u_vga|address_b_roc[0]~10\ & VCC))
-- \u_vga|address_b_roc[1]~13\ = CARRY((\u_vga|Add28~2_combout\ & !\u_vga|address_b_roc[0]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~2_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[0]~10\,
	combout => \u_vga|address_b_roc[1]~12_combout\,
	cout => \u_vga|address_b_roc[1]~13\);

-- Location: FF_X26_Y17_N11
\u_vga|address_b_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[1]~12_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(1));

-- Location: LCCOMB_X26_Y17_N12
\u_vga|address_b_roc[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[2]~14_combout\ = (\u_vga|Add28~4_combout\ & (!\u_vga|address_b_roc[1]~13\)) # (!\u_vga|Add28~4_combout\ & ((\u_vga|address_b_roc[1]~13\) # (GND)))
-- \u_vga|address_b_roc[2]~15\ = CARRY((!\u_vga|address_b_roc[1]~13\) # (!\u_vga|Add28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~4_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[1]~13\,
	combout => \u_vga|address_b_roc[2]~14_combout\,
	cout => \u_vga|address_b_roc[2]~15\);

-- Location: FF_X26_Y17_N13
\u_vga|address_b_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[2]~14_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(2));

-- Location: LCCOMB_X26_Y17_N14
\u_vga|address_b_roc[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[3]~16_combout\ = (\u_vga|Add28~6_combout\ & (\u_vga|address_b_roc[2]~15\ $ (GND))) # (!\u_vga|Add28~6_combout\ & (!\u_vga|address_b_roc[2]~15\ & VCC))
-- \u_vga|address_b_roc[3]~17\ = CARRY((\u_vga|Add28~6_combout\ & !\u_vga|address_b_roc[2]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add28~6_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[2]~15\,
	combout => \u_vga|address_b_roc[3]~16_combout\,
	cout => \u_vga|address_b_roc[3]~17\);

-- Location: FF_X26_Y17_N15
\u_vga|address_b_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[3]~16_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(3));

-- Location: LCCOMB_X26_Y17_N16
\u_vga|address_b_roc[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[4]~18_combout\ = (\u_vga|Add28~8_combout\ & (!\u_vga|address_b_roc[3]~17\)) # (!\u_vga|Add28~8_combout\ & ((\u_vga|address_b_roc[3]~17\) # (GND)))
-- \u_vga|address_b_roc[4]~19\ = CARRY((!\u_vga|address_b_roc[3]~17\) # (!\u_vga|Add28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~8_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[3]~17\,
	combout => \u_vga|address_b_roc[4]~18_combout\,
	cout => \u_vga|address_b_roc[4]~19\);

-- Location: FF_X26_Y17_N17
\u_vga|address_b_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[4]~18_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(4));

-- Location: LCCOMB_X26_Y17_N18
\u_vga|address_b_roc[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[5]~20_combout\ = (\u_vga|Add28~10_combout\ & (\u_vga|address_b_roc[4]~19\ $ (GND))) # (!\u_vga|Add28~10_combout\ & (!\u_vga|address_b_roc[4]~19\ & VCC))
-- \u_vga|address_b_roc[5]~21\ = CARRY((\u_vga|Add28~10_combout\ & !\u_vga|address_b_roc[4]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add28~10_combout\,
	datad => VCC,
	cin => \u_vga|address_b_roc[4]~19\,
	combout => \u_vga|address_b_roc[5]~20_combout\,
	cout => \u_vga|address_b_roc[5]~21\);

-- Location: FF_X26_Y17_N19
\u_vga|address_b_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[5]~20_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(5));

-- Location: LCCOMB_X26_Y17_N20
\u_vga|address_b_roc[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_roc[6]~22_combout\ = \u_vga|address_b_roc[5]~21\ $ (\u_vga|Add28~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|Add28~12_combout\,
	cin => \u_vga|address_b_roc[5]~21\,
	combout => \u_vga|address_b_roc[6]~22_combout\);

-- Location: FF_X26_Y17_N21
\u_vga|address_b_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_roc[6]~22_combout\,
	ena => \u_vga|address_b_roc[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_roc\(6));

-- Location: LCCOMB_X20_Y19_N0
\u_vga|wr_en_a_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~0_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & ((\u_vga|update_submarines~q\ & ((\u_vga|Mux0~33_combout\))) # (!\u_vga|update_submarines~q\ & (!\u_vga|update_rockets~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|update_rockets~q\,
	datad => \u_vga|Mux0~33_combout\,
	combout => \u_vga|wr_en_a_sub~0_combout\);

-- Location: LCCOMB_X19_Y20_N2
\u_vga|wr_en_a_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~1_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|read_sub~q\ & ((\u_vga|wr_en_a_sub~q\) # (!\u_vga|wait_read_sub~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|read_sub~q\,
	datac => \u_vga|wr_en_a_sub~q\,
	datad => \u_vga|wait_read_sub~q\,
	combout => \u_vga|wr_en_a_sub~1_combout\);

-- Location: LCCOMB_X19_Y22_N6
\u_vga|wr_en_a_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~2_combout\ = (\u_vga|wr_en_a_sub~q\ & (((!\u_vga|data_a_sub[8]~7_combout\) # (!\u_vga|generate_subarine~q\)) # (!\u_vga|Equal13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datab => \u_vga|generate_subarine~q\,
	datac => \u_vga|wr_en_a_sub~q\,
	datad => \u_vga|data_a_sub[8]~7_combout\,
	combout => \u_vga|wr_en_a_sub~2_combout\);

-- Location: LCCOMB_X19_Y22_N28
\u_vga|wr_en_a_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~3_combout\ = (!\u_vga|update_submarines~q\ & ((\u_vga|wr_en_a_sub~2_combout\) # ((\u_vga|generate_subarine~q\ & \u_vga|data_a_sub[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wr_en_a_sub~2_combout\,
	datab => \u_vga|generate_subarine~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|data_a_sub[8]~8_combout\,
	combout => \u_vga|wr_en_a_sub~3_combout\);

-- Location: LCCOMB_X19_Y22_N0
\u_vga|wr_en_a_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~4_combout\ = (\u_vga|wr_en_a_sub~0_combout\ & ((\u_vga|wr_en_a_sub~1_combout\) # ((\u_vga|wr_en_a_sub~3_combout\)))) # (!\u_vga|wr_en_a_sub~0_combout\ & (((\u_vga|wr_en_a_sub~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|wr_en_a_sub~0_combout\,
	datab => \u_vga|wr_en_a_sub~1_combout\,
	datac => \u_vga|wr_en_a_sub~q\,
	datad => \u_vga|wr_en_a_sub~3_combout\,
	combout => \u_vga|wr_en_a_sub~4_combout\);

-- Location: FF_X19_Y22_N1
\u_vga|wr_en_a_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|wr_en_a_sub~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|wr_en_a_sub~q\);

-- Location: LCCOMB_X18_Y20_N10
\u_vga|address_a_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~1_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|current_submarine\(0)))) # (!\u_vga|update_submarines~q\ & (\u_vga|magn_g_y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|magn_g_y\(0),
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|address_a_sub~1_combout\);

-- Location: LCCOMB_X19_Y22_N30
\u_vga|wr_en_a_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|wr_en_a_sub~5_combout\ = (\u_vga|Equal13~1_combout\ & (\u_vga|generate_subarine~q\ & (!\u_vga|Mux1~32_combout\ & \u_vga|data_a_sub[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal13~1_combout\,
	datab => \u_vga|generate_subarine~q\,
	datac => \u_vga|Mux1~32_combout\,
	datad => \u_vga|data_a_sub[8]~7_combout\,
	combout => \u_vga|wr_en_a_sub~5_combout\);

-- Location: LCCOMB_X17_Y20_N14
\u_vga|address_a_sub[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[0]~2_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & ((\u_vga|update_submarines~q\) # ((!\u_vga|update_rockets~q\ & \u_vga|wr_en_a_sub~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_mis[31]~0_combout\,
	datab => \u_vga|update_rockets~q\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|wr_en_a_sub~5_combout\,
	combout => \u_vga|address_a_sub[0]~2_combout\);

-- Location: LCCOMB_X17_Y20_N0
\u_vga|address_a_sub[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub[0]~3_combout\ = (\u_vga|address_a_sub[0]~2_combout\ & (((!\u_vga|address_a_sub[0]~0_combout\ & \u_vga|Mux0~33_combout\)) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|address_a_sub[0]~2_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|Mux0~33_combout\,
	combout => \u_vga|address_a_sub[0]~3_combout\);

-- Location: FF_X18_Y20_N11
\u_vga|address_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~1_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(0));

-- Location: LCCOMB_X16_Y20_N16
\u_vga|address_a_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~4_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|current_submarine\(1)))) # (!\u_vga|update_submarines~q\ & (\u_vga|Add13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~0_combout\,
	datab => \u_vga|current_submarine\(1),
	datac => \u_vga|update_submarines~q\,
	combout => \u_vga|address_a_sub~4_combout\);

-- Location: FF_X16_Y20_N17
\u_vga|address_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~4_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(1));

-- Location: LCCOMB_X16_Y20_N10
\u_vga|address_a_sub~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~5_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|current_submarine\(2))) # (!\u_vga|update_submarines~q\ & ((\u_vga|Add13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_submarine\(2),
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|Add13~2_combout\,
	combout => \u_vga|address_a_sub~5_combout\);

-- Location: FF_X16_Y20_N11
\u_vga|address_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~5_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(2));

-- Location: LCCOMB_X16_Y20_N4
\u_vga|address_a_sub~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~6_combout\ = (\u_vga|update_submarines~q\ & (\u_vga|current_submarine\(3))) # (!\u_vga|update_submarines~q\ & ((\u_vga|Add13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|current_submarine\(3),
	datad => \u_vga|Add13~4_combout\,
	combout => \u_vga|address_a_sub~6_combout\);

-- Location: FF_X16_Y20_N5
\u_vga|address_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~6_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(3));

-- Location: LCCOMB_X18_Y20_N20
\u_vga|address_a_sub~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~7_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|current_submarine\(4)))) # (!\u_vga|update_submarines~q\ & (\u_vga|Add13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_submarines~q\,
	datab => \u_vga|Add13~6_combout\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|address_a_sub~7_combout\);

-- Location: FF_X18_Y20_N21
\u_vga|address_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~7_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(4));

-- Location: LCCOMB_X16_Y20_N14
\u_vga|address_a_sub~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_a_sub~8_combout\ = (\u_vga|update_submarines~q\ & ((\u_vga|current_submarine\(5)))) # (!\u_vga|update_submarines~q\ & (\u_vga|Add13~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add13~8_combout\,
	datab => \u_vga|update_submarines~q\,
	datac => \u_vga|current_submarine\(5),
	combout => \u_vga|address_a_sub~8_combout\);

-- Location: FF_X16_Y20_N15
\u_vga|address_a_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_a_sub~8_combout\,
	ena => \u_vga|address_a_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_a_sub\(5));

-- Location: LCCOMB_X28_Y18_N24
\u_vga|vga_gen~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~25_combout\ = (!\u_vga|v_cnt\(4) & (\u_vga|v_cnt\(6) & (!\u_vga|v_cnt\(3) & !\u_vga|v_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|vga_gen~25_combout\);

-- Location: LCCOMB_X27_Y18_N28
\u_vga|vga_gen~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~26_combout\ = (\u_vga|Equal1~1_combout\ & (\u_vga|vga_gen~25_combout\ & (\u_vga|vga_gen~24_combout\ & \u_vga|vga_gen~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~1_combout\,
	datab => \u_vga|vga_gen~25_combout\,
	datac => \u_vga|vga_gen~24_combout\,
	datad => \u_vga|vga_gen~17_combout\,
	combout => \u_vga|vga_gen~26_combout\);

-- Location: LCCOMB_X27_Y18_N2
\u_vga|Add26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~0_combout\ = (((\u_vga|current_sub_line\(3) & !\u_vga|vga_gen~26_combout\)))
-- \u_vga|Add26~1\ = CARRY((\u_vga|current_sub_line\(3) & !\u_vga|vga_gen~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(3),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	combout => \u_vga|Add26~0_combout\,
	cout => \u_vga|Add26~1\);

-- Location: LCCOMB_X27_Y18_N20
\u_vga|current_sub_line~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~6_combout\ = (\u_vga|vga_gen~69_combout\ & (\u_vga|Add26~4_combout\)) # (!\u_vga|vga_gen~69_combout\ & (((\u_vga|current_sub_line\(5) & !\u_vga|vga_gen~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~4_combout\,
	datab => \u_vga|vga_gen~69_combout\,
	datac => \u_vga|current_sub_line\(5),
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|current_sub_line~6_combout\);

-- Location: FF_X27_Y18_N21
\u_vga|current_sub_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(5));

-- Location: LCCOMB_X27_Y18_N4
\u_vga|Add26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~2_combout\ = (\u_vga|Add26~1\ & (((\u_vga|vga_gen~26_combout\)) # (!\u_vga|current_sub_line\(4)))) # (!\u_vga|Add26~1\ & (((\u_vga|current_sub_line\(4) & !\u_vga|vga_gen~26_combout\)) # (GND)))
-- \u_vga|Add26~3\ = CARRY(((\u_vga|vga_gen~26_combout\) # (!\u_vga|Add26~1\)) # (!\u_vga|current_sub_line\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(4),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add26~1\,
	combout => \u_vga|Add26~2_combout\,
	cout => \u_vga|Add26~3\);

-- Location: LCCOMB_X27_Y18_N24
\u_vga|current_sub_line~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~11_combout\ = (\u_vga|vga_gen~69_combout\ & (((\u_vga|Add26~2_combout\)))) # (!\u_vga|vga_gen~69_combout\ & (!\u_vga|vga_gen~26_combout\ & ((\u_vga|current_sub_line\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~26_combout\,
	datab => \u_vga|Add26~2_combout\,
	datac => \u_vga|current_sub_line\(4),
	datad => \u_vga|vga_gen~69_combout\,
	combout => \u_vga|current_sub_line~11_combout\);

-- Location: FF_X27_Y18_N25
\u_vga|current_sub_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~11_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(4));

-- Location: LCCOMB_X27_Y18_N6
\u_vga|Add26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~4_combout\ = (\u_vga|Add26~3\ & (\u_vga|current_sub_line\(5) & (!\u_vga|vga_gen~26_combout\ & VCC))) # (!\u_vga|Add26~3\ & ((((\u_vga|current_sub_line\(5) & !\u_vga|vga_gen~26_combout\)))))
-- \u_vga|Add26~5\ = CARRY((\u_vga|current_sub_line\(5) & (!\u_vga|vga_gen~26_combout\ & !\u_vga|Add26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(5),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add26~3\,
	combout => \u_vga|Add26~4_combout\,
	cout => \u_vga|Add26~5\);

-- Location: LCCOMB_X26_Y18_N28
\u_vga|Equal19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal19~0_combout\ = \u_vga|Add26~4_combout\ $ (\u_vga|v_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~4_combout\,
	datac => \u_vga|v_cnt\(5),
	combout => \u_vga|Equal19~0_combout\);

-- Location: LCCOMB_X26_Y19_N26
\u_vga|current_sub_line~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~7_combout\ = (\u_vga|vga_gen~69_combout\ & (((!\u_vga|Add26~6_combout\)))) # (!\u_vga|vga_gen~69_combout\ & (!\u_vga|vga_gen~26_combout\ & (\u_vga|current_sub_line\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~69_combout\,
	datab => \u_vga|vga_gen~26_combout\,
	datac => \u_vga|current_sub_line\(6),
	datad => \u_vga|Add26~6_combout\,
	combout => \u_vga|current_sub_line~7_combout\);

-- Location: FF_X26_Y19_N27
\u_vga|current_sub_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(6));

-- Location: LCCOMB_X27_Y18_N8
\u_vga|Add26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~6_combout\ = (\u_vga|current_sub_line\(6) & ((\u_vga|vga_gen~26_combout\ & (!\u_vga|Add26~5\)) # (!\u_vga|vga_gen~26_combout\ & ((\u_vga|Add26~5\) # (GND))))) # (!\u_vga|current_sub_line\(6) & (((!\u_vga|Add26~5\))))
-- \u_vga|Add26~7\ = CARRY(((\u_vga|current_sub_line\(6) & !\u_vga|vga_gen~26_combout\)) # (!\u_vga|Add26~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(6),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add26~5\,
	combout => \u_vga|Add26~6_combout\,
	cout => \u_vga|Add26~7\);

-- Location: LCCOMB_X26_Y18_N18
\u_vga|vga_gen~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~65_combout\ = (\u_vga|Add26~0_combout\ & (\u_vga|v_cnt\(3) & (\u_vga|v_cnt\(4) $ (!\u_vga|Add26~2_combout\)))) # (!\u_vga|Add26~0_combout\ & (!\u_vga|v_cnt\(3) & (\u_vga|v_cnt\(4) $ (!\u_vga|Add26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~0_combout\,
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|Add26~2_combout\,
	combout => \u_vga|vga_gen~65_combout\);

-- Location: LCCOMB_X26_Y18_N30
\u_vga|vga_gen~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~66_combout\ = (!\u_vga|Equal19~0_combout\ & (\u_vga|vga_gen~65_combout\ & (\u_vga|v_cnt\(6) $ (!\u_vga|Add26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Equal19~0_combout\,
	datac => \u_vga|Add26~6_combout\,
	datad => \u_vga|vga_gen~65_combout\,
	combout => \u_vga|vga_gen~66_combout\);

-- Location: LCCOMB_X27_Y18_N0
\u_vga|current_sub_line~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~9_combout\ = (\u_vga|vga_gen~69_combout\ & (!\u_vga|Add26~8_combout\)) # (!\u_vga|vga_gen~69_combout\ & (((\u_vga|current_sub_line\(7) & !\u_vga|vga_gen~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~8_combout\,
	datab => \u_vga|vga_gen~69_combout\,
	datac => \u_vga|current_sub_line\(7),
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|current_sub_line~9_combout\);

-- Location: FF_X27_Y18_N1
\u_vga|current_sub_line[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~9_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(7));

-- Location: LCCOMB_X27_Y18_N10
\u_vga|Add26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~8_combout\ = (\u_vga|Add26~7\ & (((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(7))))) # (!\u_vga|Add26~7\ & ((((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(7))))))
-- \u_vga|Add26~9\ = CARRY((!\u_vga|Add26~7\ & ((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~26_combout\,
	datab => \u_vga|current_sub_line\(7),
	datad => VCC,
	cin => \u_vga|Add26~7\,
	combout => \u_vga|Add26~8_combout\,
	cout => \u_vga|Add26~9\);

-- Location: LCCOMB_X27_Y18_N30
\u_vga|current_sub_line~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~8_combout\ = (\u_vga|vga_gen~69_combout\ & (\u_vga|Add26~10_combout\)) # (!\u_vga|vga_gen~69_combout\ & (((\u_vga|current_sub_line\(8) & !\u_vga|vga_gen~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~10_combout\,
	datab => \u_vga|vga_gen~69_combout\,
	datac => \u_vga|current_sub_line\(8),
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|current_sub_line~8_combout\);

-- Location: FF_X27_Y18_N31
\u_vga|current_sub_line[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(8));

-- Location: LCCOMB_X27_Y18_N12
\u_vga|Add26~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~10_combout\ = (\u_vga|Add26~9\ & (((\u_vga|vga_gen~26_combout\)) # (!\u_vga|current_sub_line\(8)))) # (!\u_vga|Add26~9\ & (((\u_vga|current_sub_line\(8) & !\u_vga|vga_gen~26_combout\)) # (GND)))
-- \u_vga|Add26~11\ = CARRY(((\u_vga|vga_gen~26_combout\) # (!\u_vga|Add26~9\)) # (!\u_vga|current_sub_line\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(8),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add26~9\,
	combout => \u_vga|Add26~10_combout\,
	cout => \u_vga|Add26~11\);

-- Location: LCCOMB_X26_Y18_N16
\u_vga|vga_gen~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~67_combout\ = (\u_vga|Add26~8_combout\ & (\u_vga|v_cnt\(7) & (\u_vga|v_cnt\(8) $ (!\u_vga|Add26~10_combout\)))) # (!\u_vga|Add26~8_combout\ & (!\u_vga|v_cnt\(7) & (\u_vga|v_cnt\(8) $ (!\u_vga|Add26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~8_combout\,
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(7),
	datad => \u_vga|Add26~10_combout\,
	combout => \u_vga|vga_gen~67_combout\);

-- Location: LCCOMB_X27_Y18_N26
\u_vga|current_sub_line~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~10_combout\ = (\u_vga|vga_gen~69_combout\ & (\u_vga|Add26~12_combout\)) # (!\u_vga|vga_gen~69_combout\ & (((\u_vga|current_sub_line\(9) & !\u_vga|vga_gen~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~12_combout\,
	datab => \u_vga|vga_gen~69_combout\,
	datac => \u_vga|current_sub_line\(9),
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|current_sub_line~10_combout\);

-- Location: FF_X27_Y18_N27
\u_vga|current_sub_line[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~10_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(9));

-- Location: LCCOMB_X27_Y18_N14
\u_vga|Add26~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~12_combout\ = (\u_vga|Add26~11\ & (\u_vga|current_sub_line\(9) & (!\u_vga|vga_gen~26_combout\ & VCC))) # (!\u_vga|Add26~11\ & ((((\u_vga|current_sub_line\(9) & !\u_vga|vga_gen~26_combout\)))))
-- \u_vga|Add26~13\ = CARRY((\u_vga|current_sub_line\(9) & (!\u_vga|vga_gen~26_combout\ & !\u_vga|Add26~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(9),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add26~11\,
	combout => \u_vga|Add26~12_combout\,
	cout => \u_vga|Add26~13\);

-- Location: LCCOMB_X27_Y18_N16
\u_vga|Add26~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add26~14_combout\ = \u_vga|Add26~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add26~13\,
	combout => \u_vga|Add26~14_combout\);

-- Location: LCCOMB_X26_Y18_N26
\u_vga|vga_gen~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~68_combout\ = (\u_vga|v_cnt\(10) & (\u_vga|Add26~14_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|Add26~12_combout\)))) # (!\u_vga|v_cnt\(10) & (!\u_vga|Add26~14_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|Add26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|Add26~12_combout\,
	datad => \u_vga|Add26~14_combout\,
	combout => \u_vga|vga_gen~68_combout\);

-- Location: LCCOMB_X26_Y18_N20
\u_vga|vga_gen~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~69_combout\ = (\u_vga|vga_gen~66_combout\ & (\u_vga|vga_gen~67_combout\ & (\u_vga|vga_gen~68_combout\ & \u_vga|vga_gen~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~66_combout\,
	datab => \u_vga|vga_gen~67_combout\,
	datac => \u_vga|vga_gen~68_combout\,
	datad => \u_vga|vga_gen~76_combout\,
	combout => \u_vga|vga_gen~69_combout\);

-- Location: LCCOMB_X27_Y18_N18
\u_vga|current_sub_line~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~12_combout\ = (\u_vga|vga_gen~69_combout\ & (\u_vga|Add26~0_combout\)) # (!\u_vga|vga_gen~69_combout\ & (((\u_vga|current_sub_line\(3) & !\u_vga|vga_gen~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~0_combout\,
	datab => \u_vga|vga_gen~69_combout\,
	datac => \u_vga|current_sub_line\(3),
	datad => \u_vga|vga_gen~26_combout\,
	combout => \u_vga|current_sub_line~12_combout\);

-- Location: FF_X27_Y18_N19
\u_vga|current_sub_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|current_sub_line~12_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|current_sub_line\(3));

-- Location: LCCOMB_X26_Y19_N12
\u_vga|Equal16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~2_combout\ = (\u_vga|v_cnt\(6) & (!\u_vga|current_sub_line\(6) & (\u_vga|current_sub_line\(5) $ (!\u_vga|v_cnt\(5))))) # (!\u_vga|v_cnt\(6) & (\u_vga|current_sub_line\(6) & (\u_vga|current_sub_line\(5) $ (!\u_vga|v_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|current_sub_line\(5),
	datac => \u_vga|current_sub_line\(6),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|Equal16~2_combout\);

-- Location: LCCOMB_X26_Y19_N24
\u_vga|Equal16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~1_combout\ = (\u_vga|current_sub_line\(4) & (\u_vga|v_cnt\(4) & (\u_vga|current_sub_line\(3) $ (!\u_vga|v_cnt\(3))))) # (!\u_vga|current_sub_line\(4) & (!\u_vga|v_cnt\(4) & (\u_vga|current_sub_line\(3) $ (!\u_vga|v_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(4),
	datab => \u_vga|v_cnt\(4),
	datac => \u_vga|current_sub_line\(3),
	datad => \u_vga|v_cnt\(3),
	combout => \u_vga|Equal16~1_combout\);

-- Location: LCCOMB_X26_Y19_N14
\u_vga|Equal16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~3_combout\ = (\u_vga|current_sub_line\(8) & (\u_vga|v_cnt\(8) & (\u_vga|current_sub_line\(7) $ (\u_vga|v_cnt\(7))))) # (!\u_vga|current_sub_line\(8) & (!\u_vga|v_cnt\(8) & (\u_vga|current_sub_line\(7) $ (\u_vga|v_cnt\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(8),
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|current_sub_line\(7),
	datad => \u_vga|v_cnt\(7),
	combout => \u_vga|Equal16~3_combout\);

-- Location: LCCOMB_X26_Y19_N0
\u_vga|Equal16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~4_combout\ = (\u_vga|Equal16~2_combout\ & (\u_vga|Equal16~1_combout\ & (\u_vga|Equal16~3_combout\ & \u_vga|Equal16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal16~2_combout\,
	datab => \u_vga|Equal16~1_combout\,
	datac => \u_vga|Equal16~3_combout\,
	datad => \u_vga|Equal16~0_combout\,
	combout => \u_vga|Equal16~4_combout\);

-- Location: LCCOMB_X25_Y20_N20
\u_vga|address_b_sub[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[0]~3_combout\ = (\u_vga|Equal16~4_combout\ & (\u_vga|address_b_sub[0]~2_combout\ & (\u_vga|current_sub_line\(9) $ (!\u_vga|v_cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(9),
	datab => \u_vga|Equal16~4_combout\,
	datac => \u_vga|v_cnt\(9),
	datad => \u_vga|address_b_sub[0]~2_combout\,
	combout => \u_vga|address_b_sub[0]~3_combout\);

-- Location: FF_X26_Y19_N19
\u_vga|address_b_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|current_sub_line\(3),
	sload => VCC,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(0));

-- Location: FF_X26_Y19_N29
\u_vga|address_b_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|current_sub_line\(4),
	sload => VCC,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(1));

-- Location: LCCOMB_X26_Y19_N22
\u_vga|address_b_sub[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|address_b_sub[2]~feeder_combout\ = \u_vga|current_sub_line\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|current_sub_line\(5),
	combout => \u_vga|address_b_sub[2]~feeder_combout\);

-- Location: FF_X26_Y19_N23
\u_vga|address_b_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|address_b_sub[2]~feeder_combout\,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(2));

-- Location: FF_X26_Y19_N17
\u_vga|address_b_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \u_vga|current_sub_line\(6),
	sload => VCC,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(3));

-- Location: LCCOMB_X26_Y19_N10
\u_vga|Add23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~0_combout\ = \u_vga|current_sub_line\(7) $ (\u_vga|current_sub_line\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(7),
	datac => \u_vga|current_sub_line\(6),
	combout => \u_vga|Add23~0_combout\);

-- Location: FF_X26_Y19_N11
\u_vga|address_b_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add23~0_combout\,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(4));

-- Location: LCCOMB_X26_Y19_N4
\u_vga|Add23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add23~1_combout\ = \u_vga|current_sub_line\(8) $ (((\u_vga|current_sub_line\(6)) # (\u_vga|current_sub_line\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(6),
	datac => \u_vga|current_sub_line\(7),
	datad => \u_vga|current_sub_line\(8),
	combout => \u_vga|Add23~1_combout\);

-- Location: FF_X26_Y19_N5
\u_vga|address_b_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add23~1_combout\,
	ena => \u_vga|address_b_sub[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|address_b_sub\(5));

-- Location: FF_X19_Y24_N9
\u_vga|sign_g_y\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|sign_g_y~q\);

-- Location: LCCOMB_X17_Y20_N26
\u_vga|data_a_sub[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[9]~10_combout\ = (\u_vga|address_a_sub[0]~2_combout\ & (((\u_vga|Mux0~33_combout\ & !\u_vga|data_a_sub[6]~9_combout\)) # (!\u_vga|update_submarines~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~33_combout\,
	datab => \u_vga|address_a_sub[0]~2_combout\,
	datac => \u_vga|update_submarines~q\,
	datad => \u_vga|data_a_sub[6]~9_combout\,
	combout => \u_vga|data_a_sub[9]~10_combout\);

-- Location: FF_X21_Y20_N25
\u_vga|data_a_sub[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[7]~5_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(7));

-- Location: LCCOMB_X19_Y24_N8
\u_vga|data_a_sub[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~15_combout\ = (\u_vga|data_a_sub[10]~11_combout\ & ((\u_vga|data_a_sub[8]~8_combout\ & ((!\u_vga|sign_g_y~q\))) # (!\u_vga|data_a_sub[8]~8_combout\ & (\u_vga|data_a_sub\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub\(10),
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|sign_g_y~q\,
	datad => \u_vga|data_a_sub[8]~8_combout\,
	combout => \u_vga|data_a_sub[10]~15_combout\);

-- Location: M9K_X22_Y20_N0
\u_ram_sub|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_sub:u_ram_sub|altsyncram:altsyncram_component|altsyncram_i8o3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_sub~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram_sub|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y20_N24
\u_vga|data_tmp_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_tmp_sub~0_combout\ = (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) & (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(0) & (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(2) & 
-- !\u_ram_sub|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(1),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(0),
	datac => \u_ram_sub|altsyncram_component|auto_generated|q_a\(2),
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|data_tmp_sub~0_combout\);

-- Location: LCCOMB_X20_Y20_N28
\u_vga|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~0_combout\ = (((!\u_ram_sub|altsyncram_component|auto_generated|q_a\(6)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(5))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(3))) # 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(4),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(3),
	datac => \u_ram_sub|altsyncram_component|auto_generated|q_a\(5),
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(6),
	combout => \u_vga|Equal2~0_combout\);

-- Location: LCCOMB_X20_Y20_N30
\u_vga|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal2~1_combout\ = (((\u_vga|Equal2~0_combout\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(7))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(9))) # (!\u_vga|data_tmp_sub~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~0_combout\,
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(9),
	datac => \u_vga|Equal2~0_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|Equal2~1_combout\);

-- Location: LCCOMB_X19_Y20_N18
\u_vga|data_a_sub[10]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~17_combout\ = (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_tmp_sub~3_combout\) # ((\u_vga|Equal2~1_combout\ & \u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|data_a_sub[10]~17_combout\);

-- Location: LCCOMB_X19_Y20_N24
\u_vga|data_a_sub[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~16_combout\ = (\u_vga|read_sub~q\ & (\u_vga|data_a_sub\(10) & \u_vga|wait_read_sub~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|read_sub~q\,
	datac => \u_vga|data_a_sub\(10),
	datad => \u_vga|wait_read_sub~q\,
	combout => \u_vga|data_a_sub[10]~16_combout\);

-- Location: LCCOMB_X19_Y20_N22
\u_vga|data_a_sub[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[10]~18_combout\ = (\u_vga|data_a_sub[10]~15_combout\) # ((!\u_vga|data_a_sub[10]~11_combout\ & ((\u_vga|data_a_sub[10]~17_combout\) # (\u_vga|data_a_sub[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[10]~15_combout\,
	datab => \u_vga|data_a_sub[10]~17_combout\,
	datac => \u_vga|data_a_sub[10]~11_combout\,
	datad => \u_vga|data_a_sub[10]~16_combout\,
	combout => \u_vga|data_a_sub[10]~18_combout\);

-- Location: LCCOMB_X20_Y19_N18
\u_vga|data_a_sub[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~14_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & ((\u_vga|data_a_sub[10]~11_combout\) # ((\u_vga|Mux0~33_combout\ & \u_vga|data_a_roc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux0~33_combout\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|data_a_roc[0]~0_combout\,
	datad => \u_vga|data_a_sub[10]~11_combout\,
	combout => \u_vga|data_a_sub[8]~14_combout\);

-- Location: FF_X19_Y20_N23
\u_vga|data_a_sub[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[10]~18_combout\,
	ena => \u_vga|data_a_sub[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(10));

-- Location: LCCOMB_X20_Y20_N4
\u_vga|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~0_combout\ = \u_ram_sub|altsyncram_component|auto_generated|q_a\(0) $ (VCC)
-- \u_vga|Add3~1\ = CARRY(\u_ram_sub|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(0),
	datad => VCC,
	combout => \u_vga|Add3~0_combout\,
	cout => \u_vga|Add3~1\);

-- Location: LCCOMB_X20_Y20_N6
\u_vga|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~2_combout\ = (\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~1\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (\u_vga|Add3~1\ & VCC)))) # 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((\u_vga|Add3~1\) # (GND))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~1\))))
-- \u_vga|Add3~3\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) & (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~1\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)) # (!\u_vga|Add3~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(1),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~1\,
	combout => \u_vga|Add3~2_combout\,
	cout => \u_vga|Add3~3\);

-- Location: LCCOMB_X20_Y20_N8
\u_vga|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~4_combout\ = ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(2) $ (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) $ (\u_vga|Add3~3\)))) # (GND)
-- \u_vga|Add3~5\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(2) & ((!\u_vga|Add3~3\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(2) & 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(2),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~3\,
	combout => \u_vga|Add3~4_combout\,
	cout => \u_vga|Add3~5\);

-- Location: LCCOMB_X20_Y20_N10
\u_vga|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~6_combout\ = (\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~5\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (\u_vga|Add3~5\ & VCC)))) # 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((\u_vga|Add3~5\) # (GND))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~5\))))
-- \u_vga|Add3~7\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) & (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~5\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)) # (!\u_vga|Add3~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(3),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~5\,
	combout => \u_vga|Add3~6_combout\,
	cout => \u_vga|Add3~7\);

-- Location: LCCOMB_X20_Y20_N12
\u_vga|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~8_combout\ = ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(4) $ (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) $ (\u_vga|Add3~7\)))) # (GND)
-- \u_vga|Add3~9\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(4) & ((!\u_vga|Add3~7\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(4),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~7\,
	combout => \u_vga|Add3~8_combout\,
	cout => \u_vga|Add3~9\);

-- Location: LCCOMB_X20_Y20_N14
\u_vga|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~10_combout\ = (\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~9\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (\u_vga|Add3~9\ & VCC)))) # 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((\u_vga|Add3~9\) # (GND))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & (!\u_vga|Add3~9\))))
-- \u_vga|Add3~11\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) & (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~9\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) & 
-- ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)) # (!\u_vga|Add3~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(5),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~9\,
	combout => \u_vga|Add3~10_combout\,
	cout => \u_vga|Add3~11\);

-- Location: LCCOMB_X20_Y20_N16
\u_vga|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~12_combout\ = ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(6) $ (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) $ (\u_vga|Add3~11\)))) # (GND)
-- \u_vga|Add3~13\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(6) & ((!\u_vga|Add3~11\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(6),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~11\,
	combout => \u_vga|Add3~12_combout\,
	cout => \u_vga|Add3~13\);

-- Location: LCCOMB_X20_Y20_N18
\u_vga|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~14_combout\ = (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) & (!\u_vga|Add3~13\)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) & ((\u_vga|Add3~13\) # (GND))))) 
-- # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) & (\u_vga|Add3~13\ & VCC)) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) & (!\u_vga|Add3~13\))))
-- \u_vga|Add3~15\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & ((!\u_vga|Add3~13\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(7)))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(7) & !\u_vga|Add3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(7),
	datad => VCC,
	cin => \u_vga|Add3~13\,
	combout => \u_vga|Add3~14_combout\,
	cout => \u_vga|Add3~15\);

-- Location: LCCOMB_X20_Y20_N20
\u_vga|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~16_combout\ = ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(8) $ (\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) $ (\u_vga|Add3~15\)))) # (GND)
-- \u_vga|Add3~17\ = CARRY((\u_ram_sub|altsyncram_component|auto_generated|q_a\(8) & ((!\u_vga|Add3~15\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_vga|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(8),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => VCC,
	cin => \u_vga|Add3~15\,
	combout => \u_vga|Add3~16_combout\,
	cout => \u_vga|Add3~17\);

-- Location: LCCOMB_X20_Y20_N22
\u_vga|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~18_combout\ = \u_ram_sub|altsyncram_component|auto_generated|q_a\(10) $ (\u_vga|Add3~17\ $ (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(9),
	cin => \u_vga|Add3~17\,
	combout => \u_vga|Add3~18_combout\);

-- Location: LCCOMB_X19_Y20_N4
\u_vga|data_tmp_sub~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_tmp_sub~4_combout\ = (\u_vga|data_tmp_sub~3_combout\) # ((!\u_vga|Equal2~1_combout\ & \u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|data_tmp_sub~4_combout\);

-- Location: LCCOMB_X18_Y20_N8
\u_vga|data_a_sub[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[9]~0_combout\ = (\u_vga|data_tmp_sub~4_combout\ & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(9)))) # (!\u_vga|data_tmp_sub~4_combout\ & (\u_vga|Add3~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add3~18_combout\,
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(9),
	datad => \u_vga|data_tmp_sub~4_combout\,
	combout => \u_vga|data_a_sub[9]~0_combout\);

-- Location: FF_X18_Y20_N9
\u_vga|data_a_sub[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[9]~0_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(9));

-- Location: LCCOMB_X19_Y20_N14
\u_vga|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~20_combout\ = (!\u_vga|data_tmp_sub~3_combout\ & (\u_vga|Add3~16_combout\ & ((\u_vga|Equal2~1_combout\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datab => \u_vga|Add3~16_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|Add3~20_combout\);

-- Location: LCCOMB_X19_Y20_N12
\u_vga|data_a_sub[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~12_combout\ = (!\u_vga|data_a_sub[10]~11_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_sub\(8))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Add3~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub\(8),
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_sub[8]~12_combout\);

-- Location: LCCOMB_X19_Y20_N6
\u_vga|data_a_sub[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[8]~13_combout\ = (\u_vga|data_a_sub[8]~12_combout\) # ((\u_vga|data_a_sub[10]~11_combout\ & (\u_vga|data_a_sub\(8) & !\u_vga|data_a_sub[8]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[8]~12_combout\,
	datab => \u_vga|data_a_sub[10]~11_combout\,
	datac => \u_vga|data_a_sub\(8),
	datad => \u_vga|data_a_sub[8]~8_combout\,
	combout => \u_vga|data_a_sub[8]~13_combout\);

-- Location: FF_X19_Y20_N7
\u_vga|data_a_sub[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[8]~13_combout\,
	ena => \u_vga|data_a_sub[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(8));

-- Location: LCCOMB_X21_Y20_N10
\u_vga|data_a_sub[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[6]~4_combout\ = (\u_vga|data_tmp_sub~4_combout\ & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(6)))) # (!\u_vga|data_tmp_sub~4_combout\ & (\u_vga|Add3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add3~12_combout\,
	datab => \u_vga|data_tmp_sub~4_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(6),
	combout => \u_vga|data_a_sub[6]~4_combout\);

-- Location: FF_X21_Y20_N11
\u_vga|data_a_sub[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[6]~4_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(6));

-- Location: LCCOMB_X21_Y20_N4
\u_vga|data_a_sub[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[5]~3_combout\ = (\u_vga|data_tmp_sub~4_combout\ & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(5)))) # (!\u_vga|data_tmp_sub~4_combout\ & (\u_vga|Add3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add3~10_combout\,
	datab => \u_vga|data_tmp_sub~4_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(5),
	combout => \u_vga|data_a_sub[5]~3_combout\);

-- Location: FF_X21_Y20_N5
\u_vga|data_a_sub[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[5]~3_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(5));

-- Location: LCCOMB_X21_Y20_N6
\u_vga|data_a_sub[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[4]~2_combout\ = (\u_vga|data_tmp_sub~4_combout\ & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(4)))) # (!\u_vga|data_tmp_sub~4_combout\ & (\u_vga|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add3~8_combout\,
	datab => \u_vga|data_tmp_sub~4_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(4),
	combout => \u_vga|data_a_sub[4]~2_combout\);

-- Location: FF_X21_Y20_N7
\u_vga|data_a_sub[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[4]~2_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(4));

-- Location: LCCOMB_X21_Y20_N0
\u_vga|data_a_sub[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[3]~1_combout\ = (\u_vga|data_tmp_sub~4_combout\ & ((\u_ram_sub|altsyncram_component|auto_generated|q_a\(3)))) # (!\u_vga|data_tmp_sub~4_combout\ & (\u_vga|Add3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add3~6_combout\,
	datab => \u_vga|data_tmp_sub~4_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(3),
	combout => \u_vga|data_a_sub[3]~1_combout\);

-- Location: FF_X21_Y20_N1
\u_vga|data_a_sub[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_sub[3]~1_combout\,
	asdata => \u_vga|sign_g_y~q\,
	sload => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(3));

-- Location: LCCOMB_X19_Y20_N0
\u_vga|Add3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~21_combout\ = (!\u_vga|data_tmp_sub~3_combout\ & (\u_vga|Add3~4_combout\ & ((\u_vga|Equal2~1_combout\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datab => \u_vga|Add3~4_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|Add3~21_combout\);

-- Location: FF_X19_Y20_N1
\u_vga|data_a_sub[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add3~21_combout\,
	sclr => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(2));

-- Location: LCCOMB_X19_Y20_N10
\u_vga|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~22_combout\ = (!\u_vga|data_tmp_sub~3_combout\ & (\u_vga|Add3~2_combout\ & ((\u_vga|Equal2~1_combout\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datab => \u_vga|Add3~2_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|Add3~22_combout\);

-- Location: FF_X19_Y20_N11
\u_vga|data_a_sub[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add3~22_combout\,
	sclr => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(1));

-- Location: LCCOMB_X20_Y20_N26
\u_vga|data_tmp_sub~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_tmp_sub~1_combout\ = (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(4) & (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(3) & (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(5) & 
-- !\u_ram_sub|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(4),
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(3),
	datac => \u_ram_sub|altsyncram_component|auto_generated|q_a\(5),
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(6),
	combout => \u_vga|data_tmp_sub~1_combout\);

-- Location: LCCOMB_X20_Y20_N0
\u_vga|data_tmp_sub~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_tmp_sub~2_combout\ = (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(9) & (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10) & !\u_ram_sub|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_a\(9),
	datac => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|data_tmp_sub~2_combout\);

-- Location: LCCOMB_X20_Y20_N2
\u_vga|data_tmp_sub~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_tmp_sub~3_combout\ = (\u_vga|data_tmp_sub~1_combout\ & (\u_vga|data_tmp_sub~2_combout\ & \u_vga|data_tmp_sub~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~1_combout\,
	datab => \u_vga|data_tmp_sub~2_combout\,
	datad => \u_vga|data_tmp_sub~0_combout\,
	combout => \u_vga|data_tmp_sub~3_combout\);

-- Location: LCCOMB_X19_Y20_N28
\u_vga|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add3~23_combout\ = (!\u_vga|data_tmp_sub~3_combout\ & (\u_vga|Add3~0_combout\ & ((\u_vga|Equal2~1_combout\) # (!\u_ram_sub|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_tmp_sub~3_combout\,
	datab => \u_vga|Add3~0_combout\,
	datac => \u_vga|Equal2~1_combout\,
	datad => \u_ram_sub|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|Add3~23_combout\);

-- Location: FF_X19_Y20_N29
\u_vga|data_a_sub[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|Add3~23_combout\,
	sclr => \u_vga|ALT_INV_update_submarines~q\,
	ena => \u_vga|data_a_sub[9]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_sub\(0));

-- Location: LCCOMB_X21_Y20_N24
\u_vga|data_a_sub[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_sub[7]~5_combout\ = (\u_vga|data_tmp_sub~4_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_a\(7))) # (!\u_vga|data_tmp_sub~4_combout\ & ((\u_vga|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_a\(7),
	datab => \u_vga|data_tmp_sub~4_combout\,
	datad => \u_vga|Add3~14_combout\,
	combout => \u_vga|data_a_sub[7]~5_combout\);

-- Location: LCCOMB_X18_Y19_N22
\u_vga|shift_shooter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shift_shooter~2_combout\ = (!\u_vga|shift_shooter\(3) & (\u_vga|shift_shooter\(0) $ (!\u_vga|shift_shooter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shift_shooter\(0),
	datac => \u_vga|shift_shooter\(1),
	datad => \u_vga|shift_shooter\(3),
	combout => \u_vga|shift_shooter~2_combout\);

-- Location: LCCOMB_X18_Y19_N16
\u_vga|shooter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~3_combout\ = (!\u_vga|shooter\(3) & (\u_vga|shooter\(2) $ (((\u_vga|shooter\(1) & \u_vga|shooter\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(1),
	datab => \u_vga|shooter\(3),
	datac => \u_vga|shooter\(0),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|shooter~3_combout\);

-- Location: LCCOMB_X18_Y19_N8
\u_vga|shift_shooter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shift_shooter~3_combout\ = (!\u_vga|shift_shooter\(3) & (\u_vga|shift_shooter\(2) $ (((!\u_vga|shift_shooter\(0) & \u_vga|shift_shooter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shift_shooter\(0),
	datab => \u_vga|shift_shooter\(1),
	datac => \u_vga|shift_shooter\(2),
	datad => \u_vga|shift_shooter\(3),
	combout => \u_vga|shift_shooter~3_combout\);

-- Location: FF_X18_Y19_N9
\u_vga|shift_shooter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shift_shooter~3_combout\,
	ena => \u_vga|shift_shooter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shift_shooter\(2));

-- Location: LCCOMB_X18_Y19_N4
\u_vga|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan1~0_combout\ = (\u_vga|shift_shooter\(3) & ((\u_vga|shift_shooter\(2)) # ((\u_vga|shift_shooter\(1)) # (!\u_vga|shift_shooter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shift_shooter\(2),
	datab => \u_vga|shift_shooter\(3),
	datac => \u_vga|shift_shooter\(1),
	datad => \u_vga|shift_shooter\(0),
	combout => \u_vga|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y19_N18
\u_vga|shooter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~4_combout\ = (\u_vga|shooter~3_combout\) # ((!\u_vga|LessThan0~0_combout\ & (!\u_vga|LessThan1~0_combout\ & \u_vga|shift_shooter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter~3_combout\,
	datab => \u_vga|LessThan0~0_combout\,
	datac => \u_vga|LessThan1~0_combout\,
	datad => \u_vga|shift_shooter\(2),
	combout => \u_vga|shooter~4_combout\);

-- Location: LCCOMB_X18_Y19_N30
\u_vga|shooter[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter[3]~2_combout\ = (\u_vga|Equal4~6_combout\ & \u_vga|update_elements_position~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|update_elements_position~1_combout\,
	combout => \u_vga|shooter[3]~2_combout\);

-- Location: FF_X18_Y19_N19
\u_vga|shooter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shooter~4_combout\,
	ena => \u_vga|shooter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shooter\(2));

-- Location: LCCOMB_X18_Y19_N24
\u_vga|shooter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~0_combout\ = (\u_vga|shooter\(1) & (!\u_vga|shooter\(3) & (\u_vga|shooter\(0) & \u_vga|shooter\(2)))) # (!\u_vga|shooter\(1) & (\u_vga|shooter\(3) & (!\u_vga|shooter\(0) & !\u_vga|shooter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(1),
	datab => \u_vga|shooter\(3),
	datac => \u_vga|shooter\(0),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|shooter~0_combout\);

-- Location: LCCOMB_X18_Y19_N0
\u_vga|shooter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~1_combout\ = (\u_vga|shooter~0_combout\) # ((!\u_vga|LessThan0~0_combout\ & (!\u_vga|LessThan1~0_combout\ & \u_vga|shift_shooter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter~0_combout\,
	datab => \u_vga|LessThan0~0_combout\,
	datac => \u_vga|LessThan1~0_combout\,
	datad => \u_vga|shift_shooter\(3),
	combout => \u_vga|shooter~1_combout\);

-- Location: FF_X18_Y19_N1
\u_vga|shooter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shooter~1_combout\,
	ena => \u_vga|shooter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shooter\(3));

-- Location: LCCOMB_X18_Y19_N2
\u_vga|shooter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~5_combout\ = (!\u_vga|shooter\(3) & (\u_vga|shooter\(1) $ (\u_vga|shooter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(1),
	datac => \u_vga|shooter\(0),
	datad => \u_vga|shooter\(3),
	combout => \u_vga|shooter~5_combout\);

-- Location: LCCOMB_X18_Y19_N12
\u_vga|shooter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~6_combout\ = (\u_vga|shooter~5_combout\) # ((!\u_vga|LessThan1~0_combout\ & (\u_vga|shift_shooter\(1) & !\u_vga|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter~5_combout\,
	datab => \u_vga|LessThan1~0_combout\,
	datac => \u_vga|shift_shooter\(1),
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|shooter~6_combout\);

-- Location: FF_X18_Y19_N13
\u_vga|shooter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shooter~6_combout\,
	ena => \u_vga|shooter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shooter\(1));

-- Location: LCCOMB_X18_Y19_N20
\u_vga|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan0~0_combout\ = ((!\u_vga|shooter\(1) & (!\u_vga|shooter\(0) & !\u_vga|shooter\(2)))) # (!\u_vga|shooter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(1),
	datab => \u_vga|shooter\(3),
	datac => \u_vga|shooter\(0),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|LessThan0~0_combout\);

-- Location: LCCOMB_X18_Y19_N28
\u_vga|shift_shooter[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shift_shooter[3]~1_combout\ = (\u_vga|update_elements_position~1_combout\ & (\u_vga|Equal4~6_combout\ & !\u_vga|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|update_elements_position~1_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|shift_shooter[3]~1_combout\);

-- Location: FF_X18_Y19_N23
\u_vga|shift_shooter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shift_shooter~2_combout\,
	ena => \u_vga|shift_shooter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shift_shooter\(1));

-- Location: LCCOMB_X18_Y19_N26
\u_vga|shift_shooter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shift_shooter~0_combout\ = (\u_vga|shift_shooter\(0) & (!\u_vga|shift_shooter\(1) & (\u_vga|shift_shooter\(3) & !\u_vga|shift_shooter\(2)))) # (!\u_vga|shift_shooter\(0) & (\u_vga|shift_shooter\(1) & (!\u_vga|shift_shooter\(3) & 
-- \u_vga|shift_shooter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shift_shooter\(0),
	datab => \u_vga|shift_shooter\(1),
	datac => \u_vga|shift_shooter\(3),
	datad => \u_vga|shift_shooter\(2),
	combout => \u_vga|shift_shooter~0_combout\);

-- Location: FF_X18_Y19_N27
\u_vga|shift_shooter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shift_shooter~0_combout\,
	ena => \u_vga|shift_shooter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shift_shooter\(3));

-- Location: LCCOMB_X18_Y19_N10
\u_vga|shift_shooter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shift_shooter~4_combout\ = (!\u_vga|shift_shooter\(0) & !\u_vga|shift_shooter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|shift_shooter\(0),
	datad => \u_vga|shift_shooter\(3),
	combout => \u_vga|shift_shooter~4_combout\);

-- Location: FF_X18_Y19_N11
\u_vga|shift_shooter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shift_shooter~4_combout\,
	ena => \u_vga|shift_shooter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shift_shooter\(0));

-- Location: LCCOMB_X18_Y19_N14
\u_vga|shooter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|shooter~7_combout\ = (\u_vga|LessThan0~0_combout\ & (((!\u_vga|shooter\(0))))) # (!\u_vga|LessThan0~0_combout\ & (!\u_vga|shift_shooter\(0) & (!\u_vga|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shift_shooter\(0),
	datab => \u_vga|LessThan1~0_combout\,
	datac => \u_vga|shooter\(0),
	datad => \u_vga|LessThan0~0_combout\,
	combout => \u_vga|shooter~7_combout\);

-- Location: FF_X18_Y19_N15
\u_vga|shooter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|shooter~7_combout\,
	ena => \u_vga|shooter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|shooter\(0));

-- Location: LCCOMB_X17_Y19_N10
\u_vga|update_elements_position~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~2_combout\ = \u_vga|current_submarine\(3) $ (\u_vga|shooter\(1) $ (((\u_vga|current_submarine\(2) & !\u_vga|shooter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(3),
	datac => \u_vga|shooter\(1),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|update_elements_position~2_combout\);

-- Location: LCCOMB_X17_Y19_N4
\u_vga|update_elements_position~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~3_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|shooter\(1)) # ((\u_vga|current_submarine\(3) & !\u_vga|shooter\(2))))) # (!\u_vga|current_submarine\(2) & (\u_vga|shooter\(1) & ((\u_vga|current_submarine\(3)) # 
-- (!\u_vga|shooter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(3),
	datac => \u_vga|shooter\(1),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|update_elements_position~3_combout\);

-- Location: LCCOMB_X17_Y19_N2
\u_vga|update_elements_position~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~6_combout\ = (\u_vga|update_elements_position~3_combout\ & ((\u_vga|current_submarine\(5) & (!\u_vga|update_elements_position~2_combout\ & !\u_vga|current_submarine\(1))) # (!\u_vga|current_submarine\(5) & 
-- ((\u_vga|current_submarine\(1)))))) # (!\u_vga|update_elements_position~3_combout\ & (\u_vga|update_elements_position~2_combout\ & (\u_vga|current_submarine\(5) $ (!\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~2_combout\,
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|update_elements_position~3_combout\,
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|update_elements_position~6_combout\);

-- Location: LCCOMB_X17_Y19_N30
\u_vga|update_elements_position~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~4_combout\ = (\u_vga|update_elements_position~2_combout\ & ((\u_vga|current_submarine\(5) & (!\u_vga|update_elements_position~3_combout\ & \u_vga|current_submarine\(1))) # (!\u_vga|current_submarine\(5) & 
-- (\u_vga|update_elements_position~3_combout\)))) # (!\u_vga|update_elements_position~2_combout\ & (\u_vga|current_submarine\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~2_combout\,
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|update_elements_position~3_combout\,
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|update_elements_position~4_combout\);

-- Location: LCCOMB_X17_Y19_N0
\u_vga|update_elements_position~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~5_combout\ = (\u_vga|update_elements_position~3_combout\ & (((\u_vga|current_submarine\(1)) # (!\u_vga|current_submarine\(5))))) # (!\u_vga|update_elements_position~3_combout\ & (!\u_vga|update_elements_position~2_combout\ 
-- & ((\u_vga|current_submarine\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~2_combout\,
	datab => \u_vga|current_submarine\(5),
	datac => \u_vga|update_elements_position~3_combout\,
	datad => \u_vga|current_submarine\(1),
	combout => \u_vga|update_elements_position~5_combout\);

-- Location: LCCOMB_X18_Y20_N22
\u_vga|update_elements_position~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~7_combout\ = (\u_vga|update_elements_position~6_combout\ & (\u_vga|current_submarine\(4) $ (((!\u_vga|update_elements_position~5_combout\) # (!\u_vga|update_elements_position~4_combout\))))) # 
-- (!\u_vga|update_elements_position~6_combout\ & ((\u_vga|update_elements_position~4_combout\ & (!\u_vga|update_elements_position~5_combout\)) # (!\u_vga|update_elements_position~4_combout\ & (\u_vga|update_elements_position~5_combout\ & 
-- \u_vga|current_submarine\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datab => \u_vga|update_elements_position~4_combout\,
	datac => \u_vga|update_elements_position~5_combout\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|update_elements_position~7_combout\);

-- Location: LCCOMB_X18_Y20_N26
\u_vga|update_elements_position~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~10_combout\ = (\u_vga|update_elements_position~6_combout\ & (!\u_vga|update_elements_position~4_combout\ & (!\u_vga|update_elements_position~5_combout\ & \u_vga|current_submarine\(4)))) # 
-- (!\u_vga|update_elements_position~6_combout\ & (\u_vga|update_elements_position~4_combout\ & (\u_vga|update_elements_position~5_combout\ & !\u_vga|current_submarine\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datab => \u_vga|update_elements_position~4_combout\,
	datac => \u_vga|update_elements_position~5_combout\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|update_elements_position~10_combout\);

-- Location: LCCOMB_X18_Y20_N16
\u_vga|update_elements_position~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~9_combout\ = (\u_vga|update_elements_position~6_combout\ & (!\u_vga|update_elements_position~5_combout\ & (\u_vga|update_elements_position~4_combout\ $ (!\u_vga|current_submarine\(4))))) # 
-- (!\u_vga|update_elements_position~6_combout\ & ((\u_vga|current_submarine\(4)) # ((!\u_vga|update_elements_position~4_combout\ & \u_vga|update_elements_position~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~6_combout\,
	datab => \u_vga|update_elements_position~4_combout\,
	datac => \u_vga|update_elements_position~5_combout\,
	datad => \u_vga|current_submarine\(4),
	combout => \u_vga|update_elements_position~9_combout\);

-- Location: LCCOMB_X17_Y19_N12
\u_vga|update_elements_position~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~8_combout\ = (\u_vga|current_submarine\(2) & ((\u_vga|current_submarine\(3) & (\u_vga|shooter\(1))) # (!\u_vga|current_submarine\(3) & (!\u_vga|shooter\(1) & !\u_vga|shooter\(2))))) # (!\u_vga|current_submarine\(2) & 
-- (\u_vga|shooter\(2) $ (((\u_vga|current_submarine\(3) & \u_vga|shooter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_submarine\(2),
	datab => \u_vga|current_submarine\(3),
	datac => \u_vga|shooter\(1),
	datad => \u_vga|shooter\(2),
	combout => \u_vga|update_elements_position~8_combout\);

-- Location: LCCOMB_X18_Y20_N4
\u_vga|update_elements_position~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~11_combout\ = (\u_vga|update_elements_position~10_combout\ & (!\u_vga|update_elements_position~7_combout\ & (\u_vga|update_elements_position~9_combout\ $ (!\u_vga|update_elements_position~8_combout\)))) # 
-- (!\u_vga|update_elements_position~10_combout\ & ((\u_vga|update_elements_position~9_combout\ & ((!\u_vga|update_elements_position~8_combout\) # (!\u_vga|update_elements_position~7_combout\))) # (!\u_vga|update_elements_position~9_combout\ & 
-- ((\u_vga|update_elements_position~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~10_combout\,
	datab => \u_vga|update_elements_position~9_combout\,
	datac => \u_vga|update_elements_position~7_combout\,
	datad => \u_vga|update_elements_position~8_combout\,
	combout => \u_vga|update_elements_position~11_combout\);

-- Location: LCCOMB_X18_Y20_N6
\u_vga|update_elements_position~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|update_elements_position~12_combout\ = (\u_vga|update_elements_position~7_combout\ & (\u_vga|update_elements_position~11_combout\ & \u_vga|shooter\(3))) # (!\u_vga|update_elements_position~7_combout\ & (!\u_vga|update_elements_position~11_combout\ 
-- & !\u_vga|shooter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|update_elements_position~7_combout\,
	datac => \u_vga|update_elements_position~11_combout\,
	datad => \u_vga|shooter\(3),
	combout => \u_vga|update_elements_position~12_combout\);

-- Location: LCCOMB_X18_Y20_N28
\u_vga|data_a_roc[44]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~80_combout\ = (\u_vga|update_elements_position~12_combout\ & (!\u_vga|data_a_sub[9]~0_combout\ & (\u_vga|shooter\(0) $ (!\u_vga|current_submarine\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(0),
	datab => \u_vga|update_elements_position~12_combout\,
	datac => \u_vga|data_a_sub[9]~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|data_a_roc[44]~80_combout\);

-- Location: LCCOMB_X18_Y17_N30
\u_vga|data_a_roc[25]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~166_combout\ = (\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|Add3~20_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[44]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[44]~80_combout\,
	combout => \u_vga|data_a_roc[25]~166_combout\);

-- Location: LCCOMB_X18_Y17_N14
\u_vga|data_a_roc[19]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~152_combout\ = (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[44]~80_combout\ & (!\u_vga|Add3~20_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[19]~152_combout\);

-- Location: LCCOMB_X21_Y20_N8
\u_vga|data_a_roc[46]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~63_combout\ = (\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_sub[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[46]~63_combout\);

-- Location: LCCOMB_X19_Y20_N26
\u_vga|data_a_roc[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~2_combout\ = (\u_vga|Equal4~6_combout\ & ((!\u_vga|wait_read_sub~q\) # (!\u_vga|read_sub~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|read_sub~q\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|wait_read_sub~q\,
	combout => \u_vga|data_a_roc[0]~2_combout\);

-- Location: LCCOMB_X18_Y17_N20
\u_vga|data_a_roc[43]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~287_combout\ = (\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_roc[44]~80_combout\ & \u_vga|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	combout => \u_vga|data_a_roc[43]~287_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_vga|data_a_roc[47]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[47]~332_combout\ = (\u_vga|data_a_roc[43]~287_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[43]~287_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[46]~63_combout\,
	combout => \u_vga|data_a_roc[47]~332_combout\);

-- Location: LCCOMB_X18_Y17_N18
\u_vga|data_a_roc[57]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~180_combout\ = (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|Add3~20_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[44]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[44]~80_combout\,
	combout => \u_vga|data_a_roc[57]~180_combout\);

-- Location: LCCOMB_X21_Y20_N28
\u_vga|data_a_roc[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~44_combout\ = (\u_vga|data_a_sub[4]~2_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[20]~44_combout\);

-- Location: LCCOMB_X18_Y20_N24
\u_vga|data_a_roc[92]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~3_combout\ = (\u_vga|update_elements_position~12_combout\ & (\u_vga|data_a_sub[9]~0_combout\ & (\u_vga|shooter\(0) $ (!\u_vga|current_submarine\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|shooter\(0),
	datab => \u_vga|update_elements_position~12_combout\,
	datac => \u_vga|data_a_sub[9]~0_combout\,
	datad => \u_vga|current_submarine\(0),
	combout => \u_vga|data_a_roc[92]~3_combout\);

-- Location: LCCOMB_X18_Y17_N16
\u_vga|data_a_roc[92]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~4_combout\ = (!\u_vga|data_a_sub[3]~1_combout\ & (!\u_vga|Add3~20_combout\ & \u_vga|data_a_roc[92]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_roc[92]~3_combout\,
	combout => \u_vga|data_a_roc[92]~4_combout\);

-- Location: LCCOMB_X21_Y20_N2
\u_vga|data_a_roc[34]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~35_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[34]~35_combout\);

-- Location: LCCOMB_X21_Y20_N20
\u_vga|data_a_roc[25]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~11_combout\ = (\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[25]~11_combout\);

-- Location: LCCOMB_X18_Y17_N6
\u_vga|data_a_roc[81]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~49_combout\ = (\u_vga|data_a_sub[3]~1_combout\ & (!\u_vga|Add3~20_combout\ & \u_vga|data_a_roc[92]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_roc[92]~3_combout\,
	combout => \u_vga|data_a_roc[81]~49_combout\);

-- Location: LCCOMB_X19_Y19_N0
\u_vga|data_a_roc[1]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~193_combout\ = (\u_vga|Add3~16_combout\ & (\u_vga|data_a_roc[92]~3_combout\ & !\u_vga|data_tmp_sub~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|Add3~16_combout\,
	datac => \u_vga|data_a_roc[92]~3_combout\,
	datad => \u_vga|data_tmp_sub~4_combout\,
	combout => \u_vga|data_a_roc[1]~193_combout\);

-- Location: LCCOMB_X19_Y19_N28
\u_vga|data_a_roc[102]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~348_combout\ = (!\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_roc[1]~193_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & !\u_vga|data_a_sub[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_roc[1]~193_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[102]~348_combout\);

-- Location: LCCOMB_X19_Y19_N30
\u_vga|data_a_roc[101]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~353_combout\ = (\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_roc[1]~193_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & !\u_vga|data_a_sub[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_roc[1]~193_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[101]~353_combout\);

-- Location: M9K_X22_Y13_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y13_N24
\u_vga|data_a_roc[103]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[103]~362_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(103)) # ((\u_vga|data_a_sub[5]~3_combout\ & (\u_vga|data_a_roc[101]~353_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[5]~3_combout\,
	datab => \u_vga|data_a_roc[101]~353_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(103),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[103]~362_combout\);

-- Location: LCCOMB_X20_Y13_N26
\u_vga|data_a_roc[103]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[103]~363_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(103))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[103]~362_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(103),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[103]~362_combout\,
	combout => \u_vga|data_a_roc[103]~363_combout\);

-- Location: LCCOMB_X20_Y13_N6
\u_vga|data_a_roc[103]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[103]~361_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(103))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(103),
	datad => \u_vga|data_a_roc\(103),
	combout => \u_vga|data_a_roc[103]~361_combout\);

-- Location: LCCOMB_X20_Y13_N2
\u_vga|data_a_roc[103]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[103]~364_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[103]~361_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[103]~363_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[103]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[103]~363_combout\,
	datad => \u_vga|data_a_roc[103]~361_combout\,
	combout => \u_vga|data_a_roc[103]~364_combout\);

-- Location: LCCOMB_X20_Y19_N20
\u_vga|data_a_roc[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~9_combout\ = (!\u_vga|data_a_mis[31]~0_combout\ & ((\u_vga|read_roc~1_combout\) # ((\u_vga|data_a_roc[0]~0_combout\ & \u_vga|Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|read_roc~1_combout\,
	datab => \u_vga|data_a_mis[31]~0_combout\,
	datac => \u_vga|data_a_roc[0]~0_combout\,
	datad => \u_vga|Mux0~33_combout\,
	combout => \u_vga|data_a_roc[0]~9_combout\);

-- Location: FF_X20_Y13_N3
\u_vga|data_a_roc[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[103]~364_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(103));

-- Location: LCCOMB_X21_Y13_N10
\u_vga|data_a_roc[102]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~349_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(102)) # ((\u_vga|data_a_roc[102]~348_combout\ & (\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[102]~348_combout\,
	datab => \u_vga|data_a_sub[5]~3_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(102),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[102]~349_combout\);

-- Location: LCCOMB_X21_Y13_N4
\u_vga|data_a_roc[102]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~350_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(102))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[102]~349_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(102),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[102]~349_combout\,
	combout => \u_vga|data_a_roc[102]~350_combout\);

-- Location: LCCOMB_X21_Y13_N24
\u_vga|data_a_roc[102]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~347_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(102))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(102),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(102),
	combout => \u_vga|data_a_roc[102]~347_combout\);

-- Location: LCCOMB_X21_Y13_N16
\u_vga|data_a_roc[102]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[102]~351_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[102]~347_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[102]~350_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[102]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[102]~350_combout\,
	datad => \u_vga|data_a_roc[102]~347_combout\,
	combout => \u_vga|data_a_roc[102]~351_combout\);

-- Location: FF_X21_Y13_N17
\u_vga|data_a_roc[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[102]~351_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(102));

-- Location: LCCOMB_X20_Y13_N10
\u_vga|data_a_roc[101]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~354_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(101)) # ((!\u_vga|data_a_sub[5]~3_combout\ & (\u_vga|data_a_roc[101]~353_combout\ & \u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[5]~3_combout\,
	datab => \u_vga|data_a_roc[101]~353_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(101),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[101]~354_combout\);

-- Location: LCCOMB_X20_Y13_N12
\u_vga|data_a_roc[101]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~355_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(101))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[101]~354_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(101),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[101]~354_combout\,
	combout => \u_vga|data_a_roc[101]~355_combout\);

-- Location: LCCOMB_X20_Y13_N0
\u_vga|data_a_roc[101]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~352_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(101))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(101) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(101),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(101),
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[101]~352_combout\);

-- Location: LCCOMB_X20_Y13_N8
\u_vga|data_a_roc[101]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[101]~356_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[101]~352_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[101]~355_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[101]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[101]~355_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[101]~352_combout\,
	combout => \u_vga|data_a_roc[101]~356_combout\);

-- Location: FF_X20_Y13_N9
\u_vga|data_a_roc[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[101]~356_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(101));

-- Location: LCCOMB_X21_Y13_N0
\u_vga|data_a_roc[100]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[100]~358_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(100)) # ((\u_vga|data_a_roc[102]~348_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[102]~348_combout\,
	datab => \u_vga|data_a_sub[5]~3_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(100),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[100]~358_combout\);

-- Location: LCCOMB_X21_Y13_N26
\u_vga|data_a_roc[100]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[100]~359_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(100))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[100]~358_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(100),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[100]~358_combout\,
	combout => \u_vga|data_a_roc[100]~359_combout\);

-- Location: LCCOMB_X21_Y13_N30
\u_vga|data_a_roc[100]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[100]~357_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(100))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(100),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(100),
	combout => \u_vga|data_a_roc[100]~357_combout\);

-- Location: LCCOMB_X21_Y13_N18
\u_vga|data_a_roc[100]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[100]~360_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[100]~357_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[100]~359_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[100]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[100]~359_combout\,
	datad => \u_vga|data_a_roc[100]~357_combout\,
	combout => \u_vga|data_a_roc[100]~360_combout\);

-- Location: FF_X21_Y13_N19
\u_vga|data_a_roc[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[100]~360_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(100));

-- Location: LCCOMB_X18_Y15_N20
\u_vga|data_a_roc[78]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[78]~378_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[92]~4_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[92]~4_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[46]~63_combout\,
	combout => \u_vga|data_a_roc[78]~378_combout\);

-- Location: LCCOMB_X18_Y15_N6
\u_vga|data_a_roc[78]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[78]~379_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(78)) # ((\u_vga|data_a_roc[78]~378_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(78)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(78),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(78),
	datad => \u_vga|data_a_roc[78]~378_combout\,
	combout => \u_vga|data_a_roc[78]~379_combout\);

-- Location: LCCOMB_X18_Y15_N18
\u_vga|data_a_roc[78]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[78]~377_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(78))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(78) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(78),
	datab => \u_vga|data_a_roc\(78),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[78]~377_combout\);

-- Location: LCCOMB_X18_Y15_N14
\u_vga|data_a_roc[78]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[78]~380_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[78]~377_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[78]~379_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[78]~379_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[78]~379_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[78]~377_combout\,
	combout => \u_vga|data_a_roc[78]~380_combout\);

-- Location: FF_X18_Y15_N15
\u_vga|data_a_roc[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[78]~380_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(78));

-- Location: LCCOMB_X19_Y14_N6
\u_vga|data_a_roc[74]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[74]~369_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(74))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(74) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(74),
	datab => \u_vga|data_a_roc\(74),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[74]~369_combout\);

-- Location: LCCOMB_X21_Y20_N12
\u_vga|data_a_roc[43]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~202_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_sub[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[43]~202_combout\);

-- Location: LCCOMB_X19_Y14_N0
\u_vga|data_a_roc[74]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[74]~370_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(74)) # ((\u_vga|data_a_roc[43]~202_combout\ & \u_vga|data_a_roc[92]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[43]~202_combout\,
	datab => \u_vga|data_a_roc[92]~4_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(74),
	combout => \u_vga|data_a_roc[74]~370_combout\);

-- Location: LCCOMB_X19_Y14_N2
\u_vga|data_a_roc[74]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[74]~371_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(74))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[74]~370_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(74))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[74]~370_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc\(74),
	combout => \u_vga|data_a_roc[74]~371_combout\);

-- Location: LCCOMB_X19_Y14_N18
\u_vga|data_a_roc[74]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[74]~372_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[74]~369_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[74]~371_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[74]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[74]~369_combout\,
	datab => \u_vga|data_a_roc[74]~371_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[74]~372_combout\);

-- Location: FF_X19_Y14_N19
\u_vga|data_a_roc[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[74]~372_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(74));

-- Location: LCCOMB_X19_Y13_N6
\u_vga|data_a_roc[73]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[73]~386_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(73)) # ((\u_vga|data_a_roc[25]~11_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[81]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[81]~49_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(73),
	combout => \u_vga|data_a_roc[73]~386_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u_vga|data_a_roc[73]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[73]~387_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(73)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[73]~386_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[73]~386_combout\,
	datab => \u_vga|data_a_roc\(73),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[73]~387_combout\);

-- Location: LCCOMB_X19_Y13_N12
\u_vga|data_a_roc[73]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[73]~385_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(73))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(73) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(73),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(73),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[73]~385_combout\);

-- Location: LCCOMB_X19_Y13_N28
\u_vga|data_a_roc[73]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[73]~388_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[73]~385_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[73]~387_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[73]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[73]~387_combout\,
	datad => \u_vga|data_a_roc[73]~385_combout\,
	combout => \u_vga|data_a_roc[73]~388_combout\);

-- Location: FF_X19_Y13_N29
\u_vga|data_a_roc[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[73]~388_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(73));

-- Location: LCCOMB_X20_Y14_N14
\u_vga|data_a_roc[70]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[70]~365_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(70))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(70),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(70),
	combout => \u_vga|data_a_roc[70]~365_combout\);

-- Location: LCCOMB_X21_Y20_N14
\u_vga|data_a_roc[38]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~25_combout\ = (\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[38]~25_combout\);

-- Location: LCCOMB_X20_Y14_N24
\u_vga|data_a_roc[70]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[70]~366_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[92]~4_combout\,
	datac => \u_vga|data_a_roc[38]~25_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[70]~366_combout\);

-- Location: LCCOMB_X20_Y14_N18
\u_vga|data_a_roc[70]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[70]~367_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(70)) # ((\u_vga|data_a_roc[70]~366_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(70)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(70),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(70),
	datad => \u_vga|data_a_roc[70]~366_combout\,
	combout => \u_vga|data_a_roc[70]~367_combout\);

-- Location: LCCOMB_X20_Y14_N2
\u_vga|data_a_roc[70]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[70]~368_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[70]~365_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[70]~367_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[70]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[70]~365_combout\,
	datad => \u_vga|data_a_roc[70]~367_combout\,
	combout => \u_vga|data_a_roc[70]~368_combout\);

-- Location: FF_X20_Y14_N3
\u_vga|data_a_roc[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[70]~368_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(70));

-- Location: LCCOMB_X19_Y13_N30
\u_vga|data_a_roc[69]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[69]~381_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(69))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(69) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(69),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(69),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[69]~381_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u_vga|data_a_roc[69]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[69]~382_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(69)) # ((\u_vga|data_a_roc[20]~44_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[81]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[20]~44_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[81]~49_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(69),
	combout => \u_vga|data_a_roc[69]~382_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u_vga|data_a_roc[69]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[69]~383_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(69))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[69]~382_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(69),
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[69]~382_combout\,
	combout => \u_vga|data_a_roc[69]~383_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u_vga|data_a_roc[69]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[69]~384_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[69]~381_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[69]~383_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[69]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[69]~381_combout\,
	datad => \u_vga|data_a_roc[69]~383_combout\,
	combout => \u_vga|data_a_roc[69]~384_combout\);

-- Location: FF_X19_Y13_N3
\u_vga|data_a_roc[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[69]~384_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(69));

-- Location: LCCOMB_X20_Y15_N12
\u_vga|data_a_roc[66]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[66]~374_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(66)) # ((\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_roc[34]~35_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_roc[34]~35_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(66),
	combout => \u_vga|data_a_roc[66]~374_combout\);

-- Location: LCCOMB_X20_Y15_N30
\u_vga|data_a_roc[66]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[66]~375_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(66))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[66]~374_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(66),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[66]~374_combout\,
	combout => \u_vga|data_a_roc[66]~375_combout\);

-- Location: LCCOMB_X20_Y15_N2
\u_vga|data_a_roc[66]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[66]~373_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(66))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(66) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(66),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(66),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[66]~373_combout\);

-- Location: LCCOMB_X20_Y15_N14
\u_vga|data_a_roc[66]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[66]~376_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[66]~373_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[66]~375_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[66]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[66]~375_combout\,
	datad => \u_vga|data_a_roc[66]~373_combout\,
	combout => \u_vga|data_a_roc[66]~376_combout\);

-- Location: FF_X20_Y15_N15
\u_vga|data_a_roc[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[66]~376_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(66));

-- Location: LCCOMB_X19_Y18_N26
\u_vga|data_a_roc[63]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[63]~343_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(63))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(63),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(63),
	combout => \u_vga|data_a_roc[63]~343_combout\);

-- Location: LCCOMB_X19_Y18_N12
\u_vga|data_a_roc[63]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[63]~344_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(63)) # ((!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[46]~63_combout\ & \u_vga|data_a_roc[57]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(63),
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[46]~63_combout\,
	datad => \u_vga|data_a_roc[57]~180_combout\,
	combout => \u_vga|data_a_roc[63]~344_combout\);

-- Location: LCCOMB_X19_Y18_N30
\u_vga|data_a_roc[63]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[63]~345_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(63))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[63]~344_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(63),
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[63]~344_combout\,
	combout => \u_vga|data_a_roc[63]~345_combout\);

-- Location: LCCOMB_X19_Y18_N6
\u_vga|data_a_roc[63]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[63]~346_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[63]~343_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[63]~345_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[63]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[63]~343_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[63]~345_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[63]~346_combout\);

-- Location: FF_X19_Y18_N7
\u_vga|data_a_roc[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[63]~346_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(63));

-- Location: LCCOMB_X23_Y13_N30
\u_vga|data_a_roc[53]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[53]~328_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(53)) # ((\u_vga|data_a_roc[57]~180_combout\ & \u_vga|data_a_roc[20]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_a_roc[57]~180_combout\,
	datac => \u_vga|data_a_roc[20]~44_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(53),
	combout => \u_vga|data_a_roc[53]~328_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u_vga|data_a_roc[53]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[53]~329_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(53))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[53]~328_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(53),
	datac => \u_vga|data_a_roc[53]~328_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[53]~329_combout\);

-- Location: LCCOMB_X23_Y13_N12
\u_vga|data_a_roc[53]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[53]~327_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(53))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(53),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(53),
	combout => \u_vga|data_a_roc[53]~327_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u_vga|data_a_roc[53]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[53]~330_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[53]~327_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[53]~329_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[53]~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[53]~329_combout\,
	datad => \u_vga|data_a_roc[53]~327_combout\,
	combout => \u_vga|data_a_roc[53]~330_combout\);

-- Location: FF_X23_Y13_N21
\u_vga|data_a_roc[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[53]~330_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(53));

-- Location: LCCOMB_X18_Y18_N14
\u_vga|data_a_roc[47]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[47]~333_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[47]~332_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(47))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc[47]~332_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(47),
	datad => \u_vga|data_a_roc\(47),
	combout => \u_vga|data_a_roc[47]~333_combout\);

-- Location: LCCOMB_X18_Y18_N10
\u_vga|data_a_roc[47]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[47]~331_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(47))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(47),
	datad => \u_vga|data_a_roc\(47),
	combout => \u_vga|data_a_roc[47]~331_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u_vga|data_a_roc[47]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[47]~334_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[47]~331_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[47]~333_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[47]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[47]~333_combout\,
	datad => \u_vga|data_a_roc[47]~331_combout\,
	combout => \u_vga|data_a_roc[47]~334_combout\);

-- Location: FF_X18_Y18_N31
\u_vga|data_a_roc[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[47]~334_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(47));

-- Location: LCCOMB_X19_Y19_N22
\u_vga|data_a_roc[37]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[37]~319_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(37))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(37),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(37),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[37]~319_combout\);

-- Location: LCCOMB_X18_Y17_N10
\u_vga|data_a_roc[44]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~161_combout\ = (\u_vga|Add3~20_combout\ & \u_vga|data_a_roc[44]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|data_a_roc[44]~80_combout\,
	combout => \u_vga|data_a_roc[44]~161_combout\);

-- Location: LCCOMB_X19_Y19_N16
\u_vga|data_a_roc[37]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[37]~320_combout\ = (\u_vga|data_a_roc[44]~161_combout\ & (\u_vga|data_a_roc[20]~44_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~161_combout\,
	datab => \u_vga|data_a_roc[20]~44_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[37]~320_combout\);

-- Location: LCCOMB_X19_Y19_N2
\u_vga|data_a_roc[37]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[37]~321_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(37)) # ((\u_vga|data_a_roc[37]~320_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(37),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(37),
	datad => \u_vga|data_a_roc[37]~320_combout\,
	combout => \u_vga|data_a_roc[37]~321_combout\);

-- Location: LCCOMB_X19_Y19_N4
\u_vga|data_a_roc[37]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[37]~322_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[37]~319_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[37]~321_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[37]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[37]~319_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[37]~321_combout\,
	combout => \u_vga|data_a_roc[37]~322_combout\);

-- Location: FF_X19_Y19_N5
\u_vga|data_a_roc[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[37]~322_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(37));

-- Location: LCCOMB_X19_Y16_N28
\u_vga|data_a_roc[31]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[31]~336_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(31)) # ((\u_vga|data_a_roc[19]~152_combout\ & (\u_vga|data_a_roc[46]~63_combout\ & \u_vga|data_a_sub[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[19]~152_combout\,
	datab => \u_vga|data_a_roc[46]~63_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(31),
	datad => \u_vga|data_a_sub[3]~1_combout\,
	combout => \u_vga|data_a_roc[31]~336_combout\);

-- Location: LCCOMB_X19_Y16_N30
\u_vga|data_a_roc[31]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[31]~337_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(31))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[31]~336_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(31),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[31]~336_combout\,
	combout => \u_vga|data_a_roc[31]~337_combout\);

-- Location: LCCOMB_X19_Y16_N10
\u_vga|data_a_roc[31]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[31]~335_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(31))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(31) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(31),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(31),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[31]~335_combout\);

-- Location: LCCOMB_X19_Y16_N14
\u_vga|data_a_roc[31]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[31]~338_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[31]~335_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[31]~337_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[31]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[31]~337_combout\,
	datad => \u_vga|data_a_roc[31]~335_combout\,
	combout => \u_vga|data_a_roc[31]~338_combout\);

-- Location: FF_X19_Y16_N15
\u_vga|data_a_roc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[31]~338_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(31));

-- Location: LCCOMB_X18_Y16_N4
\u_vga|data_a_roc[21]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[21]~316_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(21)) # ((\u_vga|data_a_roc[25]~166_combout\ & \u_vga|data_a_roc[20]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_a_roc[25]~166_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(21),
	datad => \u_vga|data_a_roc[20]~44_combout\,
	combout => \u_vga|data_a_roc[21]~316_combout\);

-- Location: LCCOMB_X18_Y16_N30
\u_vga|data_a_roc[21]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[21]~317_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(21)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[21]~316_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc[21]~316_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc\(21),
	combout => \u_vga|data_a_roc[21]~317_combout\);

-- Location: LCCOMB_X18_Y16_N2
\u_vga|data_a_roc[21]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[21]~315_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(21))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(21) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(21),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|data_a_roc\(21),
	combout => \u_vga|data_a_roc[21]~315_combout\);

-- Location: LCCOMB_X18_Y16_N6
\u_vga|data_a_roc[21]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[21]~318_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[21]~315_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[21]~317_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[21]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[21]~317_combout\,
	datad => \u_vga|data_a_roc[21]~315_combout\,
	combout => \u_vga|data_a_roc[21]~318_combout\);

-- Location: FF_X18_Y16_N7
\u_vga|data_a_roc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[21]~318_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(21));

-- Location: LCCOMB_X18_Y17_N0
\u_vga|data_a_roc[9]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~175_combout\ = (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|Add3~20_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[44]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[44]~80_combout\,
	combout => \u_vga|data_a_roc[9]~175_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u_vga|data_a_roc[15]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[15]~340_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(15)) # ((\u_vga|data_a_roc[9]~175_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(15),
	datab => \u_vga|data_a_roc[9]~175_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[46]~63_combout\,
	combout => \u_vga|data_a_roc[15]~340_combout\);

-- Location: LCCOMB_X18_Y14_N30
\u_vga|data_a_roc[15]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[15]~341_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(15))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[15]~340_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc\(15),
	datad => \u_vga|data_a_roc[15]~340_combout\,
	combout => \u_vga|data_a_roc[15]~341_combout\);

-- Location: LCCOMB_X18_Y14_N18
\u_vga|data_a_roc[15]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[15]~339_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(15))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(15) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(15),
	datab => \u_vga|data_a_roc\(15),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[15]~339_combout\);

-- Location: LCCOMB_X18_Y14_N14
\u_vga|data_a_roc[15]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[15]~342_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[15]~339_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[15]~341_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[15]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[15]~341_combout\,
	datad => \u_vga|data_a_roc[15]~339_combout\,
	combout => \u_vga|data_a_roc[15]~342_combout\);

-- Location: FF_X18_Y14_N15
\u_vga|data_a_roc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[15]~342_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(15));

-- Location: LCCOMB_X23_Y13_N16
\u_vga|data_a_roc[5]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[5]~324_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(5)) # ((\u_vga|data_a_roc[20]~44_combout\ & \u_vga|data_a_roc[9]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(5),
	datac => \u_vga|data_a_roc[20]~44_combout\,
	datad => \u_vga|data_a_roc[9]~175_combout\,
	combout => \u_vga|data_a_roc[5]~324_combout\);

-- Location: LCCOMB_X23_Y13_N26
\u_vga|data_a_roc[5]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[5]~325_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(5))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[5]~324_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc[5]~324_combout\,
	datac => \u_vga|data_a_roc\(5),
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[5]~325_combout\);

-- Location: LCCOMB_X23_Y13_N22
\u_vga|data_a_roc[5]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[5]~323_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(5))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(5),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(5),
	combout => \u_vga|data_a_roc[5]~323_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u_vga|data_a_roc[5]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[5]~326_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[5]~323_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[5]~325_combout\)))) # (!\u_vga|Equal11~6_combout\ 
-- & (\u_vga|data_a_roc[5]~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[5]~325_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[5]~323_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[5]~326_combout\);

-- Location: FF_X23_Y13_N11
\u_vga|data_a_roc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[5]~326_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(5));

-- Location: FF_X23_Y17_N19
\u_vga|data_roc_disp[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~77_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(31));

-- Location: LCCOMB_X23_Y18_N0
\u_vga|vga_gen~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~16_combout\ = (\u_vga|h_cnt\(1) & (\u_vga|vga_gen~15_combout\ & \u_vga|vga_gen~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|vga_gen~15_combout\,
	datad => \u_vga|vga_gen~9_combout\,
	combout => \u_vga|vga_gen~16_combout\);

-- Location: LCCOMB_X23_Y17_N18
\u_vga|data_roc_disp~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~77_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(31))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(31),
	datac => \u_vga|data_roc_disp\(31),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~77_combout\);

-- Location: FF_X23_Y17_N5
\u_vga|data_roc_disp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~78_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(15));

-- Location: LCCOMB_X23_Y17_N4
\u_vga|data_roc_disp~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~78_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(15))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(15),
	datac => \u_vga|data_roc_disp\(15),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~78_combout\);

-- Location: LCCOMB_X23_Y17_N6
\u_vga|Mux2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~51_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~77_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~77_combout\,
	datac => \u_vga|data_roc_disp~78_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux2~51_combout\);

-- Location: FF_X23_Y17_N25
\u_vga|data_roc_disp[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~79_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(63));

-- Location: LCCOMB_X23_Y17_N24
\u_vga|data_roc_disp~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~79_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(63))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(63),
	datac => \u_vga|data_roc_disp\(63),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~79_combout\);

-- Location: FF_X23_Y17_N9
\u_vga|data_roc_disp[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~76_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(47));

-- Location: LCCOMB_X23_Y17_N8
\u_vga|data_roc_disp~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~76_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(47))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(47),
	datac => \u_vga|data_roc_disp\(47),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~76_combout\);

-- Location: LCCOMB_X23_Y17_N10
\u_vga|Mux2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~52_combout\ = (\u_vga|Mux2~51_combout\ & ((\u_vga|data_roc_disp~79_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~51_combout\ & (((\u_vga|data_roc_disp~76_combout\ & \u_vga|h_cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~51_combout\,
	datab => \u_vga|data_roc_disp~79_combout\,
	datac => \u_vga|data_roc_disp~76_combout\,
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~52_combout\);

-- Location: LCCOMB_X21_Y20_N22
\u_vga|data_a_roc[17]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~50_combout\ = (\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_sub[6]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[17]~50_combout\);

-- Location: LCCOMB_X19_Y19_N20
\u_vga|data_a_roc[0]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~259_combout\ = (!\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[17]~50_combout\ & \u_vga|data_a_roc[1]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_vga|data_a_roc[1]~193_combout\,
	combout => \u_vga|data_a_roc[0]~259_combout\);

-- Location: LCCOMB_X21_Y20_N18
\u_vga|data_a_roc[28]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~81_combout\ = (\u_vga|data_a_roc[44]~80_combout\ & (!\u_vga|Add3~20_combout\ & !\u_vga|data_a_sub[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|data_a_sub[3]~1_combout\,
	combout => \u_vga|data_a_roc[28]~81_combout\);

-- Location: LCCOMB_X21_Y20_N26
\u_vga|data_a_roc[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~5_combout\ = (!\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_sub[6]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[28]~5_combout\);

-- Location: LCCOMB_X21_Y19_N12
\u_vga|data_a_roc[26]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[26]~271_combout\ = (\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[28]~5_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[26]~271_combout\);

-- Location: LCCOMB_X18_Y17_N24
\u_vga|data_a_roc[44]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~86_combout\ = (!\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_roc[44]~80_combout\ & \u_vga|Add3~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	combout => \u_vga|data_a_roc[44]~86_combout\);

-- Location: LCCOMB_X18_Y17_N2
\u_vga|data_a_roc[60]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~95_combout\ = (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|Add3~20_combout\ & (!\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[44]~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[44]~80_combout\,
	combout => \u_vga|data_a_roc[60]~95_combout\);

-- Location: M9K_X22_Y18_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N22
\u_vga|data_a_roc[61]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[61]~295_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(61))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(61) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(61),
	datab => \u_vga|data_a_roc\(61),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[61]~295_combout\);

-- Location: LCCOMB_X19_Y18_N0
\u_vga|data_a_roc[61]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[61]~296_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(61)) # ((\u_vga|data_a_roc[28]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[57]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~5_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[57]~180_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(61),
	combout => \u_vga|data_a_roc[61]~296_combout\);

-- Location: LCCOMB_X19_Y18_N18
\u_vga|data_a_roc[61]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[61]~297_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(61))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[61]~296_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(61),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[61]~296_combout\,
	combout => \u_vga|data_a_roc[61]~297_combout\);

-- Location: LCCOMB_X19_Y18_N2
\u_vga|data_a_roc[61]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[61]~298_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[61]~295_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[61]~297_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[61]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[61]~295_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[61]~297_combout\,
	combout => \u_vga|data_a_roc[61]~298_combout\);

-- Location: FF_X19_Y18_N3
\u_vga|data_a_roc[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[61]~298_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(61));

-- Location: LCCOMB_X20_Y17_N26
\u_vga|data_a_roc[58]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[58]~278_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(58))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(58)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(58),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(58),
	combout => \u_vga|data_a_roc[58]~278_combout\);

-- Location: LCCOMB_X20_Y17_N28
\u_vga|data_a_roc[58]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[58]~279_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(58)) # ((\u_vga|data_a_roc[60]~95_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[60]~95_combout\,
	datab => \u_vga|data_a_roc[28]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(58),
	combout => \u_vga|data_a_roc[58]~279_combout\);

-- Location: LCCOMB_X20_Y17_N6
\u_vga|data_a_roc[58]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[58]~280_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(58))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[58]~279_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(58),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[58]~279_combout\,
	combout => \u_vga|data_a_roc[58]~280_combout\);

-- Location: LCCOMB_X20_Y17_N14
\u_vga|data_a_roc[58]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[58]~281_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[58]~278_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[58]~280_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[58]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[58]~278_combout\,
	datad => \u_vga|data_a_roc[58]~280_combout\,
	combout => \u_vga|data_a_roc[58]~281_combout\);

-- Location: FF_X20_Y17_N15
\u_vga|data_a_roc[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[58]~281_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(58));

-- Location: LCCOMB_X19_Y18_N28
\u_vga|data_a_roc[55]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[55]~311_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(55))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(55) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(55),
	datab => \u_vga|data_a_roc\(55),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[55]~311_combout\);

-- Location: LCCOMB_X19_Y18_N14
\u_vga|data_a_roc[55]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[55]~312_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(55)) # ((\u_vga|data_a_roc[57]~180_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[38]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(55),
	datab => \u_vga|data_a_roc[57]~180_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[38]~25_combout\,
	combout => \u_vga|data_a_roc[55]~312_combout\);

-- Location: LCCOMB_X19_Y18_N16
\u_vga|data_a_roc[55]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[55]~313_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(55)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[55]~312_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc[55]~312_combout\,
	datad => \u_vga|data_a_roc\(55),
	combout => \u_vga|data_a_roc[55]~313_combout\);

-- Location: LCCOMB_X19_Y18_N20
\u_vga|data_a_roc[55]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[55]~314_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[55]~311_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[55]~313_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[55]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[55]~311_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[55]~313_combout\,
	combout => \u_vga|data_a_roc[55]~314_combout\);

-- Location: FF_X19_Y18_N21
\u_vga|data_a_roc[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[55]~314_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(55));

-- Location: LCCOMB_X23_Y20_N20
\u_vga|data_a_roc[50]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[50]~247_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(50)) # ((\u_vga|data_a_roc[34]~35_combout\ & \u_vga|data_a_roc[60]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[34]~35_combout\,
	datac => \u_vga|data_a_roc[60]~95_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(50),
	combout => \u_vga|data_a_roc[50]~247_combout\);

-- Location: LCCOMB_X23_Y20_N30
\u_vga|data_a_roc[50]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[50]~248_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(50))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[50]~247_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(50),
	datab => \u_vga|data_a_roc[50]~247_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[50]~248_combout\);

-- Location: LCCOMB_X23_Y20_N18
\u_vga|data_a_roc[50]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[50]~246_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(50))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(50)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(50),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(50),
	combout => \u_vga|data_a_roc[50]~246_combout\);

-- Location: LCCOMB_X23_Y20_N6
\u_vga|data_a_roc[50]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[50]~249_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[50]~246_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[50]~248_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[50]~248_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[50]~248_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[50]~246_combout\,
	combout => \u_vga|data_a_roc[50]~249_combout\);

-- Location: FF_X23_Y20_N7
\u_vga|data_a_roc[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[50]~249_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(50));

-- Location: LCCOMB_X20_Y16_N22
\u_vga|data_a_roc[48]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[48]~263_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(48)) # ((\u_vga|data_a_roc[17]~50_combout\ & (\u_vga|data_a_roc[44]~86_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[17]~50_combout\,
	datab => \u_vga|data_a_roc[44]~86_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(48),
	combout => \u_vga|data_a_roc[48]~263_combout\);

-- Location: LCCOMB_X20_Y16_N8
\u_vga|data_a_roc[48]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[48]~264_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(48)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[48]~263_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc[48]~263_combout\,
	datad => \u_vga|data_a_roc\(48),
	combout => \u_vga|data_a_roc[48]~264_combout\);

-- Location: LCCOMB_X20_Y16_N20
\u_vga|data_a_roc[48]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[48]~262_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(48))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(48)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(48),
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(48),
	combout => \u_vga|data_a_roc[48]~262_combout\);

-- Location: LCCOMB_X20_Y16_N4
\u_vga|data_a_roc[48]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[48]~265_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[48]~262_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[48]~264_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[48]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[48]~264_combout\,
	datad => \u_vga|data_a_roc[48]~262_combout\,
	combout => \u_vga|data_a_roc[48]~265_combout\);

-- Location: FF_X20_Y16_N5
\u_vga|data_a_roc[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[48]~265_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(48));

-- Location: LCCOMB_X18_Y18_N24
\u_vga|data_a_roc[45]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[45]~288_combout\ = (\u_vga|data_a_roc[43]~287_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[43]~287_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[45]~288_combout\);

-- Location: LCCOMB_X18_Y18_N26
\u_vga|data_a_roc[45]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[45]~289_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(45)) # (\u_vga|data_a_roc[45]~288_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc\(45),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(45),
	datad => \u_vga|data_a_roc[45]~288_combout\,
	combout => \u_vga|data_a_roc[45]~289_combout\);

-- Location: LCCOMB_X18_Y18_N6
\u_vga|data_a_roc[45]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[45]~286_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(45))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(45),
	datad => \u_vga|data_a_roc\(45),
	combout => \u_vga|data_a_roc[45]~286_combout\);

-- Location: LCCOMB_X18_Y18_N18
\u_vga|data_a_roc[45]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[45]~290_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[45]~286_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[45]~289_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[45]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[45]~289_combout\,
	datad => \u_vga|data_a_roc[45]~286_combout\,
	combout => \u_vga|data_a_roc[45]~290_combout\);

-- Location: FF_X18_Y18_N19
\u_vga|data_a_roc[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[45]~290_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(45));

-- Location: LCCOMB_X20_Y18_N16
\u_vga|data_a_roc[42]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[42]~267_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(42)) # ((\u_vga|data_a_roc[44]~86_combout\ & \u_vga|data_a_roc[43]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~86_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(42),
	datad => \u_vga|data_a_roc[43]~202_combout\,
	combout => \u_vga|data_a_roc[42]~267_combout\);

-- Location: LCCOMB_X20_Y18_N2
\u_vga|data_a_roc[42]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[42]~268_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(42))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[42]~267_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(42),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[42]~267_combout\,
	combout => \u_vga|data_a_roc[42]~268_combout\);

-- Location: LCCOMB_X20_Y18_N6
\u_vga|data_a_roc[42]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[42]~266_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(42))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(42),
	datad => \u_vga|data_a_roc\(42),
	combout => \u_vga|data_a_roc[42]~266_combout\);

-- Location: LCCOMB_X20_Y18_N18
\u_vga|data_a_roc[42]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[42]~269_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[42]~266_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[42]~268_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[42]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[42]~268_combout\,
	datad => \u_vga|data_a_roc[42]~266_combout\,
	combout => \u_vga|data_a_roc[42]~269_combout\);

-- Location: FF_X20_Y18_N19
\u_vga|data_a_roc[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[42]~269_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(42));

-- Location: LCCOMB_X18_Y18_N4
\u_vga|data_a_roc[39]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[39]~299_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(39))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(39),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(39),
	combout => \u_vga|data_a_roc[39]~299_combout\);

-- Location: LCCOMB_X18_Y18_N22
\u_vga|data_a_roc[39]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[39]~300_combout\ = (\u_vga|data_a_roc[43]~287_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[38]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[43]~287_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[38]~25_combout\,
	combout => \u_vga|data_a_roc[39]~300_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u_vga|data_a_roc[39]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[39]~301_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[39]~300_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(39))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[39]~300_combout\,
	datab => \u_vga|data_a_roc\(39),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(39),
	combout => \u_vga|data_a_roc[39]~301_combout\);

-- Location: LCCOMB_X18_Y18_N20
\u_vga|data_a_roc[39]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[39]~302_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[39]~299_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[39]~301_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[39]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[39]~299_combout\,
	datad => \u_vga|data_a_roc[39]~301_combout\,
	combout => \u_vga|data_a_roc[39]~302_combout\);

-- Location: FF_X18_Y18_N21
\u_vga|data_a_roc[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[39]~302_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(39));

-- Location: LCCOMB_X21_Y18_N24
\u_vga|data_a_roc[32]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[32]~251_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(32)) # ((\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[17]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(32),
	combout => \u_vga|data_a_roc[32]~251_combout\);

-- Location: LCCOMB_X21_Y18_N10
\u_vga|data_a_roc[32]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[32]~252_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(32))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[32]~251_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(32),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[32]~251_combout\,
	combout => \u_vga|data_a_roc[32]~252_combout\);

-- Location: LCCOMB_X21_Y18_N22
\u_vga|data_a_roc[32]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[32]~250_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(32))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(32) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(32),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(32),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[32]~250_combout\);

-- Location: LCCOMB_X21_Y18_N18
\u_vga|data_a_roc[32]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[32]~253_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[32]~250_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[32]~252_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[32]~252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[32]~252_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[32]~250_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[32]~253_combout\);

-- Location: FF_X21_Y18_N19
\u_vga|data_a_roc[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[32]~253_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(32));

-- Location: LCCOMB_X18_Y16_N12
\u_vga|data_a_roc[29]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[29]~282_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(29))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(29) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(29),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(29),
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[29]~282_combout\);

-- Location: LCCOMB_X18_Y16_N14
\u_vga|data_a_roc[29]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[29]~283_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(29)) # ((\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[25]~166_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[25]~166_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(29),
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[29]~283_combout\);

-- Location: LCCOMB_X18_Y16_N0
\u_vga|data_a_roc[29]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[29]~284_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(29)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[29]~283_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc[29]~283_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc\(29),
	combout => \u_vga|data_a_roc[29]~284_combout\);

-- Location: LCCOMB_X18_Y16_N20
\u_vga|data_a_roc[29]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[29]~285_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[29]~282_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[29]~284_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[29]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[29]~282_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[29]~284_combout\,
	combout => \u_vga|data_a_roc[29]~285_combout\);

-- Location: FF_X18_Y16_N21
\u_vga|data_a_roc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[29]~285_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(29));

-- Location: LCCOMB_X21_Y19_N6
\u_vga|data_a_roc[26]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[26]~272_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[26]~271_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(26))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[26]~271_combout\,
	datab => \u_vga|data_a_roc\(26),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(26),
	combout => \u_vga|data_a_roc[26]~272_combout\);

-- Location: LCCOMB_X21_Y19_N2
\u_vga|data_a_roc[26]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[26]~270_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(26))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(26),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(26),
	combout => \u_vga|data_a_roc[26]~270_combout\);

-- Location: LCCOMB_X21_Y19_N14
\u_vga|data_a_roc[26]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[26]~273_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[26]~270_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[26]~272_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[26]~272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[26]~272_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[26]~270_combout\,
	combout => \u_vga|data_a_roc[26]~273_combout\);

-- Location: FF_X21_Y19_N15
\u_vga|data_a_roc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[26]~273_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(26));

-- Location: LCCOMB_X19_Y16_N22
\u_vga|data_a_roc[23]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[23]~304_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(23)) # ((\u_vga|data_a_roc[19]~152_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & \u_vga|data_a_sub[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[19]~152_combout\,
	datab => \u_vga|data_a_roc[38]~25_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(23),
	datad => \u_vga|data_a_sub[3]~1_combout\,
	combout => \u_vga|data_a_roc[23]~304_combout\);

-- Location: LCCOMB_X19_Y16_N8
\u_vga|data_a_roc[23]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[23]~305_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(23))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[23]~304_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc[23]~304_combout\,
	datad => \u_vga|data_a_roc\(23),
	combout => \u_vga|data_a_roc[23]~305_combout\);

-- Location: LCCOMB_X19_Y16_N20
\u_vga|data_a_roc[23]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[23]~303_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(23))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(23) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(23),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(23),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[23]~303_combout\);

-- Location: LCCOMB_X19_Y16_N4
\u_vga|data_a_roc[23]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[23]~306_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[23]~303_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[23]~305_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[23]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[23]~305_combout\,
	datad => \u_vga|data_a_roc[23]~303_combout\,
	combout => \u_vga|data_a_roc[23]~306_combout\);

-- Location: FF_X19_Y16_N5
\u_vga|data_a_roc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[23]~306_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(23));

-- Location: LCCOMB_X21_Y18_N12
\u_vga|data_a_roc[16]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[16]~254_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(16))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(16) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(16),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|data_a_roc\(16),
	combout => \u_vga|data_a_roc[16]~254_combout\);

-- Location: LCCOMB_X21_Y18_N6
\u_vga|data_a_roc[16]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[16]~255_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(16)) # ((\u_vga|data_a_roc[28]~81_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[17]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(16),
	combout => \u_vga|data_a_roc[16]~255_combout\);

-- Location: LCCOMB_X21_Y18_N16
\u_vga|data_a_roc[16]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[16]~256_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(16))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[16]~255_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(16),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[16]~255_combout\,
	combout => \u_vga|data_a_roc[16]~256_combout\);

-- Location: LCCOMB_X21_Y18_N20
\u_vga|data_a_roc[16]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[16]~257_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[16]~254_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[16]~256_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[16]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[16]~254_combout\,
	datab => \u_vga|data_a_roc[16]~256_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[16]~257_combout\);

-- Location: FF_X21_Y18_N21
\u_vga|data_a_roc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[16]~257_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(16));

-- Location: LCCOMB_X18_Y14_N16
\u_vga|data_a_roc[13]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[13]~292_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(13)) # ((\u_vga|data_a_roc[9]~175_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(13),
	datab => \u_vga|data_a_roc[9]~175_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[13]~292_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u_vga|data_a_roc[13]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[13]~293_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(13))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[13]~292_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(13),
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[13]~292_combout\,
	combout => \u_vga|data_a_roc[13]~293_combout\);

-- Location: LCCOMB_X18_Y14_N6
\u_vga|data_a_roc[13]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[13]~291_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(13))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(13) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(13),
	datab => \u_vga|data_a_roc\(13),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[13]~291_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u_vga|data_a_roc[13]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[13]~294_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[13]~291_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[13]~293_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[13]~293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[13]~293_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[13]~291_combout\,
	combout => \u_vga|data_a_roc[13]~294_combout\);

-- Location: FF_X18_Y14_N3
\u_vga|data_a_roc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[13]~294_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(13));

-- Location: LCCOMB_X19_Y14_N26
\u_vga|data_a_roc[10]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[10]~275_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(10)) # ((\u_vga|data_a_roc[28]~81_combout\ & \u_vga|data_a_roc[43]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(10),
	datac => \u_vga|data_a_roc[28]~81_combout\,
	datad => \u_vga|data_a_roc[43]~202_combout\,
	combout => \u_vga|data_a_roc[10]~275_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u_vga|data_a_roc[10]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[10]~276_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(10)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[10]~275_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[10]~275_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc\(10),
	combout => \u_vga|data_a_roc[10]~276_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u_vga|data_a_roc[10]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[10]~274_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(10))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(10),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(10),
	combout => \u_vga|data_a_roc[10]~274_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u_vga|data_a_roc[10]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[10]~277_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[10]~274_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[10]~276_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[10]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[10]~276_combout\,
	datad => \u_vga|data_a_roc[10]~274_combout\,
	combout => \u_vga|data_a_roc[10]~277_combout\);

-- Location: FF_X19_Y14_N25
\u_vga|data_a_roc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[10]~277_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(10));

-- Location: LCCOMB_X18_Y14_N22
\u_vga|data_a_roc[7]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[7]~308_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(7)) # ((\u_vga|data_a_roc[38]~25_combout\ & (\u_vga|data_a_roc[9]~175_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[38]~25_combout\,
	datab => \u_vga|data_a_roc[9]~175_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(7),
	combout => \u_vga|data_a_roc[7]~308_combout\);

-- Location: LCCOMB_X18_Y14_N8
\u_vga|data_a_roc[7]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[7]~309_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(7))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[7]~308_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(7),
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc[7]~308_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[7]~309_combout\);

-- Location: LCCOMB_X18_Y14_N20
\u_vga|data_a_roc[7]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[7]~307_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(7))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(7) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(7),
	datab => \u_vga|data_a_roc\(7),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[7]~307_combout\);

-- Location: LCCOMB_X18_Y14_N12
\u_vga|data_a_roc[7]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[7]~310_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[7]~307_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[7]~309_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[7]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[7]~309_combout\,
	datad => \u_vga|data_a_roc[7]~307_combout\,
	combout => \u_vga|data_a_roc[7]~310_combout\);

-- Location: FF_X18_Y14_N13
\u_vga|data_a_roc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[7]~310_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(7));

-- Location: LCCOMB_X20_Y15_N6
\u_vga|data_a_roc[2]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[2]~243_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(2)) # ((!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[28]~81_combout\ & \u_vga|data_a_roc[34]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(2),
	datac => \u_vga|data_a_roc[28]~81_combout\,
	datad => \u_vga|data_a_roc[34]~35_combout\,
	combout => \u_vga|data_a_roc[2]~243_combout\);

-- Location: LCCOMB_X20_Y15_N24
\u_vga|data_a_roc[2]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[2]~244_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(2))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[2]~243_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(2),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[2]~243_combout\,
	combout => \u_vga|data_a_roc[2]~244_combout\);

-- Location: LCCOMB_X20_Y15_N20
\u_vga|data_a_roc[2]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[2]~242_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(2))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|data_a_roc\(2),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(2),
	combout => \u_vga|data_a_roc[2]~242_combout\);

-- Location: LCCOMB_X20_Y15_N4
\u_vga|data_a_roc[2]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[2]~245_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[2]~242_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[2]~244_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[2]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[2]~244_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[2]~242_combout\,
	combout => \u_vga|data_a_roc[2]~245_combout\);

-- Location: FF_X20_Y15_N5
\u_vga|data_a_roc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[2]~245_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(2));

-- Location: LCCOMB_X19_Y17_N4
\u_vga|data_a_roc[0]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~260_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[0]~259_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(0))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~259_combout\,
	datab => \u_vga|data_a_roc\(0),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(0),
	combout => \u_vga|data_a_roc[0]~260_combout\);

-- Location: LCCOMB_X19_Y17_N2
\u_vga|data_a_roc[0]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~258_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(0))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(0),
	datac => \u_vga|data_a_roc\(0),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[0]~258_combout\);

-- Location: LCCOMB_X19_Y17_N0
\u_vga|data_a_roc[0]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[0]~261_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[0]~258_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[0]~260_combout\)))) # (!\u_vga|Equal11~6_combout\ 
-- & (((\u_vga|data_a_roc[0]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[0]~260_combout\,
	datad => \u_vga|data_a_roc[0]~258_combout\,
	combout => \u_vga|data_a_roc[0]~261_combout\);

-- Location: FF_X19_Y17_N1
\u_vga|data_a_roc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[0]~261_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(0));

-- Location: FF_X23_Y21_N17
\u_vga|data_roc_disp[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~64_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(29));

-- Location: LCCOMB_X23_Y21_N16
\u_vga|data_roc_disp~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~64_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(29))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(29),
	datac => \u_vga|data_roc_disp\(29),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~64_combout\);

-- Location: FF_X23_Y21_N3
\u_vga|data_roc_disp[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~65_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(45));

-- Location: LCCOMB_X23_Y21_N2
\u_vga|data_roc_disp~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~65_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(45))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(45),
	datac => \u_vga|data_roc_disp\(45),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~65_combout\);

-- Location: FF_X23_Y21_N21
\u_vga|data_roc_disp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~66_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(13));

-- Location: LCCOMB_X23_Y21_N20
\u_vga|data_roc_disp~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~66_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(13))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(13),
	datac => \u_vga|data_roc_disp\(13),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~66_combout\);

-- Location: LCCOMB_X23_Y21_N22
\u_vga|Mux2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~44_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~65_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_roc_disp~65_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~66_combout\,
	combout => \u_vga|Mux2~44_combout\);

-- Location: FF_X23_Y21_N25
\u_vga|data_roc_disp[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~67_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(61));

-- Location: LCCOMB_X23_Y21_N24
\u_vga|data_roc_disp~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~67_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(61))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(61),
	datac => \u_vga|data_roc_disp\(61),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~67_combout\);

-- Location: LCCOMB_X23_Y21_N10
\u_vga|Mux2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~45_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~44_combout\ & ((\u_vga|data_roc_disp~67_combout\))) # (!\u_vga|Mux2~44_combout\ & (\u_vga|data_roc_disp~64_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_roc_disp~64_combout\,
	datac => \u_vga|Mux2~44_combout\,
	datad => \u_vga|data_roc_disp~67_combout\,
	combout => \u_vga|Mux2~45_combout\);

-- Location: FF_X25_Y16_N11
\u_vga|data_roc_disp[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~72_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(21));

-- Location: LCCOMB_X25_Y16_N10
\u_vga|data_roc_disp~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~72_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(21)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(21),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(21),
	combout => \u_vga|data_roc_disp~72_combout\);

-- Location: FF_X25_Y16_N27
\u_vga|data_roc_disp[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~75_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(53));

-- Location: LCCOMB_X25_Y16_N26
\u_vga|data_roc_disp~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~75_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(53)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(53),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(53),
	combout => \u_vga|data_roc_disp~75_combout\);

-- Location: FF_X25_Y16_N31
\u_vga|data_roc_disp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~74_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(5));

-- Location: LCCOMB_X25_Y16_N30
\u_vga|data_roc_disp~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~74_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(5))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(5),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(5),
	combout => \u_vga|data_roc_disp~74_combout\);

-- Location: FF_X25_Y16_N13
\u_vga|data_roc_disp[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~73_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(37));

-- Location: LCCOMB_X25_Y16_N12
\u_vga|data_roc_disp~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~73_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(37)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(37),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(37),
	combout => \u_vga|data_roc_disp~73_combout\);

-- Location: LCCOMB_X25_Y16_N0
\u_vga|Mux2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~48_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~73_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~74_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~73_combout\,
	combout => \u_vga|Mux2~48_combout\);

-- Location: LCCOMB_X25_Y16_N20
\u_vga|Mux2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~49_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~48_combout\ & ((\u_vga|data_roc_disp~75_combout\))) # (!\u_vga|Mux2~48_combout\ & (\u_vga|data_roc_disp~72_combout\)))) # (!\u_vga|h_cnt\(7) & (((\u_vga|Mux2~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~72_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|data_roc_disp~75_combout\,
	datad => \u_vga|Mux2~48_combout\,
	combout => \u_vga|Mux2~49_combout\);

-- Location: FF_X25_Y16_N23
\u_vga|data_roc_disp[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~71_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(55));

-- Location: LCCOMB_X25_Y16_N22
\u_vga|data_roc_disp~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~71_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(55))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(55),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(55),
	combout => \u_vga|data_roc_disp~71_combout\);

-- Location: FF_X25_Y16_N15
\u_vga|data_roc_disp[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~68_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(39));

-- Location: LCCOMB_X25_Y16_N14
\u_vga|data_roc_disp~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~68_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(39)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(39),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(39),
	combout => \u_vga|data_roc_disp~68_combout\);

-- Location: FF_X25_Y16_N9
\u_vga|data_roc_disp[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~69_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(23));

-- Location: LCCOMB_X25_Y16_N8
\u_vga|data_roc_disp~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~69_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(23)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(23),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(23),
	combout => \u_vga|data_roc_disp~69_combout\);

-- Location: FF_X25_Y16_N3
\u_vga|data_roc_disp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~70_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(7));

-- Location: LCCOMB_X25_Y16_N2
\u_vga|data_roc_disp~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~70_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(7)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(7),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(7),
	combout => \u_vga|data_roc_disp~70_combout\);

-- Location: LCCOMB_X25_Y16_N28
\u_vga|Mux2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~46_combout\ = (\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(7))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~69_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|data_roc_disp~69_combout\,
	datad => \u_vga|data_roc_disp~70_combout\,
	combout => \u_vga|Mux2~46_combout\);

-- Location: LCCOMB_X25_Y16_N16
\u_vga|Mux2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~47_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~46_combout\ & (\u_vga|data_roc_disp~71_combout\)) # (!\u_vga|Mux2~46_combout\ & ((\u_vga|data_roc_disp~68_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~71_combout\,
	datab => \u_vga|data_roc_disp~68_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux2~46_combout\,
	combout => \u_vga|Mux2~47_combout\);

-- Location: LCCOMB_X25_Y16_N6
\u_vga|Mux2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~50_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6)) # (\u_vga|Mux2~47_combout\)))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux2~49_combout\ & (!\u_vga|h_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Mux2~49_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux2~47_combout\,
	combout => \u_vga|Mux2~50_combout\);

-- Location: LCCOMB_X24_Y19_N30
\u_vga|Mux2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~53_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux2~50_combout\ & (\u_vga|Mux2~52_combout\)) # (!\u_vga|Mux2~50_combout\ & ((\u_vga|Mux2~45_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux2~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~52_combout\,
	datab => \u_vga|Mux2~45_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux2~50_combout\,
	combout => \u_vga|Mux2~53_combout\);

-- Location: FF_X23_Y19_N19
\u_vga|data_roc_disp[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~61_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(26));

-- Location: LCCOMB_X23_Y19_N18
\u_vga|data_roc_disp~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~61_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(26))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(26),
	datac => \u_vga|data_roc_disp\(26),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~61_combout\);

-- Location: FF_X23_Y19_N5
\u_vga|data_roc_disp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~62_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(10));

-- Location: LCCOMB_X23_Y19_N4
\u_vga|data_roc_disp~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~62_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(10))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(10),
	datac => \u_vga|data_roc_disp\(10),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~62_combout\);

-- Location: LCCOMB_X23_Y19_N22
\u_vga|Mux2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~40_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~61_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~61_combout\,
	datac => \u_vga|data_roc_disp~62_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux2~40_combout\);

-- Location: FF_X23_Y19_N9
\u_vga|data_roc_disp[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~60_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(42));

-- Location: LCCOMB_X23_Y19_N8
\u_vga|data_roc_disp~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~60_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(42))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(42),
	datac => \u_vga|data_roc_disp\(42),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~60_combout\);

-- Location: FF_X23_Y19_N17
\u_vga|data_roc_disp[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~63_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(58));

-- Location: LCCOMB_X23_Y19_N16
\u_vga|data_roc_disp~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~63_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(58))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(58),
	datac => \u_vga|data_roc_disp\(58),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~63_combout\);

-- Location: LCCOMB_X23_Y19_N26
\u_vga|Mux2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~41_combout\ = (\u_vga|Mux2~40_combout\ & (((\u_vga|data_roc_disp~63_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~40_combout\ & (\u_vga|data_roc_disp~60_combout\ & (\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~40_combout\,
	datab => \u_vga|data_roc_disp~60_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~63_combout\,
	combout => \u_vga|Mux2~41_combout\);

-- Location: LCCOMB_X21_Y16_N4
\u_vga|data_a_roc[41]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[41]~171_combout\ = (\u_vga|data_a_roc[25]~11_combout\ & (\u_vga|data_a_roc[44]~161_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datab => \u_vga|data_a_roc[44]~161_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[41]~171_combout\);

-- Location: M9K_X22_Y16_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y18_N10
\u_vga|data_a_roc[59]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[59]~215_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(59)) # ((\u_vga|data_a_roc[28]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[57]~180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~5_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[57]~180_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(59),
	combout => \u_vga|data_a_roc[59]~215_combout\);

-- Location: LCCOMB_X19_Y18_N4
\u_vga|data_a_roc[59]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[59]~216_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(59))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[59]~215_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(59),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[59]~215_combout\,
	combout => \u_vga|data_a_roc[59]~216_combout\);

-- Location: LCCOMB_X19_Y18_N24
\u_vga|data_a_roc[59]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[59]~214_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(59))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(59) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(59),
	datab => \u_vga|data_a_roc\(59),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[59]~214_combout\);

-- Location: LCCOMB_X19_Y18_N8
\u_vga|data_a_roc[59]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[59]~217_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[59]~214_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[59]~216_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[59]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[59]~216_combout\,
	datad => \u_vga|data_a_roc[59]~214_combout\,
	combout => \u_vga|data_a_roc[59]~217_combout\);

-- Location: FF_X19_Y18_N9
\u_vga|data_a_roc[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[59]~217_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(59));

-- Location: LCCOMB_X19_Y15_N10
\u_vga|data_a_roc[57]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~179_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(57))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(57) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(57),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(57),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[57]~179_combout\);

-- Location: LCCOMB_X19_Y15_N12
\u_vga|data_a_roc[57]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~181_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(57)) # ((\u_vga|data_a_roc[57]~180_combout\ & \u_vga|data_a_roc[25]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[57]~180_combout\,
	datac => \u_vga|data_a_roc[25]~11_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(57),
	combout => \u_vga|data_a_roc[57]~181_combout\);

-- Location: LCCOMB_X19_Y15_N30
\u_vga|data_a_roc[57]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~182_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(57))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[57]~181_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(57),
	datad => \u_vga|data_a_roc[57]~181_combout\,
	combout => \u_vga|data_a_roc[57]~182_combout\);

-- Location: LCCOMB_X19_Y15_N22
\u_vga|data_a_roc[57]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[57]~183_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[57]~179_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[57]~182_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[57]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[57]~179_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[57]~182_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[57]~183_combout\);

-- Location: FF_X19_Y15_N23
\u_vga|data_a_roc[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[57]~183_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(57));

-- Location: LCCOMB_X20_Y16_N6
\u_vga|data_a_roc[56]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[56]~230_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(56))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(56),
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(56),
	combout => \u_vga|data_a_roc[56]~230_combout\);

-- Location: LCCOMB_X20_Y16_N16
\u_vga|data_a_roc[56]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[56]~231_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(56)) # ((\u_vga|data_a_roc[25]~11_combout\ & \u_vga|data_a_roc[60]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(56),
	datab => \u_vga|data_a_roc[25]~11_combout\,
	datad => \u_vga|data_a_roc[60]~95_combout\,
	combout => \u_vga|data_a_roc[56]~231_combout\);

-- Location: LCCOMB_X20_Y16_N18
\u_vga|data_a_roc[56]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[56]~232_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(56))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[56]~231_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(56)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(56),
	datad => \u_vga|data_a_roc[56]~231_combout\,
	combout => \u_vga|data_a_roc[56]~232_combout\);

-- Location: LCCOMB_X20_Y16_N26
\u_vga|data_a_roc[56]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[56]~233_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[56]~230_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[56]~232_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[56]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[56]~230_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[56]~232_combout\,
	combout => \u_vga|data_a_roc[56]~233_combout\);

-- Location: FF_X20_Y16_N27
\u_vga|data_a_roc[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[56]~233_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(56));

-- Location: LCCOMB_X19_Y19_N14
\u_vga|data_a_roc[49]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[49]~197_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(49))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(49) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(49),
	datab => \u_vga|data_a_roc\(49),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[49]~197_combout\);

-- Location: LCCOMB_X19_Y19_N24
\u_vga|data_a_roc[49]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[49]~198_combout\ = (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[17]~50_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[44]~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|data_a_roc[17]~50_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[44]~161_combout\,
	combout => \u_vga|data_a_roc[49]~198_combout\);

-- Location: LCCOMB_X19_Y19_N26
\u_vga|data_a_roc[49]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[49]~199_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(49)) # ((\u_vga|data_a_roc[49]~198_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(49),
	datab => \u_vga|data_a_roc\(49),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_vga|data_a_roc[49]~198_combout\,
	combout => \u_vga|data_a_roc[49]~199_combout\);

-- Location: LCCOMB_X19_Y19_N18
\u_vga|data_a_roc[49]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[49]~200_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[49]~197_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[49]~199_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[49]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|data_a_roc[49]~197_combout\,
	datac => \u_vga|data_a_roc[49]~199_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[49]~200_combout\);

-- Location: FF_X19_Y19_N19
\u_vga|data_a_roc[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[49]~200_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(49));

-- Location: LCCOMB_X20_Y18_N10
\u_vga|data_a_roc[43]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~203_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(43)) # ((\u_vga|data_a_roc[44]~161_combout\ & (\u_vga|data_a_roc[43]~202_combout\ & \u_vga|data_a_sub[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~161_combout\,
	datab => \u_vga|data_a_roc[43]~202_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(43),
	combout => \u_vga|data_a_roc[43]~203_combout\);

-- Location: LCCOMB_X20_Y18_N28
\u_vga|data_a_roc[43]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~204_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(43))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[43]~203_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(43),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[43]~203_combout\,
	combout => \u_vga|data_a_roc[43]~204_combout\);

-- Location: LCCOMB_X20_Y18_N0
\u_vga|data_a_roc[43]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~201_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(43))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(43),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(43),
	combout => \u_vga|data_a_roc[43]~201_combout\);

-- Location: LCCOMB_X20_Y18_N8
\u_vga|data_a_roc[43]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[43]~205_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[43]~201_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[43]~204_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[43]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|data_a_roc[43]~204_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[43]~201_combout\,
	combout => \u_vga|data_a_roc[43]~205_combout\);

-- Location: FF_X20_Y18_N9
\u_vga|data_a_roc[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[43]~205_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(43));

-- Location: LCCOMB_X21_Y16_N6
\u_vga|data_a_roc[41]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[41]~172_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[41]~171_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(41))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(41),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc[41]~171_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(41),
	combout => \u_vga|data_a_roc[41]~172_combout\);

-- Location: LCCOMB_X21_Y16_N2
\u_vga|data_a_roc[41]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[41]~170_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(41))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(41),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(41),
	combout => \u_vga|data_a_roc[41]~170_combout\);

-- Location: LCCOMB_X21_Y16_N30
\u_vga|data_a_roc[41]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[41]~173_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[41]~170_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[41]~172_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[41]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[41]~172_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[41]~170_combout\,
	combout => \u_vga|data_a_roc[41]~173_combout\);

-- Location: FF_X21_Y16_N31
\u_vga|data_a_roc[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[41]~173_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(41));

-- Location: LCCOMB_X20_Y16_N10
\u_vga|data_a_roc[40]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[40]~223_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(40)) # ((\u_vga|data_a_roc[44]~86_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[25]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(40),
	datab => \u_vga|data_a_roc[44]~86_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[25]~11_combout\,
	combout => \u_vga|data_a_roc[40]~223_combout\);

-- Location: LCCOMB_X20_Y16_N28
\u_vga|data_a_roc[40]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[40]~224_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(40))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[40]~223_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(40),
	datad => \u_vga|data_a_roc[40]~223_combout\,
	combout => \u_vga|data_a_roc[40]~224_combout\);

-- Location: LCCOMB_X20_Y16_N24
\u_vga|data_a_roc[40]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[40]~222_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(40))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(40) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(40),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(40),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[40]~222_combout\);

-- Location: LCCOMB_X20_Y16_N0
\u_vga|data_a_roc[40]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[40]~225_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[40]~222_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[40]~224_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[40]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[40]~224_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[40]~222_combout\,
	combout => \u_vga|data_a_roc[40]~225_combout\);

-- Location: FF_X20_Y16_N1
\u_vga|data_a_roc[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[40]~225_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(40));

-- Location: LCCOMB_X23_Y20_N22
\u_vga|data_a_roc[34]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~235_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(34)) # ((\u_vga|data_a_roc[34]~35_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[44]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[34]~35_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[44]~86_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(34),
	combout => \u_vga|data_a_roc[34]~235_combout\);

-- Location: LCCOMB_X23_Y20_N8
\u_vga|data_a_roc[34]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~236_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(34)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[34]~235_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[34]~235_combout\,
	datab => \u_vga|data_a_roc\(34),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[34]~236_combout\);

-- Location: LCCOMB_X23_Y20_N4
\u_vga|data_a_roc[34]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~234_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(34))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(34) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(34),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(34),
	combout => \u_vga|data_a_roc[34]~234_combout\);

-- Location: LCCOMB_X23_Y20_N28
\u_vga|data_a_roc[34]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[34]~237_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[34]~234_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[34]~236_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[34]~236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[34]~236_combout\,
	datad => \u_vga|data_a_roc[34]~234_combout\,
	combout => \u_vga|data_a_roc[34]~237_combout\);

-- Location: FF_X23_Y20_N29
\u_vga|data_a_roc[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[34]~237_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(34));

-- Location: LCCOMB_X18_Y16_N22
\u_vga|data_a_roc[33]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[33]~188_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(33))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(33) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(33),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(33),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[33]~188_combout\);

-- Location: LCCOMB_X18_Y16_N16
\u_vga|data_a_roc[33]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[33]~189_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(33)) # ((\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[25]~166_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(33),
	datac => \u_vga|data_a_roc[25]~166_combout\,
	datad => \u_vga|data_a_roc[46]~63_combout\,
	combout => \u_vga|data_a_roc[33]~189_combout\);

-- Location: LCCOMB_X18_Y16_N10
\u_vga|data_a_roc[33]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[33]~190_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(33))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[33]~189_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(33),
	datad => \u_vga|data_a_roc[33]~189_combout\,
	combout => \u_vga|data_a_roc[33]~190_combout\);

-- Location: LCCOMB_X18_Y16_N26
\u_vga|data_a_roc[33]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[33]~191_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[33]~188_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[33]~190_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[33]~190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[33]~188_combout\,
	datad => \u_vga|data_a_roc[33]~190_combout\,
	combout => \u_vga|data_a_roc[33]~191_combout\);

-- Location: FF_X18_Y16_N27
\u_vga|data_a_roc[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[33]~191_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(33));

-- Location: LCCOMB_X19_Y16_N16
\u_vga|data_a_roc[27]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[27]~207_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(27)) # ((\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & \u_vga|data_a_roc[19]~152_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_roc[28]~5_combout\,
	datac => \u_vga|data_a_roc[19]~152_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(27),
	combout => \u_vga|data_a_roc[27]~207_combout\);

-- Location: LCCOMB_X19_Y16_N26
\u_vga|data_a_roc[27]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[27]~208_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(27))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[27]~207_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(27),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[27]~207_combout\,
	combout => \u_vga|data_a_roc[27]~208_combout\);

-- Location: LCCOMB_X19_Y16_N6
\u_vga|data_a_roc[27]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[27]~206_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(27))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(27) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(27),
	datab => \u_vga|data_a_roc\(27),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[27]~206_combout\);

-- Location: LCCOMB_X19_Y16_N18
\u_vga|data_a_roc[27]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[27]~209_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[27]~206_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[27]~208_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[27]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[27]~208_combout\,
	datad => \u_vga|data_a_roc[27]~206_combout\,
	combout => \u_vga|data_a_roc[27]~209_combout\);

-- Location: FF_X19_Y16_N19
\u_vga|data_a_roc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[27]~209_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(27));

-- Location: LCCOMB_X18_Y16_N18
\u_vga|data_a_roc[25]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~167_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(25)) # ((\u_vga|data_a_roc[25]~11_combout\ & \u_vga|data_a_roc[25]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datac => \u_vga|data_a_roc[25]~166_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(25),
	combout => \u_vga|data_a_roc[25]~167_combout\);

-- Location: LCCOMB_X18_Y16_N28
\u_vga|data_a_roc[25]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~168_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(25))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[25]~167_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(25),
	datad => \u_vga|data_a_roc[25]~167_combout\,
	combout => \u_vga|data_a_roc[25]~168_combout\);

-- Location: LCCOMB_X18_Y16_N24
\u_vga|data_a_roc[25]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~165_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(25))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(25),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(25),
	combout => \u_vga|data_a_roc[25]~165_combout\);

-- Location: LCCOMB_X18_Y16_N8
\u_vga|data_a_roc[25]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[25]~169_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[25]~165_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[25]~168_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[25]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[25]~168_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[25]~165_combout\,
	combout => \u_vga|data_a_roc[25]~169_combout\);

-- Location: FF_X18_Y16_N9
\u_vga|data_a_roc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[25]~169_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(25));

-- Location: LCCOMB_X21_Y12_N14
\u_vga|data_a_roc[24]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[24]~218_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(24))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(24) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(24),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(24),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[24]~218_combout\);

-- Location: LCCOMB_X21_Y12_N24
\u_vga|data_a_roc[24]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[24]~219_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(24)) # ((\u_vga|data_a_roc[25]~11_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[28]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(24),
	datad => \u_vga|data_a_roc[28]~81_combout\,
	combout => \u_vga|data_a_roc[24]~219_combout\);

-- Location: LCCOMB_X21_Y12_N10
\u_vga|data_a_roc[24]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[24]~220_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(24))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[24]~219_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(24),
	datab => \u_vga|data_a_roc[24]~219_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[24]~220_combout\);

-- Location: LCCOMB_X21_Y12_N26
\u_vga|data_a_roc[24]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[24]~221_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[24]~218_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[24]~220_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[24]~220_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[24]~218_combout\,
	datad => \u_vga|data_a_roc[24]~220_combout\,
	combout => \u_vga|data_a_roc[24]~221_combout\);

-- Location: FF_X21_Y12_N27
\u_vga|data_a_roc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[24]~221_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(24));

-- Location: LCCOMB_X20_Y15_N22
\u_vga|data_a_roc[18]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[18]~238_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(18))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|data_a_roc\(18),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(18),
	combout => \u_vga|data_a_roc[18]~238_combout\);

-- Location: LCCOMB_X20_Y15_N8
\u_vga|data_a_roc[18]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[18]~239_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(18)) # ((\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[28]~81_combout\ & \u_vga|data_a_roc[34]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(18),
	datac => \u_vga|data_a_roc[28]~81_combout\,
	datad => \u_vga|data_a_roc[34]~35_combout\,
	combout => \u_vga|data_a_roc[18]~239_combout\);

-- Location: LCCOMB_X20_Y15_N18
\u_vga|data_a_roc[18]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[18]~240_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(18))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[18]~239_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(18),
	datab => \u_vga|data_a_roc[18]~239_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[18]~240_combout\);

-- Location: LCCOMB_X20_Y15_N26
\u_vga|data_a_roc[18]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[18]~241_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[18]~238_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[18]~240_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[18]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[18]~238_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[18]~240_combout\,
	combout => \u_vga|data_a_roc[18]~241_combout\);

-- Location: FF_X20_Y15_N27
\u_vga|data_a_roc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[18]~241_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(18));

-- Location: LCCOMB_X23_Y13_N2
\u_vga|data_a_roc[17]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~185_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(17)) # ((\u_vga|data_a_roc[17]~50_combout\ & \u_vga|data_a_roc[9]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(17),
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_vga|data_a_roc[9]~175_combout\,
	combout => \u_vga|data_a_roc[17]~185_combout\);

-- Location: LCCOMB_X23_Y13_N28
\u_vga|data_a_roc[17]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~186_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(17))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[17]~185_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(17),
	datac => \u_vga|data_a_roc[17]~185_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[17]~186_combout\);

-- Location: LCCOMB_X23_Y13_N24
\u_vga|data_a_roc[17]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~184_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(17))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(17),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(17),
	combout => \u_vga|data_a_roc[17]~184_combout\);

-- Location: LCCOMB_X23_Y13_N0
\u_vga|data_a_roc[17]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[17]~187_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[17]~184_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[17]~186_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[17]~186_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[17]~186_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[17]~184_combout\,
	combout => \u_vga|data_a_roc[17]~187_combout\);

-- Location: FF_X23_Y13_N1
\u_vga|data_a_roc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[17]~187_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(17));

-- Location: LCCOMB_X18_Y14_N26
\u_vga|data_a_roc[11]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[11]~211_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(11)) # ((\u_vga|data_a_roc[9]~175_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[9]~175_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(11),
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[11]~211_combout\);

-- Location: LCCOMB_X18_Y14_N4
\u_vga|data_a_roc[11]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[11]~212_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(11))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[11]~211_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc[11]~211_combout\,
	datad => \u_vga|data_a_roc\(11),
	combout => \u_vga|data_a_roc[11]~212_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u_vga|data_a_roc[11]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[11]~210_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(11))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(11),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(11),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[11]~210_combout\);

-- Location: LCCOMB_X18_Y14_N24
\u_vga|data_a_roc[11]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[11]~213_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[11]~210_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[11]~212_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[11]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[11]~212_combout\,
	datad => \u_vga|data_a_roc[11]~210_combout\,
	combout => \u_vga|data_a_roc[11]~213_combout\);

-- Location: FF_X18_Y14_N25
\u_vga|data_a_roc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[11]~213_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(11));

-- Location: LCCOMB_X19_Y15_N20
\u_vga|data_a_roc[9]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~174_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(9))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(9) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(9),
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|data_a_roc\(9),
	combout => \u_vga|data_a_roc[9]~174_combout\);

-- Location: LCCOMB_X19_Y15_N6
\u_vga|data_a_roc[9]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~176_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(9)) # ((\u_vga|data_a_roc[9]~175_combout\ & \u_vga|data_a_roc[25]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[9]~175_combout\,
	datab => \u_vga|data_a_roc[25]~11_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(9),
	combout => \u_vga|data_a_roc[9]~176_combout\);

-- Location: LCCOMB_X19_Y15_N16
\u_vga|data_a_roc[9]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~177_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(9))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[9]~176_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[9]~176_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc\(9),
	combout => \u_vga|data_a_roc[9]~177_combout\);

-- Location: LCCOMB_X19_Y15_N28
\u_vga|data_a_roc[9]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[9]~178_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[9]~174_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[9]~177_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[9]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[9]~174_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[9]~177_combout\,
	combout => \u_vga|data_a_roc[9]~178_combout\);

-- Location: FF_X19_Y15_N29
\u_vga|data_a_roc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[9]~178_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(9));

-- Location: LCCOMB_X21_Y12_N6
\u_vga|data_a_roc[8]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[8]~227_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(8)) # ((\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_roc[25]~11_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(8),
	datab => \u_vga|data_a_roc[28]~81_combout\,
	datac => \u_vga|data_a_roc[25]~11_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[8]~227_combout\);

-- Location: LCCOMB_X21_Y12_N8
\u_vga|data_a_roc[8]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[8]~228_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(8))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[8]~227_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(8),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[8]~227_combout\,
	combout => \u_vga|data_a_roc[8]~228_combout\);

-- Location: LCCOMB_X21_Y12_N20
\u_vga|data_a_roc[8]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[8]~226_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(8))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(8),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(8),
	combout => \u_vga|data_a_roc[8]~226_combout\);

-- Location: LCCOMB_X21_Y12_N4
\u_vga|data_a_roc[8]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[8]~229_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[8]~226_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[8]~228_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[8]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[8]~228_combout\,
	datad => \u_vga|data_a_roc[8]~226_combout\,
	combout => \u_vga|data_a_roc[8]~229_combout\);

-- Location: FF_X21_Y12_N5
\u_vga|data_a_roc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[8]~229_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(8));

-- Location: LCCOMB_X19_Y19_N10
\u_vga|data_a_roc[1]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~194_combout\ = (\u_vga|data_a_sub[3]~1_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[17]~50_combout\ & \u_vga|data_a_roc[1]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_vga|data_a_roc[1]~193_combout\,
	combout => \u_vga|data_a_roc[1]~194_combout\);

-- Location: LCCOMB_X19_Y19_N12
\u_vga|data_a_roc[1]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~195_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(1)) # ((\u_vga|data_a_roc[1]~194_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(1),
	datab => \u_vga|data_a_roc\(1),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_vga|data_a_roc[1]~194_combout\,
	combout => \u_vga|data_a_roc[1]~195_combout\);

-- Location: LCCOMB_X19_Y19_N6
\u_vga|data_a_roc[1]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~192_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(1))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|data_a_roc\(1),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(1),
	combout => \u_vga|data_a_roc[1]~192_combout\);

-- Location: LCCOMB_X19_Y19_N8
\u_vga|data_a_roc[1]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[1]~196_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[1]~192_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[1]~195_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[1]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[1]~195_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[1]~192_combout\,
	combout => \u_vga|data_a_roc[1]~196_combout\);

-- Location: FF_X19_Y19_N9
\u_vga|data_a_roc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[1]~196_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(1));

-- Location: FF_X24_Y16_N27
\u_vga|data_roc_disp[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~51_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(56));

-- Location: LCCOMB_X24_Y16_N26
\u_vga|data_roc_disp~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~51_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(56))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(56),
	datac => \u_vga|data_roc_disp\(56),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~51_combout\);

-- Location: FF_X24_Y16_N31
\u_vga|data_roc_disp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~50_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(8));

-- Location: LCCOMB_X24_Y16_N30
\u_vga|data_roc_disp~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~50_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(8))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|data_roc_disp\(8),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~50_combout\);

-- Location: FF_X24_Y16_N29
\u_vga|data_roc_disp[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~49_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(40));

-- Location: LCCOMB_X24_Y16_N28
\u_vga|data_roc_disp~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~49_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(40))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(40),
	datac => \u_vga|data_roc_disp\(40),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~49_combout\);

-- Location: LCCOMB_X24_Y16_N16
\u_vga|Mux2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~33_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~49_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~50_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~49_combout\,
	combout => \u_vga|Mux2~33_combout\);

-- Location: FF_X24_Y16_N19
\u_vga|data_roc_disp[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~48_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(24));

-- Location: LCCOMB_X24_Y16_N18
\u_vga|data_roc_disp~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~48_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(24))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(24),
	datac => \u_vga|data_roc_disp\(24),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~48_combout\);

-- Location: LCCOMB_X24_Y16_N4
\u_vga|Mux2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~34_combout\ = (\u_vga|Mux2~33_combout\ & ((\u_vga|data_roc_disp~51_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~33_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|data_roc_disp~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~51_combout\,
	datab => \u_vga|Mux2~33_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_roc_disp~48_combout\,
	combout => \u_vga|Mux2~34_combout\);

-- Location: FF_X23_Y18_N17
\u_vga|data_roc_disp[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~59_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(48));

-- Location: LCCOMB_X23_Y18_N16
\u_vga|data_roc_disp~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~59_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(48))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(48),
	datac => \u_vga|data_roc_disp\(48),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~59_combout\);

-- Location: FF_X23_Y18_N29
\u_vga|data_roc_disp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~58_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(0));

-- Location: LCCOMB_X23_Y18_N28
\u_vga|data_roc_disp~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~58_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(0))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(0),
	datac => \u_vga|data_roc_disp\(0),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~58_combout\);

-- Location: FF_X23_Y18_N19
\u_vga|data_roc_disp[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~57_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(16));

-- Location: LCCOMB_X23_Y18_N18
\u_vga|data_roc_disp~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~57_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(16))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(16),
	datac => \u_vga|data_roc_disp\(16),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~57_combout\);

-- Location: LCCOMB_X23_Y18_N22
\u_vga|Mux2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~37_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~57_combout\))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~58_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_roc_disp~57_combout\,
	combout => \u_vga|Mux2~37_combout\);

-- Location: FF_X23_Y18_N25
\u_vga|data_roc_disp[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~56_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(32));

-- Location: LCCOMB_X23_Y18_N24
\u_vga|data_roc_disp~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~56_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(32))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(32),
	datac => \u_vga|data_roc_disp\(32),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~56_combout\);

-- Location: LCCOMB_X23_Y18_N2
\u_vga|Mux2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~38_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~37_combout\ & (\u_vga|data_roc_disp~59_combout\)) # (!\u_vga|Mux2~37_combout\ & ((\u_vga|data_roc_disp~56_combout\))))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~59_combout\,
	datac => \u_vga|Mux2~37_combout\,
	datad => \u_vga|data_roc_disp~56_combout\,
	combout => \u_vga|Mux2~38_combout\);

-- Location: FF_X23_Y18_N9
\u_vga|data_roc_disp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~54_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(2));

-- Location: LCCOMB_X23_Y18_N8
\u_vga|data_roc_disp~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~54_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(2))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(2),
	datac => \u_vga|data_roc_disp\(2),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~54_combout\);

-- Location: FF_X23_Y18_N7
\u_vga|data_roc_disp[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~53_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(18));

-- Location: LCCOMB_X23_Y18_N6
\u_vga|data_roc_disp~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~53_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(18))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(18),
	datac => \u_vga|data_roc_disp\(18),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~53_combout\);

-- Location: LCCOMB_X23_Y18_N10
\u_vga|Mux2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~35_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8)) # (\u_vga|data_roc_disp~53_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~54_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_roc_disp~54_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~53_combout\,
	combout => \u_vga|Mux2~35_combout\);

-- Location: FF_X23_Y18_N21
\u_vga|data_roc_disp[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~52_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(34));

-- Location: LCCOMB_X23_Y18_N20
\u_vga|data_roc_disp~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~52_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(34))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(34),
	datac => \u_vga|data_roc_disp\(34),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~52_combout\);

-- Location: FF_X23_Y18_N13
\u_vga|data_roc_disp[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~55_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(50));

-- Location: LCCOMB_X23_Y18_N12
\u_vga|data_roc_disp~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~55_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(50))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(50),
	datac => \u_vga|data_roc_disp\(50),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~55_combout\);

-- Location: LCCOMB_X23_Y18_N14
\u_vga|Mux2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~36_combout\ = (\u_vga|Mux2~35_combout\ & (((\u_vga|data_roc_disp~55_combout\) # (!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~35_combout\ & (\u_vga|data_roc_disp~52_combout\ & (\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~35_combout\,
	datab => \u_vga|data_roc_disp~52_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~55_combout\,
	combout => \u_vga|Mux2~36_combout\);

-- Location: LCCOMB_X23_Y18_N4
\u_vga|Mux2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~39_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux2~36_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux2~38_combout\,
	datac => \u_vga|Mux2~36_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux2~39_combout\);

-- Location: LCCOMB_X23_Y19_N28
\u_vga|Mux2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~42_combout\ = (\u_vga|Mux2~39_combout\ & ((\u_vga|Mux2~41_combout\) # ((!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux2~39_combout\ & (((\u_vga|Mux2~34_combout\ & \u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~41_combout\,
	datab => \u_vga|Mux2~34_combout\,
	datac => \u_vga|Mux2~39_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux2~42_combout\);

-- Location: LCCOMB_X18_Y18_N2
\u_vga|data_a_roc[6]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[6]~108_combout\ = (\u_vga|data_a_roc[28]~81_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[38]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[38]~25_combout\,
	combout => \u_vga|data_a_roc[6]~108_combout\);

-- Location: LCCOMB_X18_Y15_N30
\u_vga|data_a_roc[14]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[14]~140_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[46]~63_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[28]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[46]~63_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[28]~81_combout\,
	combout => \u_vga|data_a_roc[14]~140_combout\);

-- Location: LCCOMB_X21_Y19_N22
\u_vga|data_a_roc[22]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[22]~104_combout\ = (\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_roc[38]~25_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[22]~104_combout\);

-- Location: LCCOMB_X21_Y20_N16
\u_vga|data_a_roc[35]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~30_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & !\u_vga|data_a_sub[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_sub[3]~1_combout\,
	datac => \u_vga|data_a_sub[5]~3_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[35]~30_combout\);

-- Location: LCCOMB_X18_Y17_N12
\u_vga|data_a_roc[35]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~148_combout\ = (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[44]~80_combout\ & (\u_vga|Add3~20_combout\ & \u_vga|data_a_roc[35]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|data_a_roc[35]~30_combout\,
	combout => \u_vga|data_a_roc[35]~148_combout\);

-- Location: LCCOMB_X21_Y16_N22
\u_vga|data_a_roc[46]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~132_combout\ = (\u_vga|data_a_roc[44]~86_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[46]~63_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~86_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[46]~63_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[46]~132_combout\);

-- Location: M9K_X22_Y17_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y17_N4
\u_vga|data_a_roc[62]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[62]~143_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(62))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(62),
	datad => \u_vga|data_a_roc\(62),
	combout => \u_vga|data_a_roc[62]~143_combout\);

-- Location: LCCOMB_X20_Y17_N22
\u_vga|data_a_roc[62]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[62]~144_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(62)) # ((\u_vga|data_a_roc[46]~63_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[60]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[46]~63_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(62),
	datad => \u_vga|data_a_roc[60]~95_combout\,
	combout => \u_vga|data_a_roc[62]~144_combout\);

-- Location: LCCOMB_X20_Y17_N16
\u_vga|data_a_roc[62]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[62]~145_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(62))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[62]~144_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(62)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(62),
	datac => \u_vga|data_a_roc[62]~144_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[62]~145_combout\);

-- Location: LCCOMB_X20_Y17_N20
\u_vga|data_a_roc[62]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[62]~146_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[62]~143_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[62]~145_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[62]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[62]~143_combout\,
	datad => \u_vga|data_a_roc[62]~145_combout\,
	combout => \u_vga|data_a_roc[62]~146_combout\);

-- Location: FF_X20_Y17_N21
\u_vga|data_a_roc[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[62]~146_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(62));

-- Location: LCCOMB_X20_Y17_N0
\u_vga|data_a_roc[60]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~94_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(60))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(60),
	datad => \u_vga|data_a_roc\(60),
	combout => \u_vga|data_a_roc[60]~94_combout\);

-- Location: LCCOMB_X20_Y17_N18
\u_vga|data_a_roc[60]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~96_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(60)) # ((\u_vga|data_a_roc[60]~95_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[60]~95_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(60),
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[60]~96_combout\);

-- Location: LCCOMB_X20_Y17_N12
\u_vga|data_a_roc[60]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~97_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(60))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[60]~96_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(60),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[60]~96_combout\,
	combout => \u_vga|data_a_roc[60]~97_combout\);

-- Location: LCCOMB_X20_Y17_N8
\u_vga|data_a_roc[60]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[60]~98_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[60]~94_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[60]~97_combout\))))) # (!\u_vga|Equal11~6_combout\ 
-- & (((\u_vga|data_a_roc[60]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|data_a_roc[60]~94_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[60]~97_combout\,
	combout => \u_vga|data_a_roc[60]~98_combout\);

-- Location: FF_X20_Y17_N9
\u_vga|data_a_roc[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[60]~98_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(60));

-- Location: LCCOMB_X20_Y17_N30
\u_vga|data_a_roc[54]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[54]~111_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(54))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(54)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(54),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(54),
	combout => \u_vga|data_a_roc[54]~111_combout\);

-- Location: LCCOMB_X20_Y17_N24
\u_vga|data_a_roc[54]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[54]~112_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(54)) # ((\u_vga|data_a_roc[38]~25_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[60]~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[38]~25_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[60]~95_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(54),
	combout => \u_vga|data_a_roc[54]~112_combout\);

-- Location: LCCOMB_X20_Y17_N10
\u_vga|data_a_roc[54]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[54]~113_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(54))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[54]~112_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(54),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[54]~112_combout\,
	combout => \u_vga|data_a_roc[54]~113_combout\);

-- Location: LCCOMB_X20_Y17_N2
\u_vga|data_a_roc[54]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[54]~114_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[54]~111_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[54]~113_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[54]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[54]~111_combout\,
	datad => \u_vga|data_a_roc[54]~113_combout\,
	combout => \u_vga|data_a_roc[54]~114_combout\);

-- Location: FF_X20_Y17_N3
\u_vga|data_a_roc[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[54]~114_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(54));

-- Location: LCCOMB_X23_Y20_N16
\u_vga|data_a_roc[52]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[52]~128_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(52)) # ((\u_vga|data_a_roc[20]~44_combout\ & \u_vga|data_a_roc[60]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[20]~44_combout\,
	datab => \u_vga|data_a_roc[60]~95_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(52),
	combout => \u_vga|data_a_roc[52]~128_combout\);

-- Location: LCCOMB_X23_Y20_N26
\u_vga|data_a_roc[52]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[52]~129_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(52))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[52]~128_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(52),
	datab => \u_vga|data_a_roc[52]~128_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[52]~129_combout\);

-- Location: LCCOMB_X23_Y20_N14
\u_vga|data_a_roc[52]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[52]~127_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(52))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(52) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(52),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(52),
	combout => \u_vga|data_a_roc[52]~127_combout\);

-- Location: LCCOMB_X23_Y20_N10
\u_vga|data_a_roc[52]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[52]~130_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[52]~127_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[52]~129_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[52]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[52]~129_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[52]~127_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[52]~130_combout\);

-- Location: FF_X23_Y20_N11
\u_vga|data_a_roc[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[52]~130_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(52));

-- Location: LCCOMB_X19_Y17_N30
\u_vga|data_a_roc[51]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[51]~160_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(51))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(51),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(51),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[51]~160_combout\);

-- Location: LCCOMB_X18_Y17_N28
\u_vga|data_a_roc[51]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[51]~162_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(51)) # ((\u_vga|data_a_roc[44]~161_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[35]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~161_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(51),
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[35]~30_combout\,
	combout => \u_vga|data_a_roc[51]~162_combout\);

-- Location: LCCOMB_X19_Y17_N24
\u_vga|data_a_roc[51]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[51]~163_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(51))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[51]~162_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(51),
	datad => \u_vga|data_a_roc[51]~162_combout\,
	combout => \u_vga|data_a_roc[51]~163_combout\);

-- Location: LCCOMB_X19_Y17_N14
\u_vga|data_a_roc[51]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[51]~164_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[51]~160_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[51]~163_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[51]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[51]~160_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[51]~163_combout\,
	combout => \u_vga|data_a_roc[51]~164_combout\);

-- Location: FF_X19_Y17_N15
\u_vga|data_a_roc[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[51]~164_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(51));

-- Location: LCCOMB_X21_Y16_N8
\u_vga|data_a_roc[46]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~133_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[46]~132_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(46))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc\(46),
	datac => \u_vga|data_a_roc[46]~132_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(46),
	combout => \u_vga|data_a_roc[46]~133_combout\);

-- Location: LCCOMB_X21_Y16_N20
\u_vga|data_a_roc[46]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~131_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(46))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(46),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(46),
	combout => \u_vga|data_a_roc[46]~131_combout\);

-- Location: LCCOMB_X21_Y16_N28
\u_vga|data_a_roc[46]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[46]~134_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[46]~131_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[46]~133_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[46]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[46]~133_combout\,
	datad => \u_vga|data_a_roc[46]~131_combout\,
	combout => \u_vga|data_a_roc[46]~134_combout\);

-- Location: FF_X21_Y16_N29
\u_vga|data_a_roc[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[46]~134_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(46));

-- Location: LCCOMB_X21_Y16_N14
\u_vga|data_a_roc[38]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~99_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(38))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(38) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(38),
	datac => \u_vga|data_a_roc\(38),
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[38]~99_combout\);

-- Location: LCCOMB_X21_Y16_N24
\u_vga|data_a_roc[38]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~100_combout\ = (\u_vga|data_a_roc[44]~86_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~86_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[38]~25_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[38]~100_combout\);

-- Location: LCCOMB_X21_Y16_N18
\u_vga|data_a_roc[38]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~101_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(38)) # (\u_vga|data_a_roc[38]~100_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(38),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(38),
	datad => \u_vga|data_a_roc[38]~100_combout\,
	combout => \u_vga|data_a_roc[38]~101_combout\);

-- Location: LCCOMB_X21_Y16_N26
\u_vga|data_a_roc[38]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[38]~102_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[38]~99_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[38]~101_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[38]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[38]~99_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[38]~101_combout\,
	combout => \u_vga|data_a_roc[38]~102_combout\);

-- Location: FF_X21_Y16_N27
\u_vga|data_a_roc[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[38]~102_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(38));

-- Location: LCCOMB_X23_Y20_N2
\u_vga|data_a_roc[36]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[36]~120_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(36)) # ((\u_vga|data_a_roc[20]~44_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[44]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[20]~44_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[44]~86_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(36),
	combout => \u_vga|data_a_roc[36]~120_combout\);

-- Location: LCCOMB_X23_Y20_N12
\u_vga|data_a_roc[36]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[36]~121_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(36))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[36]~120_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(36))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc[36]~120_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc\(36),
	combout => \u_vga|data_a_roc[36]~121_combout\);

-- Location: LCCOMB_X23_Y20_N24
\u_vga|data_a_roc[36]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[36]~119_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(36))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(36) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(36),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(36),
	combout => \u_vga|data_a_roc[36]~119_combout\);

-- Location: LCCOMB_X23_Y20_N0
\u_vga|data_a_roc[36]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[36]~122_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[36]~119_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[36]~121_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[36]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[36]~121_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[36]~119_combout\,
	combout => \u_vga|data_a_roc[36]~122_combout\);

-- Location: FF_X23_Y20_N1
\u_vga|data_a_roc[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[36]~122_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(36));

-- Location: LCCOMB_X19_Y17_N8
\u_vga|data_a_roc[35]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~149_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[35]~148_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(35))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[35]~148_combout\,
	datab => \u_vga|data_a_roc\(35),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(35),
	combout => \u_vga|data_a_roc[35]~149_combout\);

-- Location: LCCOMB_X19_Y17_N6
\u_vga|data_a_roc[35]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~147_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(35))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(35),
	datac => \u_vga|data_a_roc\(35),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[35]~147_combout\);

-- Location: LCCOMB_X19_Y17_N18
\u_vga|data_a_roc[35]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[35]~150_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[35]~147_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[35]~149_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[35]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[35]~149_combout\,
	datad => \u_vga|data_a_roc[35]~147_combout\,
	combout => \u_vga|data_a_roc[35]~150_combout\);

-- Location: FF_X19_Y17_N19
\u_vga|data_a_roc[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[35]~150_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(35));

-- Location: LCCOMB_X18_Y15_N22
\u_vga|data_a_roc[30]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[30]~135_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(30))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(30),
	datad => \u_vga|data_a_roc\(30),
	combout => \u_vga|data_a_roc[30]~135_combout\);

-- Location: LCCOMB_X18_Y15_N24
\u_vga|data_a_roc[30]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[30]~136_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[46]~63_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[28]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[46]~63_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[28]~81_combout\,
	combout => \u_vga|data_a_roc[30]~136_combout\);

-- Location: LCCOMB_X18_Y15_N26
\u_vga|data_a_roc[30]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[30]~137_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(30)) # (\u_vga|data_a_roc[30]~136_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(30),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(30),
	datad => \u_vga|data_a_roc[30]~136_combout\,
	combout => \u_vga|data_a_roc[30]~137_combout\);

-- Location: LCCOMB_X18_Y15_N10
\u_vga|data_a_roc[30]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[30]~138_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[30]~135_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[30]~137_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[30]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[30]~135_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[30]~137_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[30]~138_combout\);

-- Location: FF_X18_Y15_N11
\u_vga|data_a_roc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[30]~138_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(30));

-- Location: LCCOMB_X21_Y19_N16
\u_vga|data_a_roc[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[22]~105_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[22]~104_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(22))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[22]~104_combout\,
	datab => \u_vga|data_a_roc\(22),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(22),
	datad => \u_vga|data_a_roc[0]~2_combout\,
	combout => \u_vga|data_a_roc[22]~105_combout\);

-- Location: LCCOMB_X21_Y19_N20
\u_vga|data_a_roc[22]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[22]~103_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(22))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(22) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|data_a_roc\(22),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(22),
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[22]~103_combout\);

-- Location: LCCOMB_X21_Y19_N4
\u_vga|data_a_roc[22]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[22]~106_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[22]~103_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[22]~105_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[22]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|data_a_roc[22]~105_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[22]~103_combout\,
	combout => \u_vga|data_a_roc[22]~106_combout\);

-- Location: FF_X21_Y19_N5
\u_vga|data_a_roc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[22]~106_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(22));

-- Location: LCCOMB_X21_Y17_N30
\u_vga|data_a_roc[20]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~115_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(20))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(20),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(20),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[20]~115_combout\);

-- Location: LCCOMB_X21_Y17_N8
\u_vga|data_a_roc[20]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~116_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(20)) # ((\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[20]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(20),
	datad => \u_vga|data_a_roc[20]~44_combout\,
	combout => \u_vga|data_a_roc[20]~116_combout\);

-- Location: LCCOMB_X21_Y17_N2
\u_vga|data_a_roc[20]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~117_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(20)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[20]~116_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc[20]~116_combout\,
	datad => \u_vga|data_a_roc\(20),
	combout => \u_vga|data_a_roc[20]~117_combout\);

-- Location: LCCOMB_X21_Y17_N18
\u_vga|data_a_roc[20]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[20]~118_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[20]~115_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[20]~117_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[20]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[20]~115_combout\,
	datad => \u_vga|data_a_roc[20]~117_combout\,
	combout => \u_vga|data_a_roc[20]~118_combout\);

-- Location: FF_X21_Y17_N19
\u_vga|data_a_roc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[20]~118_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(20));

-- Location: LCCOMB_X19_Y16_N2
\u_vga|data_a_roc[19]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~153_combout\ = (\u_vga|data_a_sub[3]~1_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & (\u_vga|data_a_roc[19]~152_combout\ & !\u_vga|data_a_sub[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[3]~1_combout\,
	datab => \u_vga|data_a_sub[5]~3_combout\,
	datac => \u_vga|data_a_roc[19]~152_combout\,
	datad => \u_vga|data_a_sub[6]~4_combout\,
	combout => \u_vga|data_a_roc[19]~153_combout\);

-- Location: LCCOMB_X19_Y16_N12
\u_vga|data_a_roc[19]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~154_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(19)) # ((\u_vga|data_a_roc[19]~153_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(19),
	datab => \u_vga|data_a_roc\(19),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_vga|data_a_roc[19]~153_combout\,
	combout => \u_vga|data_a_roc[19]~154_combout\);

-- Location: LCCOMB_X19_Y16_N24
\u_vga|data_a_roc[19]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~151_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(19))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(19),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(19),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[19]~151_combout\);

-- Location: LCCOMB_X19_Y16_N0
\u_vga|data_a_roc[19]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[19]~155_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[19]~151_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[19]~154_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[19]~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[19]~154_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[19]~151_combout\,
	combout => \u_vga|data_a_roc[19]~155_combout\);

-- Location: FF_X19_Y16_N1
\u_vga|data_a_roc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[19]~155_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(19));

-- Location: LCCOMB_X18_Y15_N8
\u_vga|data_a_roc[14]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[14]~141_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[14]~140_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(14))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(14),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc[14]~140_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(14),
	combout => \u_vga|data_a_roc[14]~141_combout\);

-- Location: LCCOMB_X18_Y15_N28
\u_vga|data_a_roc[14]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[14]~139_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(14))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(14),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(14),
	combout => \u_vga|data_a_roc[14]~139_combout\);

-- Location: LCCOMB_X18_Y15_N12
\u_vga|data_a_roc[14]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[14]~142_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[14]~139_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[14]~141_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[14]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[14]~141_combout\,
	datad => \u_vga|data_a_roc[14]~139_combout\,
	combout => \u_vga|data_a_roc[14]~142_combout\);

-- Location: FF_X18_Y15_N13
\u_vga|data_a_roc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[14]~142_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(14));

-- Location: LCCOMB_X21_Y19_N30
\u_vga|data_a_roc[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[12]~90_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(12))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(12),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(12),
	combout => \u_vga|data_a_roc[12]~90_combout\);

-- Location: LCCOMB_X21_Y19_N24
\u_vga|data_a_roc[12]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[12]~91_combout\ = (\u_vga|data_a_roc[28]~81_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & \u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[28]~5_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[12]~91_combout\);

-- Location: LCCOMB_X21_Y19_N18
\u_vga|data_a_roc[12]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[12]~92_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[12]~91_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(12))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(12),
	datab => \u_vga|data_a_roc[12]~91_combout\,
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(12),
	combout => \u_vga|data_a_roc[12]~92_combout\);

-- Location: LCCOMB_X21_Y19_N26
\u_vga|data_a_roc[12]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[12]~93_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[12]~90_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[12]~92_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[12]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[12]~90_combout\,
	datad => \u_vga|data_a_roc[12]~92_combout\,
	combout => \u_vga|data_a_roc[12]~93_combout\);

-- Location: FF_X21_Y19_N27
\u_vga|data_a_roc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[12]~93_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(12));

-- Location: LCCOMB_X18_Y18_N12
\u_vga|data_a_roc[6]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[6]~109_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[6]~108_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(6))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc[6]~108_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(6),
	datad => \u_vga|data_a_roc\(6),
	combout => \u_vga|data_a_roc[6]~109_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u_vga|data_a_roc[6]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[6]~107_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(6))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(6),
	datad => \u_vga|data_a_roc\(6),
	combout => \u_vga|data_a_roc[6]~107_combout\);

-- Location: LCCOMB_X18_Y18_N8
\u_vga|data_a_roc[6]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[6]~110_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[6]~107_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[6]~109_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[6]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[6]~109_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[6]~107_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[6]~110_combout\);

-- Location: FF_X18_Y18_N9
\u_vga|data_a_roc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[6]~110_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(6));

-- Location: LCCOMB_X21_Y17_N12
\u_vga|data_a_roc[4]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[4]~123_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(4))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(4) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(4),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(4),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[4]~123_combout\);

-- Location: LCCOMB_X21_Y17_N6
\u_vga|data_a_roc[4]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[4]~124_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(4)) # ((\u_vga|data_a_roc[28]~81_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[20]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[20]~44_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(4),
	combout => \u_vga|data_a_roc[4]~124_combout\);

-- Location: LCCOMB_X21_Y17_N24
\u_vga|data_a_roc[4]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[4]~125_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(4))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[4]~124_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(4),
	datad => \u_vga|data_a_roc[4]~124_combout\,
	combout => \u_vga|data_a_roc[4]~125_combout\);

-- Location: LCCOMB_X21_Y17_N20
\u_vga|data_a_roc[4]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[4]~126_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[4]~123_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[4]~125_combout\))))) # (!\u_vga|Equal11~6_combout\ 
-- & (((\u_vga|data_a_roc[4]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[4]~123_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[4]~125_combout\,
	combout => \u_vga|data_a_roc[4]~126_combout\);

-- Location: FF_X21_Y17_N21
\u_vga|data_a_roc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[4]~126_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(4));

-- Location: LCCOMB_X19_Y17_N10
\u_vga|data_a_roc[3]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[3]~156_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(3))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(3),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(3),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[3]~156_combout\);

-- Location: LCCOMB_X18_Y17_N8
\u_vga|data_a_roc[3]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[3]~157_combout\ = (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[44]~80_combout\ & (!\u_vga|Add3~20_combout\ & \u_vga|data_a_roc[35]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|data_a_roc[44]~80_combout\,
	datac => \u_vga|Add3~20_combout\,
	datad => \u_vga|data_a_roc[35]~30_combout\,
	combout => \u_vga|data_a_roc[3]~157_combout\);

-- Location: LCCOMB_X19_Y17_N28
\u_vga|data_a_roc[3]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[3]~158_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[3]~157_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(3))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[3]~157_combout\,
	datab => \u_vga|data_a_roc\(3),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(3),
	combout => \u_vga|data_a_roc[3]~158_combout\);

-- Location: LCCOMB_X19_Y17_N20
\u_vga|data_a_roc[3]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[3]~159_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[3]~156_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[3]~158_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[3]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[3]~156_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[3]~158_combout\,
	combout => \u_vga|data_a_roc[3]~159_combout\);

-- Location: FF_X19_Y17_N21
\u_vga|data_a_roc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[3]~159_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(3));

-- Location: FF_X23_Y17_N17
\u_vga|data_roc_disp[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~33_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(19));

-- Location: LCCOMB_X23_Y17_N16
\u_vga|data_roc_disp~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~33_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(19))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(19),
	datac => \u_vga|data_roc_disp\(19),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~33_combout\);

-- Location: FF_X23_Y17_N27
\u_vga|data_roc_disp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~34_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(3));

-- Location: LCCOMB_X23_Y17_N26
\u_vga|data_roc_disp~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~34_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(3))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|data_roc_disp\(3),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~34_combout\);

-- Location: LCCOMB_X23_Y17_N20
\u_vga|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~23_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~33_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~33_combout\,
	datac => \u_vga|data_roc_disp~34_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux2~23_combout\);

-- Location: FF_X23_Y19_N15
\u_vga|data_roc_disp[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~35_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(51));

-- Location: LCCOMB_X23_Y19_N14
\u_vga|data_roc_disp~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~35_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(51))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(51),
	datac => \u_vga|data_roc_disp\(51),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~35_combout\);

-- Location: FF_X25_Y15_N29
\u_vga|data_roc_disp[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~32_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(35));

-- Location: LCCOMB_X25_Y15_N28
\u_vga|data_roc_disp~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~32_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(35))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(35),
	datac => \u_vga|data_roc_disp\(35),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~32_combout\);

-- Location: LCCOMB_X23_Y17_N14
\u_vga|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~24_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~23_combout\ & (\u_vga|data_roc_disp~35_combout\)) # (!\u_vga|Mux2~23_combout\ & ((\u_vga|data_roc_disp~32_combout\))))) # (!\u_vga|h_cnt\(8) & (\u_vga|Mux2~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Mux2~23_combout\,
	datac => \u_vga|data_roc_disp~35_combout\,
	datad => \u_vga|data_roc_disp~32_combout\,
	combout => \u_vga|Mux2~24_combout\);

-- Location: FF_X23_Y16_N7
\u_vga|data_roc_disp[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~41_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(33));

-- Location: LCCOMB_X23_Y16_N6
\u_vga|data_roc_disp~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~41_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(33)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(33),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(33),
	combout => \u_vga|data_roc_disp~41_combout\);

-- Location: FF_X23_Y16_N25
\u_vga|data_roc_disp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~42_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(1));

-- Location: LCCOMB_X23_Y16_N24
\u_vga|data_roc_disp~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~42_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(1)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(1),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(1),
	combout => \u_vga|data_roc_disp~42_combout\);

-- Location: LCCOMB_X23_Y16_N26
\u_vga|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~27_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~41_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~41_combout\,
	datab => \u_vga|data_roc_disp~42_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~27_combout\);

-- Location: FF_X23_Y16_N21
\u_vga|data_roc_disp[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~43_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(49));

-- Location: LCCOMB_X23_Y16_N20
\u_vga|data_roc_disp~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~43_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(49))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(49),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(49),
	combout => \u_vga|data_roc_disp~43_combout\);

-- Location: FF_X23_Y16_N13
\u_vga|data_roc_disp[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~40_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(17));

-- Location: LCCOMB_X23_Y16_N12
\u_vga|data_roc_disp~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~40_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(17)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(17),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(17),
	combout => \u_vga|data_roc_disp~40_combout\);

-- Location: LCCOMB_X23_Y16_N30
\u_vga|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~28_combout\ = (\u_vga|Mux2~27_combout\ & ((\u_vga|data_roc_disp~43_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~27_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|data_roc_disp~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~27_combout\,
	datab => \u_vga|data_roc_disp~43_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_roc_disp~40_combout\,
	combout => \u_vga|Mux2~28_combout\);

-- Location: FF_X23_Y16_N11
\u_vga|data_roc_disp[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~37_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(41));

-- Location: LCCOMB_X23_Y16_N10
\u_vga|data_roc_disp~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~37_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(41)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(41),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(41),
	combout => \u_vga|data_roc_disp~37_combout\);

-- Location: FF_X23_Y16_N29
\u_vga|data_roc_disp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~38_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(9));

-- Location: LCCOMB_X23_Y16_N28
\u_vga|data_roc_disp~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~38_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(9))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(9),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(9),
	combout => \u_vga|data_roc_disp~38_combout\);

-- Location: LCCOMB_X23_Y16_N22
\u_vga|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~25_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~37_combout\)) # (!\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~37_combout\,
	datab => \u_vga|data_roc_disp~38_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(8),
	combout => \u_vga|Mux2~25_combout\);

-- Location: FF_X23_Y16_N9
\u_vga|data_roc_disp[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~39_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(57));

-- Location: LCCOMB_X23_Y16_N8
\u_vga|data_roc_disp~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~39_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(57))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(57),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(57),
	combout => \u_vga|data_roc_disp~39_combout\);

-- Location: FF_X23_Y16_N1
\u_vga|data_roc_disp[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~36_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(25));

-- Location: LCCOMB_X23_Y16_N0
\u_vga|data_roc_disp~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~36_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(25))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(25),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(25),
	combout => \u_vga|data_roc_disp~36_combout\);

-- Location: LCCOMB_X23_Y16_N18
\u_vga|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~26_combout\ = (\u_vga|Mux2~25_combout\ & (((\u_vga|data_roc_disp~39_combout\)) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Mux2~25_combout\ & (\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~25_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|data_roc_disp~39_combout\,
	datad => \u_vga|data_roc_disp~36_combout\,
	combout => \u_vga|Mux2~26_combout\);

-- Location: LCCOMB_X23_Y16_N16
\u_vga|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~29_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6) & ((\u_vga|Mux2~26_combout\))) # (!\u_vga|h_cnt\(6) & (\u_vga|Mux2~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~28_combout\,
	datab => \u_vga|Mux2~26_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux2~29_combout\);

-- Location: FF_X24_Y16_N23
\u_vga|data_roc_disp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~46_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(11));

-- Location: LCCOMB_X24_Y16_N22
\u_vga|data_roc_disp~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~46_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(11))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(11),
	datac => \u_vga|data_roc_disp\(11),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~46_combout\);

-- Location: FF_X24_Y16_N13
\u_vga|data_roc_disp[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~45_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(27));

-- Location: LCCOMB_X24_Y16_N12
\u_vga|data_roc_disp~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~45_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(27))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(27),
	datac => \u_vga|data_roc_disp\(27),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~45_combout\);

-- Location: LCCOMB_X24_Y16_N8
\u_vga|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~30_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8)) # (\u_vga|data_roc_disp~45_combout\)))) # (!\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~46_combout\ & (!\u_vga|h_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~46_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~45_combout\,
	combout => \u_vga|Mux2~30_combout\);

-- Location: FF_X25_Y16_N19
\u_vga|data_roc_disp[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~47_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(59));

-- Location: LCCOMB_X25_Y16_N18
\u_vga|data_roc_disp~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~47_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(59)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(59),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(59),
	combout => \u_vga|data_roc_disp~47_combout\);

-- Location: FF_X25_Y16_N25
\u_vga|data_roc_disp[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~44_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(43));

-- Location: LCCOMB_X25_Y16_N24
\u_vga|data_roc_disp~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~44_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(43))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(43),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(43),
	combout => \u_vga|data_roc_disp~44_combout\);

-- Location: LCCOMB_X25_Y16_N4
\u_vga|Mux2~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~31_combout\ = (\u_vga|Mux2~30_combout\ & ((\u_vga|data_roc_disp~47_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~30_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|data_roc_disp~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~30_combout\,
	datab => \u_vga|data_roc_disp~47_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~44_combout\,
	combout => \u_vga|Mux2~31_combout\);

-- Location: LCCOMB_X24_Y19_N10
\u_vga|Mux2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~32_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux2~29_combout\ & ((\u_vga|Mux2~31_combout\))) # (!\u_vga|Mux2~29_combout\ & (\u_vga|Mux2~24_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux2~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~24_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|Mux2~29_combout\,
	datad => \u_vga|Mux2~31_combout\,
	combout => \u_vga|Mux2~32_combout\);

-- Location: LCCOMB_X24_Y19_N28
\u_vga|Mux2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~43_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|Mux2~32_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|Mux2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~42_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|Mux2~32_combout\,
	combout => \u_vga|Mux2~43_combout\);

-- Location: FF_X23_Y19_N11
\u_vga|data_roc_disp[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~28_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(46));

-- Location: LCCOMB_X23_Y19_N10
\u_vga|data_roc_disp~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~28_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(46))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(46),
	datac => \u_vga|data_roc_disp\(46),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~28_combout\);

-- Location: FF_X23_Y19_N3
\u_vga|data_roc_disp[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~31_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(62));

-- Location: LCCOMB_X23_Y19_N2
\u_vga|data_roc_disp~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~31_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(62))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(62),
	datac => \u_vga|data_roc_disp\(62),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~31_combout\);

-- Location: FF_X23_Y19_N21
\u_vga|data_roc_disp[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~29_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(30));

-- Location: LCCOMB_X23_Y19_N20
\u_vga|data_roc_disp~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~29_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(30))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(30),
	datac => \u_vga|data_roc_disp\(30),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~29_combout\);

-- Location: FF_X23_Y19_N31
\u_vga|data_roc_disp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~30_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(14));

-- Location: LCCOMB_X23_Y19_N30
\u_vga|data_roc_disp~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~30_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(14))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(14),
	datac => \u_vga|data_roc_disp\(14),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~30_combout\);

-- Location: LCCOMB_X23_Y19_N0
\u_vga|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~20_combout\ = (\u_vga|h_cnt\(8) & (((\u_vga|h_cnt\(7))))) # (!\u_vga|h_cnt\(8) & ((\u_vga|h_cnt\(7) & (\u_vga|data_roc_disp~29_combout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|data_roc_disp~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|data_roc_disp~29_combout\,
	datac => \u_vga|data_roc_disp~30_combout\,
	datad => \u_vga|h_cnt\(7),
	combout => \u_vga|Mux2~20_combout\);

-- Location: LCCOMB_X23_Y19_N12
\u_vga|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~21_combout\ = (\u_vga|h_cnt\(8) & ((\u_vga|Mux2~20_combout\ & ((\u_vga|data_roc_disp~31_combout\))) # (!\u_vga|Mux2~20_combout\ & (\u_vga|data_roc_disp~28_combout\)))) # (!\u_vga|h_cnt\(8) & (((\u_vga|Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~28_combout\,
	datab => \u_vga|data_roc_disp~31_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|Mux2~20_combout\,
	combout => \u_vga|Mux2~21_combout\);

-- Location: FF_X24_Y16_N21
\u_vga|data_roc_disp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~18_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(12));

-- Location: LCCOMB_X24_Y16_N20
\u_vga|data_roc_disp~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~18_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(12))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(12),
	datac => \u_vga|data_roc_disp\(12),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~18_combout\);

-- Location: LCCOMB_X21_Y16_N10
\u_vga|data_a_roc[44]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~87_combout\ = (\u_vga|data_a_roc[44]~86_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~86_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[44]~87_combout\);

-- Location: LCCOMB_X20_Y14_N26
\u_vga|data_a_roc[86]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[86]~26_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & \u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[92]~4_combout\,
	datac => \u_vga|data_a_roc[38]~25_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[86]~26_combout\);

-- Location: LCCOMB_X18_Y17_N26
\u_vga|data_a_roc[89]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~12_combout\ = (\u_vga|data_a_roc[92]~3_combout\ & (!\u_vga|Add3~20_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~3_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[89]~12_combout\);

-- Location: LCCOMB_X21_Y14_N26
\u_vga|data_a_roc[92]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~6_combout\ = (\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[92]~6_combout\);

-- Location: M9K_X22_Y15_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y15_N28
\u_vga|data_a_roc[95]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[95]~76_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(95)) # ((\u_vga|data_a_roc[89]~12_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[89]~12_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[46]~63_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(95),
	combout => \u_vga|data_a_roc[95]~76_combout\);

-- Location: LCCOMB_X21_Y15_N6
\u_vga|data_a_roc[95]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[95]~77_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(95))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[95]~76_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc\(95),
	datad => \u_vga|data_a_roc[95]~76_combout\,
	combout => \u_vga|data_a_roc[95]~77_combout\);

-- Location: LCCOMB_X21_Y15_N2
\u_vga|data_a_roc[95]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[95]~75_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(95))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(95)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(95),
	datab => \u_vga|generate_subarine~0_combout\,
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(95),
	combout => \u_vga|data_a_roc[95]~75_combout\);

-- Location: LCCOMB_X21_Y15_N22
\u_vga|data_a_roc[95]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[95]~78_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[95]~75_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[95]~77_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[95]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[95]~77_combout\,
	datab => \u_vga|data_a_roc[95]~75_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[95]~78_combout\);

-- Location: FF_X21_Y15_N23
\u_vga|data_a_roc[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[95]~78_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(95));

-- Location: LCCOMB_X18_Y15_N2
\u_vga|data_a_roc[94]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[94]~64_combout\ = (!\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[46]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[92]~4_combout\,
	datac => \u_vga|data_a_sub[7]~5_combout\,
	datad => \u_vga|data_a_roc[46]~63_combout\,
	combout => \u_vga|data_a_roc[94]~64_combout\);

-- Location: LCCOMB_X18_Y15_N4
\u_vga|data_a_roc[94]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[94]~65_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(94)) # ((\u_vga|data_a_roc[94]~64_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(94)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(94),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(94),
	datad => \u_vga|data_a_roc[94]~64_combout\,
	combout => \u_vga|data_a_roc[94]~65_combout\);

-- Location: LCCOMB_X18_Y15_N16
\u_vga|data_a_roc[94]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[94]~62_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(94))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(94) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(94),
	datab => \u_vga|data_a_roc\(94),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[94]~62_combout\);

-- Location: LCCOMB_X18_Y15_N0
\u_vga|data_a_roc[94]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[94]~66_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[94]~62_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[94]~65_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[94]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[94]~65_combout\,
	datad => \u_vga|data_a_roc[94]~62_combout\,
	combout => \u_vga|data_a_roc[94]~66_combout\);

-- Location: FF_X18_Y15_N1
\u_vga|data_a_roc[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[94]~66_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(94));

-- Location: LCCOMB_X21_Y15_N0
\u_vga|data_a_roc[93]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[93]~20_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(93))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(93),
	datac => \u_vga|data_a_roc\(93),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[93]~20_combout\);

-- Location: LCCOMB_X21_Y15_N18
\u_vga|data_a_roc[93]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[93]~21_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(93)) # ((\u_vga|data_a_roc[28]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[89]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~5_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[89]~12_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(93),
	combout => \u_vga|data_a_roc[93]~21_combout\);

-- Location: LCCOMB_X21_Y15_N4
\u_vga|data_a_roc[93]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[93]~22_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(93))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[93]~21_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc\(93),
	datad => \u_vga|data_a_roc[93]~21_combout\,
	combout => \u_vga|data_a_roc[93]~22_combout\);

-- Location: LCCOMB_X21_Y15_N8
\u_vga|data_a_roc[93]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[93]~23_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[93]~20_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[93]~22_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[93]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[93]~20_combout\,
	datac => \u_vga|data_a_roc[93]~22_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[93]~23_combout\);

-- Location: FF_X21_Y15_N9
\u_vga|data_a_roc[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[93]~23_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(93));

-- Location: LCCOMB_X21_Y14_N4
\u_vga|data_a_roc[92]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~7_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[92]~6_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(92))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(92),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc[92]~6_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(92),
	combout => \u_vga|data_a_roc[92]~7_combout\);

-- Location: LCCOMB_X21_Y14_N24
\u_vga|data_a_roc[92]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~1_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(92))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(92) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(92),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(92),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[92]~1_combout\);

-- Location: LCCOMB_X21_Y14_N16
\u_vga|data_a_roc[92]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[92]~8_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[92]~1_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[92]~7_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ & 
-- (\u_vga|data_a_roc[92]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[92]~7_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[92]~1_combout\,
	combout => \u_vga|data_a_roc[92]~8_combout\);

-- Location: FF_X21_Y14_N17
\u_vga|data_a_roc[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[92]~8_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(92));

-- Location: LCCOMB_X21_Y15_N12
\u_vga|data_a_roc[91]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[91]~67_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(91))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(91) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(91),
	datab => \u_vga|data_a_roc\(91),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[91]~67_combout\);

-- Location: LCCOMB_X21_Y15_N14
\u_vga|data_a_roc[91]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[91]~68_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(91)) # ((\u_vga|data_a_roc[28]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[89]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~5_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_vga|data_a_roc[89]~12_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(91),
	combout => \u_vga|data_a_roc[91]~68_combout\);

-- Location: LCCOMB_X21_Y15_N24
\u_vga|data_a_roc[91]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[91]~69_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(91))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[91]~68_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(91)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(91),
	datac => \u_vga|data_a_roc[91]~68_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[91]~69_combout\);

-- Location: LCCOMB_X21_Y15_N20
\u_vga|data_a_roc[91]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[91]~70_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[91]~67_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[91]~69_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[91]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[91]~67_combout\,
	datab => \u_vga|data_a_roc[91]~69_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[91]~70_combout\);

-- Location: FF_X21_Y15_N21
\u_vga|data_a_roc[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[91]~70_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(91));

-- Location: LCCOMB_X21_Y14_N14
\u_vga|data_a_roc[90]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[90]~71_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(90))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(90) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(90),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(90),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[90]~71_combout\);

-- Location: LCCOMB_X21_Y14_N0
\u_vga|data_a_roc[90]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[90]~72_combout\ = (\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[90]~72_combout\);

-- Location: LCCOMB_X21_Y14_N10
\u_vga|data_a_roc[90]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[90]~73_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(90)) # ((\u_vga|data_a_roc[90]~72_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(90)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(90),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(90),
	datad => \u_vga|data_a_roc[90]~72_combout\,
	combout => \u_vga|data_a_roc[90]~73_combout\);

-- Location: LCCOMB_X21_Y14_N18
\u_vga|data_a_roc[90]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[90]~74_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[90]~71_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[90]~73_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[90]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[90]~71_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[90]~73_combout\,
	combout => \u_vga|data_a_roc[90]~74_combout\);

-- Location: FF_X21_Y14_N19
\u_vga|data_a_roc[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[90]~74_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(90));

-- Location: LCCOMB_X19_Y15_N0
\u_vga|data_a_roc[89]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~10_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(89))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(89),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(89),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[89]~10_combout\);

-- Location: LCCOMB_X19_Y15_N18
\u_vga|data_a_roc[89]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~13_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(89)) # ((\u_vga|data_a_roc[25]~11_combout\ & \u_vga|data_a_roc[89]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(89),
	datab => \u_vga|data_a_roc[25]~11_combout\,
	datac => \u_vga|data_a_roc[89]~12_combout\,
	combout => \u_vga|data_a_roc[89]~13_combout\);

-- Location: LCCOMB_X19_Y15_N4
\u_vga|data_a_roc[89]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~14_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(89))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[89]~13_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(89),
	datad => \u_vga|data_a_roc[89]~13_combout\,
	combout => \u_vga|data_a_roc[89]~14_combout\);

-- Location: LCCOMB_X19_Y15_N8
\u_vga|data_a_roc[89]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[89]~15_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[89]~10_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[89]~14_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[89]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[89]~10_combout\,
	datac => \u_vga|data_a_roc[89]~14_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[89]~15_combout\);

-- Location: FF_X19_Y15_N9
\u_vga|data_a_roc[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[89]~15_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(89));

-- Location: LCCOMB_X21_Y12_N18
\u_vga|data_a_roc[88]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[88]~17_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(88)) # ((\u_vga|data_a_roc[25]~11_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[92]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[92]~4_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(88),
	combout => \u_vga|data_a_roc[88]~17_combout\);

-- Location: LCCOMB_X21_Y12_N28
\u_vga|data_a_roc[88]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[88]~18_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(88))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[88]~17_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(88),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[88]~17_combout\,
	combout => \u_vga|data_a_roc[88]~18_combout\);

-- Location: LCCOMB_X21_Y12_N16
\u_vga|data_a_roc[88]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[88]~16_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(88))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(88)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(88),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(88),
	combout => \u_vga|data_a_roc[88]~16_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u_vga|data_a_roc[88]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[88]~19_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[88]~16_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[88]~18_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[88]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[88]~18_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[88]~16_combout\,
	combout => \u_vga|data_a_roc[88]~19_combout\);

-- Location: FF_X21_Y12_N1
\u_vga|data_a_roc[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[88]~19_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(88));

-- Location: LCCOMB_X21_Y15_N16
\u_vga|data_a_roc[87]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[87]~40_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(87)) # ((\u_vga|data_a_roc[89]~12_combout\ & (!\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[38]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[89]~12_combout\,
	datab => \u_vga|data_a_sub[4]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(87),
	datad => \u_vga|data_a_roc[38]~25_combout\,
	combout => \u_vga|data_a_roc[87]~40_combout\);

-- Location: LCCOMB_X21_Y15_N10
\u_vga|data_a_roc[87]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[87]~41_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(87))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[87]~40_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|Equal4~6_combout\,
	datac => \u_vga|data_a_roc\(87),
	datad => \u_vga|data_a_roc[87]~40_combout\,
	combout => \u_vga|data_a_roc[87]~41_combout\);

-- Location: LCCOMB_X21_Y15_N30
\u_vga|data_a_roc[87]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[87]~39_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(87))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(87)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(87),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(87),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[87]~39_combout\);

-- Location: LCCOMB_X21_Y15_N26
\u_vga|data_a_roc[87]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[87]~42_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[87]~39_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[87]~41_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[87]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[87]~41_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[87]~39_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[87]~42_combout\);

-- Location: FF_X21_Y15_N27
\u_vga|data_a_roc[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[87]~42_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(87));

-- Location: LCCOMB_X20_Y14_N4
\u_vga|data_a_roc[86]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[86]~27_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc[86]~26_combout\) # (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(86))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc\(86),
	datac => \u_vga|data_a_roc[86]~26_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(86),
	combout => \u_vga|data_a_roc[86]~27_combout\);

-- Location: LCCOMB_X20_Y14_N16
\u_vga|data_a_roc[86]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[86]~24_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(86))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(86)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(86),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(86),
	combout => \u_vga|data_a_roc[86]~24_combout\);

-- Location: LCCOMB_X20_Y14_N0
\u_vga|data_a_roc[86]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[86]~28_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[86]~24_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[86]~27_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[86]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[86]~27_combout\,
	datad => \u_vga|data_a_roc[86]~24_combout\,
	combout => \u_vga|data_a_roc[86]~28_combout\);

-- Location: FF_X20_Y14_N1
\u_vga|data_a_roc[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[86]~28_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(86));

-- Location: LCCOMB_X19_Y15_N14
\u_vga|data_a_roc[85]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[85]~58_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(85))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(85) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(85),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(85),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[85]~58_combout\);

-- Location: LCCOMB_X19_Y15_N24
\u_vga|data_a_roc[85]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[85]~59_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(85)) # ((\u_vga|data_a_roc[89]~12_combout\ & \u_vga|data_a_roc[20]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[89]~12_combout\,
	datac => \u_vga|data_a_roc[20]~44_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(85),
	combout => \u_vga|data_a_roc[85]~59_combout\);

-- Location: LCCOMB_X19_Y15_N2
\u_vga|data_a_roc[85]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[85]~60_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(85))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[85]~59_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(85)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(85),
	datad => \u_vga|data_a_roc[85]~59_combout\,
	combout => \u_vga|data_a_roc[85]~60_combout\);

-- Location: LCCOMB_X19_Y15_N26
\u_vga|data_a_roc[85]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[85]~61_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[85]~58_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[85]~60_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[85]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[85]~58_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[85]~60_combout\,
	combout => \u_vga|data_a_roc[85]~61_combout\);

-- Location: FF_X19_Y15_N27
\u_vga|data_a_roc[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[85]~61_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(85));

-- Location: LCCOMB_X21_Y17_N10
\u_vga|data_a_roc[84]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[84]~45_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(84)) # ((\u_vga|data_a_roc[20]~44_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[92]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[20]~44_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(84),
	datad => \u_vga|data_a_roc[92]~4_combout\,
	combout => \u_vga|data_a_roc[84]~45_combout\);

-- Location: LCCOMB_X21_Y17_N4
\u_vga|data_a_roc[84]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[84]~46_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(84))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[84]~45_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(84),
	datad => \u_vga|data_a_roc[84]~45_combout\,
	combout => \u_vga|data_a_roc[84]~46_combout\);

-- Location: LCCOMB_X21_Y17_N16
\u_vga|data_a_roc[84]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[84]~43_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(84))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(84)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(84),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(84),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[84]~43_combout\);

-- Location: LCCOMB_X21_Y17_N0
\u_vga|data_a_roc[84]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[84]~47_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[84]~43_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[84]~46_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[84]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[84]~46_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[84]~43_combout\,
	combout => \u_vga|data_a_roc[84]~47_combout\);

-- Location: FF_X21_Y17_N1
\u_vga|data_a_roc[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[84]~47_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(84));

-- Location: LCCOMB_X19_Y17_N26
\u_vga|data_a_roc[83]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[83]~29_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(83))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(83),
	datac => \u_vga|data_a_roc\(83),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[83]~29_combout\);

-- Location: LCCOMB_X18_Y17_N4
\u_vga|data_a_roc[83]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[83]~31_combout\ = (\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|Add3~20_combout\ & (\u_vga|data_a_roc[92]~3_combout\ & \u_vga|data_a_roc[35]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_roc[92]~3_combout\,
	datad => \u_vga|data_a_roc[35]~30_combout\,
	combout => \u_vga|data_a_roc[83]~31_combout\);

-- Location: LCCOMB_X19_Y17_N12
\u_vga|data_a_roc[83]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[83]~32_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(83)) # ((\u_vga|data_a_roc[83]~31_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(83)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(83),
	datac => \u_vga|data_a_roc[83]~31_combout\,
	datad => \u_vga|data_a_roc\(83),
	combout => \u_vga|data_a_roc[83]~32_combout\);

-- Location: LCCOMB_X19_Y17_N16
\u_vga|data_a_roc[83]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[83]~33_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[83]~29_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[83]~32_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[83]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[83]~29_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[83]~32_combout\,
	combout => \u_vga|data_a_roc[83]~33_combout\);

-- Location: FF_X19_Y17_N17
\u_vga|data_a_roc[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[83]~33_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(83));

-- Location: LCCOMB_X20_Y15_N0
\u_vga|data_a_roc[82]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[82]~34_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(82))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(82)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(82),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(82),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[82]~34_combout\);

-- Location: LCCOMB_X20_Y15_N10
\u_vga|data_a_roc[82]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[82]~36_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(82)) # ((\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[34]~35_combout\ & \u_vga|data_a_roc[92]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|data_a_roc[34]~35_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(82),
	datad => \u_vga|data_a_roc[92]~4_combout\,
	combout => \u_vga|data_a_roc[82]~36_combout\);

-- Location: LCCOMB_X20_Y15_N28
\u_vga|data_a_roc[82]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[82]~37_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(82))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[82]~36_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(82),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[82]~36_combout\,
	combout => \u_vga|data_a_roc[82]~37_combout\);

-- Location: LCCOMB_X20_Y15_N16
\u_vga|data_a_roc[82]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[82]~38_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[82]~34_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[82]~37_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[82]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[82]~34_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[82]~37_combout\,
	combout => \u_vga|data_a_roc[82]~38_combout\);

-- Location: FF_X20_Y15_N17
\u_vga|data_a_roc[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[82]~38_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(82));

-- Location: LCCOMB_X19_Y13_N26
\u_vga|data_a_roc[81]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~51_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(81)) # ((\u_vga|data_a_roc[81]~49_combout\ & (\u_vga|data_a_roc[17]~50_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(81),
	datab => \u_vga|data_a_roc[81]~49_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[81]~51_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u_vga|data_a_roc[81]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~52_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc\(81)))) # (!\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc[81]~51_combout\)))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[81]~51_combout\,
	datab => \u_vga|data_a_roc\(81),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[81]~52_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u_vga|data_a_roc[81]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~48_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(81))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(81)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(81),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(81),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[81]~48_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u_vga|data_a_roc[81]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[81]~53_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[81]~48_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[81]~52_combout\)))) # (!\u_vga|Equal11~6_combout\ 
-- & (((\u_vga|data_a_roc[81]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[81]~52_combout\,
	datad => \u_vga|data_a_roc[81]~48_combout\,
	combout => \u_vga|data_a_roc[81]~53_combout\);

-- Location: FF_X19_Y13_N17
\u_vga|data_a_roc[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[81]~53_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(81));

-- Location: LCCOMB_X21_Y18_N0
\u_vga|data_a_roc[80]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[80]~54_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(80))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(80),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(80),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[80]~54_combout\);

-- Location: LCCOMB_X21_Y18_N2
\u_vga|data_a_roc[80]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[80]~55_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(80)) # ((\u_vga|data_a_roc[17]~50_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[92]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[17]~50_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(80),
	datad => \u_vga|data_a_roc[92]~4_combout\,
	combout => \u_vga|data_a_roc[80]~55_combout\);

-- Location: LCCOMB_X21_Y18_N4
\u_vga|data_a_roc[80]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[80]~56_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(80))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[80]~55_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(80)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(80),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[80]~55_combout\,
	combout => \u_vga|data_a_roc[80]~56_combout\);

-- Location: LCCOMB_X21_Y18_N8
\u_vga|data_a_roc[80]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[80]~57_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[80]~54_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[80]~56_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[80]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[80]~54_combout\,
	datac => \u_vga|data_a_roc[80]~56_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[80]~57_combout\);

-- Location: FF_X21_Y18_N9
\u_vga|data_a_roc[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[80]~57_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(80));

-- Location: LCCOMB_X21_Y16_N12
\u_vga|data_a_roc[44]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~88_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[44]~87_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(44))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~87_combout\,
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(44),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(44),
	combout => \u_vga|data_a_roc[44]~88_combout\);

-- Location: LCCOMB_X21_Y16_N16
\u_vga|data_a_roc[44]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~85_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(44))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(44),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(44),
	combout => \u_vga|data_a_roc[44]~85_combout\);

-- Location: LCCOMB_X21_Y16_N0
\u_vga|data_a_roc[44]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[44]~89_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[44]~85_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[44]~88_combout\)))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (\u_vga|data_a_roc[44]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[44]~88_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[44]~85_combout\,
	combout => \u_vga|data_a_roc[44]~89_combout\);

-- Location: FF_X21_Y16_N1
\u_vga|data_a_roc[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[44]~89_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(44));

-- Location: LCCOMB_X21_Y19_N8
\u_vga|data_a_roc[28]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~79_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(28))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(28) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(28),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(28),
	combout => \u_vga|data_a_roc[28]~79_combout\);

-- Location: LCCOMB_X21_Y19_N10
\u_vga|data_a_roc[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~82_combout\ = (\u_vga|data_a_roc[28]~81_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & \u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~81_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[28]~5_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[28]~82_combout\);

-- Location: LCCOMB_X21_Y19_N28
\u_vga|data_a_roc[28]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~83_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[28]~82_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(28))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[28]~82_combout\,
	datab => \u_vga|data_a_roc\(28),
	datac => \u_vga|data_a_roc[0]~2_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(28),
	combout => \u_vga|data_a_roc[28]~83_combout\);

-- Location: LCCOMB_X21_Y19_N0
\u_vga|data_a_roc[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[28]~84_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[28]~79_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[28]~83_combout\))))) # (!\u_vga|current_rocket[0]~0_combout\ 
-- & (((\u_vga|data_a_roc[28]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[28]~79_combout\,
	datad => \u_vga|data_a_roc[28]~83_combout\,
	combout => \u_vga|data_a_roc[28]~84_combout\);

-- Location: FF_X21_Y19_N1
\u_vga|data_a_roc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[28]~84_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(28));

-- Location: FF_X24_Y16_N3
\u_vga|data_roc_disp[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~17_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(44));

-- Location: LCCOMB_X24_Y16_N2
\u_vga|data_roc_disp~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~17_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(44))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(44),
	datac => \u_vga|data_roc_disp\(44),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~17_combout\);

-- Location: LCCOMB_X24_Y16_N6
\u_vga|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~13_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~17_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_roc_disp~18_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~17_combout\,
	combout => \u_vga|Mux2~13_combout\);

-- Location: FF_X24_Y16_N1
\u_vga|data_roc_disp[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~19_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(60));

-- Location: LCCOMB_X24_Y16_N0
\u_vga|data_roc_disp~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~19_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(60))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(60),
	datac => \u_vga|data_roc_disp\(60),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~19_combout\);

-- Location: FF_X24_Y16_N25
\u_vga|data_roc_disp[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~16_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(28));

-- Location: LCCOMB_X24_Y16_N24
\u_vga|data_roc_disp~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~16_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(28))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(28),
	datac => \u_vga|data_roc_disp\(28),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~16_combout\);

-- Location: LCCOMB_X24_Y16_N10
\u_vga|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~14_combout\ = (\u_vga|Mux2~13_combout\ & ((\u_vga|data_roc_disp~19_combout\) # ((!\u_vga|h_cnt\(7))))) # (!\u_vga|Mux2~13_combout\ & (((\u_vga|h_cnt\(7) & \u_vga|data_roc_disp~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~13_combout\,
	datab => \u_vga|data_roc_disp~19_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|data_roc_disp~16_combout\,
	combout => \u_vga|Mux2~14_combout\);

-- Location: FF_X25_Y15_N27
\u_vga|data_roc_disp[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~23_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(54));

-- Location: LCCOMB_X25_Y15_N26
\u_vga|data_roc_disp~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~23_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(54))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(54),
	datac => \u_vga|data_roc_disp\(54),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~23_combout\);

-- Location: FF_X25_Y15_N23
\u_vga|data_roc_disp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~22_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(6));

-- Location: LCCOMB_X25_Y15_N22
\u_vga|data_roc_disp~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~22_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(6))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(6),
	datac => \u_vga|data_roc_disp\(6),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~22_combout\);

-- Location: FF_X25_Y15_N13
\u_vga|data_roc_disp[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~21_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(22));

-- Location: LCCOMB_X25_Y15_N12
\u_vga|data_roc_disp~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~21_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(22))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(22),
	datac => \u_vga|data_roc_disp\(22),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~21_combout\);

-- Location: LCCOMB_X25_Y15_N8
\u_vga|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~15_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8)) # ((\u_vga|data_roc_disp~21_combout\)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|h_cnt\(8),
	datac => \u_vga|data_roc_disp~22_combout\,
	datad => \u_vga|data_roc_disp~21_combout\,
	combout => \u_vga|Mux2~15_combout\);

-- Location: FF_X25_Y15_N11
\u_vga|data_roc_disp[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~20_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(38));

-- Location: LCCOMB_X25_Y15_N10
\u_vga|data_roc_disp~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~20_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(38))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(38),
	datac => \u_vga|data_roc_disp\(38),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~20_combout\);

-- Location: LCCOMB_X25_Y15_N4
\u_vga|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~16_combout\ = (\u_vga|Mux2~15_combout\ & ((\u_vga|data_roc_disp~23_combout\) # ((!\u_vga|h_cnt\(8))))) # (!\u_vga|Mux2~15_combout\ & (((\u_vga|h_cnt\(8) & \u_vga|data_roc_disp~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~23_combout\,
	datab => \u_vga|Mux2~15_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~20_combout\,
	combout => \u_vga|Mux2~16_combout\);

-- Location: FF_X25_Y15_N19
\u_vga|data_roc_disp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~26_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(4));

-- Location: LCCOMB_X25_Y15_N18
\u_vga|data_roc_disp~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~26_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(4))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|data_roc_disp\(4),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~26_combout\);

-- Location: FF_X25_Y15_N25
\u_vga|data_roc_disp[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~25_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(36));

-- Location: LCCOMB_X25_Y15_N24
\u_vga|data_roc_disp~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~25_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(36))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(36),
	datac => \u_vga|data_roc_disp\(36),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~25_combout\);

-- Location: LCCOMB_X25_Y15_N20
\u_vga|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~17_combout\ = (\u_vga|h_cnt\(7) & (((\u_vga|h_cnt\(8))))) # (!\u_vga|h_cnt\(7) & ((\u_vga|h_cnt\(8) & ((\u_vga|data_roc_disp~25_combout\))) # (!\u_vga|h_cnt\(8) & (\u_vga|data_roc_disp~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_roc_disp~26_combout\,
	datac => \u_vga|h_cnt\(8),
	datad => \u_vga|data_roc_disp~25_combout\,
	combout => \u_vga|Mux2~17_combout\);

-- Location: FF_X25_Y15_N31
\u_vga|data_roc_disp[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~27_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(52));

-- Location: LCCOMB_X25_Y15_N30
\u_vga|data_roc_disp~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~27_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(52))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(52),
	datac => \u_vga|data_roc_disp\(52),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~27_combout\);

-- Location: FF_X25_Y15_N7
\u_vga|data_roc_disp[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~24_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(20));

-- Location: LCCOMB_X25_Y15_N6
\u_vga|data_roc_disp~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~24_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(20))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(20),
	datac => \u_vga|data_roc_disp\(20),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~24_combout\);

-- Location: LCCOMB_X25_Y15_N16
\u_vga|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~18_combout\ = (\u_vga|h_cnt\(7) & ((\u_vga|Mux2~17_combout\ & (\u_vga|data_roc_disp~27_combout\)) # (!\u_vga|Mux2~17_combout\ & ((\u_vga|data_roc_disp~24_combout\))))) # (!\u_vga|h_cnt\(7) & (\u_vga|Mux2~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|Mux2~17_combout\,
	datac => \u_vga|data_roc_disp~27_combout\,
	datad => \u_vga|data_roc_disp~24_combout\,
	combout => \u_vga|Mux2~18_combout\);

-- Location: LCCOMB_X25_Y15_N2
\u_vga|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~19_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(6)) # ((\u_vga|Mux2~16_combout\)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|h_cnt\(6) & ((\u_vga|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|h_cnt\(6),
	datac => \u_vga|Mux2~16_combout\,
	datad => \u_vga|Mux2~18_combout\,
	combout => \u_vga|Mux2~19_combout\);

-- Location: LCCOMB_X24_Y19_N24
\u_vga|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~22_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|Mux2~19_combout\ & (\u_vga|Mux2~21_combout\)) # (!\u_vga|Mux2~19_combout\ & ((\u_vga|Mux2~14_combout\))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~21_combout\,
	datab => \u_vga|Mux2~14_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|Mux2~19_combout\,
	combout => \u_vga|Mux2~22_combout\);

-- Location: LCCOMB_X24_Y19_N16
\u_vga|Mux2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~54_combout\ = (\u_vga|Mux2~43_combout\ & ((\u_vga|Mux2~53_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~43_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~53_combout\,
	datab => \u_vga|Mux2~43_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux2~22_combout\,
	combout => \u_vga|Mux2~54_combout\);

-- Location: LCCOMB_X18_Y17_N22
\u_vga|data_a_roc[67]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[67]~422_combout\ = (!\u_vga|data_a_sub[7]~5_combout\ & (!\u_vga|Add3~20_combout\ & (\u_vga|data_a_roc[92]~3_combout\ & \u_vga|data_a_roc[35]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[7]~5_combout\,
	datab => \u_vga|Add3~20_combout\,
	datac => \u_vga|data_a_roc[92]~3_combout\,
	datad => \u_vga|data_a_roc[35]~30_combout\,
	combout => \u_vga|data_a_roc[67]~422_combout\);

-- Location: LCCOMB_X20_Y14_N6
\u_vga|data_a_roc[71]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[71]~414_combout\ = (\u_vga|data_a_roc[81]~49_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[38]~25_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[81]~49_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[38]~25_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[71]~414_combout\);

-- Location: LCCOMB_X21_Y14_N22
\u_vga|data_a_roc[77]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[77]~394_combout\ = (\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_roc[28]~5_combout\ & (\u_vga|data_a_roc[81]~49_combout\ & !\u_vga|data_a_sub[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_roc[28]~5_combout\,
	datac => \u_vga|data_a_roc[81]~49_combout\,
	datad => \u_vga|data_a_sub[7]~5_combout\,
	combout => \u_vga|data_a_roc[77]~394_combout\);

-- Location: LCCOMB_X20_Y14_N12
\u_vga|data_a_roc[79]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[79]~426_combout\ = (\u_vga|data_a_roc[46]~63_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_roc[81]~49_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[46]~63_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[81]~49_combout\,
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[79]~426_combout\);

-- Location: M9K_X22_Y14_N0
\u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ram_rockets:u_ram_rockets|altsyncram:altsyncram_component|altsyncram_qeo3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 64,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 108,
	port_a_read_during_write_mode => "old_data",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 64,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 108,
	port_b_read_during_write_mode => "old_data",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_vga|wr_en_a_roc~q\,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portadatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \u_ram_rockets|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y18_N12
\u_vga|data_a_roc[107]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[107]~458_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(107)) # ((\u_vga|data_a_roc[43]~202_combout\ & (\u_vga|data_a_sub[3]~1_combout\ & \u_vga|data_a_roc[1]~193_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(107),
	datab => \u_vga|data_a_roc[43]~202_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_vga|data_a_roc[1]~193_combout\,
	combout => \u_vga|data_a_roc[107]~458_combout\);

-- Location: LCCOMB_X20_Y18_N30
\u_vga|data_a_roc[107]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[107]~459_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(107))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[107]~458_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(107),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[107]~458_combout\,
	combout => \u_vga|data_a_roc[107]~459_combout\);

-- Location: LCCOMB_X20_Y18_N26
\u_vga|data_a_roc[107]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[107]~457_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(107))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(107),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(107),
	combout => \u_vga|data_a_roc[107]~457_combout\);

-- Location: LCCOMB_X20_Y18_N14
\u_vga|data_a_roc[107]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[107]~460_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[107]~457_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[107]~459_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[107]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[107]~459_combout\,
	datad => \u_vga|data_a_roc[107]~457_combout\,
	combout => \u_vga|data_a_roc[107]~460_combout\);

-- Location: FF_X20_Y18_N15
\u_vga|data_a_roc[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[107]~460_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(107));

-- Location: LCCOMB_X20_Y18_N20
\u_vga|data_a_roc[106]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[106]~445_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(106))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(106)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|data_a_roc\(106),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(106),
	combout => \u_vga|data_a_roc[106]~445_combout\);

-- Location: LCCOMB_X20_Y18_N22
\u_vga|data_a_roc[106]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[106]~446_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(106)) # ((\u_vga|data_a_roc[1]~193_combout\ & (\u_vga|data_a_roc[43]~202_combout\ & !\u_vga|data_a_sub[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[1]~193_combout\,
	datab => \u_vga|data_a_roc[43]~202_combout\,
	datac => \u_vga|data_a_sub[3]~1_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(106),
	combout => \u_vga|data_a_roc[106]~446_combout\);

-- Location: LCCOMB_X20_Y18_N24
\u_vga|data_a_roc[106]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[106]~447_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(106))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[106]~446_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(106),
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|data_a_roc[106]~446_combout\,
	combout => \u_vga|data_a_roc[106]~447_combout\);

-- Location: LCCOMB_X20_Y18_N4
\u_vga|data_a_roc[106]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[106]~448_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[106]~445_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[106]~447_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[106]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|data_a_roc[106]~445_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[106]~447_combout\,
	combout => \u_vga|data_a_roc[106]~448_combout\);

-- Location: FF_X20_Y18_N5
\u_vga|data_a_roc[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[106]~448_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(106));

-- Location: LCCOMB_X20_Y13_N4
\u_vga|data_a_roc[105]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[105]~450_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(105)) # ((\u_vga|data_a_sub[5]~3_combout\ & (\u_vga|data_a_roc[101]~353_combout\ & \u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[5]~3_combout\,
	datab => \u_vga|data_a_roc[101]~353_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(105),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[105]~450_combout\);

-- Location: LCCOMB_X20_Y13_N30
\u_vga|data_a_roc[105]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[105]~451_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(105))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[105]~450_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(105),
	datab => \u_vga|data_a_roc[105]~450_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[105]~451_combout\);

-- Location: LCCOMB_X20_Y13_N18
\u_vga|data_a_roc[105]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[105]~449_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(105))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(105),
	datad => \u_vga|data_a_roc\(105),
	combout => \u_vga|data_a_roc[105]~449_combout\);

-- Location: LCCOMB_X20_Y13_N22
\u_vga|data_a_roc[105]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[105]~452_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[105]~449_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[105]~451_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[105]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[105]~451_combout\,
	datad => \u_vga|data_a_roc[105]~449_combout\,
	combout => \u_vga|data_a_roc[105]~452_combout\);

-- Location: FF_X20_Y13_N23
\u_vga|data_a_roc[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[105]~452_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(105));

-- Location: LCCOMB_X21_Y13_N2
\u_vga|data_a_roc[104]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[104]~453_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(104))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(104) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(104),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(104),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[104]~453_combout\);

-- Location: LCCOMB_X21_Y13_N20
\u_vga|data_a_roc[104]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[104]~454_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(104)) # ((\u_vga|data_a_sub[4]~2_combout\ & (\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_roc[102]~348_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_sub[5]~3_combout\,
	datac => \u_vga|data_a_roc[102]~348_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(104),
	combout => \u_vga|data_a_roc[104]~454_combout\);

-- Location: LCCOMB_X21_Y13_N6
\u_vga|data_a_roc[104]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[104]~455_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(104))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[104]~454_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(104),
	datab => \u_vga|data_a_roc[104]~454_combout\,
	datac => \u_vga|address_a_sub[0]~0_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[104]~455_combout\);

-- Location: LCCOMB_X21_Y13_N22
\u_vga|data_a_roc[104]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[104]~456_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[104]~453_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[104]~455_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[104]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[104]~453_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[104]~455_combout\,
	combout => \u_vga|data_a_roc[104]~456_combout\);

-- Location: FF_X21_Y13_N23
\u_vga|data_a_roc[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[104]~456_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(104));

-- Location: LCCOMB_X20_Y13_N14
\u_vga|data_a_roc[99]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[99]~442_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(99)) # ((!\u_vga|data_a_sub[5]~3_combout\ & (\u_vga|data_a_roc[101]~353_combout\ & !\u_vga|data_a_sub[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[5]~3_combout\,
	datab => \u_vga|data_a_roc[101]~353_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(99),
	datad => \u_vga|data_a_sub[4]~2_combout\,
	combout => \u_vga|data_a_roc[99]~442_combout\);

-- Location: LCCOMB_X20_Y13_N16
\u_vga|data_a_roc[99]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[99]~443_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(99))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[99]~442_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(99),
	datac => \u_vga|data_a_roc[99]~442_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[99]~443_combout\);

-- Location: LCCOMB_X20_Y13_N28
\u_vga|data_a_roc[99]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[99]~441_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(99))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|generate_subarine~0_combout\,
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(99),
	datad => \u_vga|data_a_roc\(99),
	combout => \u_vga|data_a_roc[99]~441_combout\);

-- Location: LCCOMB_X20_Y13_N20
\u_vga|data_a_roc[99]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[99]~444_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[99]~441_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[99]~443_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[99]~443_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[99]~443_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[99]~441_combout\,
	combout => \u_vga|data_a_roc[99]~444_combout\);

-- Location: FF_X20_Y13_N21
\u_vga|data_a_roc[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[99]~444_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(99));

-- Location: LCCOMB_X21_Y13_N14
\u_vga|data_a_roc[98]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[98]~430_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(98)) # ((!\u_vga|data_a_sub[4]~2_combout\ & (!\u_vga|data_a_sub[5]~3_combout\ & \u_vga|data_a_roc[102]~348_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_sub[4]~2_combout\,
	datab => \u_vga|data_a_sub[5]~3_combout\,
	datac => \u_vga|data_a_roc[102]~348_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(98),
	combout => \u_vga|data_a_roc[98]~430_combout\);

-- Location: LCCOMB_X21_Y13_N8
\u_vga|data_a_roc[98]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[98]~431_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(98))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[98]~430_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|data_a_roc\(98),
	datac => \u_vga|data_a_roc[98]~430_combout\,
	datad => \u_vga|address_a_sub[0]~0_combout\,
	combout => \u_vga|data_a_roc[98]~431_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u_vga|data_a_roc[98]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[98]~429_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(98))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(98),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(98),
	combout => \u_vga|data_a_roc[98]~429_combout\);

-- Location: LCCOMB_X21_Y13_N28
\u_vga|data_a_roc[98]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[98]~432_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[98]~429_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[98]~431_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[98]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[98]~431_combout\,
	datad => \u_vga|data_a_roc[98]~429_combout\,
	combout => \u_vga|data_a_roc[98]~432_combout\);

-- Location: FF_X21_Y13_N29
\u_vga|data_a_roc[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[98]~432_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(98));

-- Location: LCCOMB_X19_Y13_N20
\u_vga|data_a_roc[97]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[97]~434_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(97)) # ((\u_vga|data_a_roc[89]~12_combout\ & \u_vga|data_a_roc[17]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[89]~12_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(97),
	combout => \u_vga|data_a_roc[97]~434_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u_vga|data_a_roc[97]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[97]~435_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(97))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[97]~434_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(97),
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[97]~434_combout\,
	combout => \u_vga|data_a_roc[97]~435_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u_vga|data_a_roc[97]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[97]~433_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(97))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(97) & \u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(97),
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(97),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[97]~433_combout\);

-- Location: LCCOMB_X19_Y13_N14
\u_vga|data_a_roc[97]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[97]~436_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[97]~433_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[97]~435_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[97]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal11~6_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[97]~435_combout\,
	datad => \u_vga|data_a_roc[97]~433_combout\,
	combout => \u_vga|data_a_roc[97]~436_combout\);

-- Location: FF_X19_Y13_N15
\u_vga|data_a_roc[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[97]~436_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(97));

-- Location: LCCOMB_X21_Y18_N26
\u_vga|data_a_roc[96]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[96]~437_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(96))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(96) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(96),
	datab => \u_vga|data_a_roc\(96),
	datac => \u_vga|Equal12~1_combout\,
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[96]~437_combout\);

-- Location: LCCOMB_X21_Y18_N28
\u_vga|data_a_roc[96]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[96]~438_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(96)) # ((\u_vga|data_a_roc[92]~4_combout\ & (\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[17]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(96),
	combout => \u_vga|data_a_roc[96]~438_combout\);

-- Location: LCCOMB_X21_Y18_N30
\u_vga|data_a_roc[96]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[96]~439_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(96))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[96]~438_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(96)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|address_a_sub[0]~0_combout\,
	datab => \u_vga|data_a_roc\(96),
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc[96]~438_combout\,
	combout => \u_vga|data_a_roc[96]~439_combout\);

-- Location: LCCOMB_X21_Y18_N14
\u_vga|data_a_roc[96]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[96]~440_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[96]~437_combout\)) # (!\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[96]~439_combout\))))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[96]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[96]~437_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|data_a_roc[96]~439_combout\,
	datad => \u_vga|Equal11~6_combout\,
	combout => \u_vga|data_a_roc[96]~440_combout\);

-- Location: FF_X21_Y18_N15
\u_vga|data_a_roc[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[96]~440_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(96));

-- Location: LCCOMB_X20_Y14_N30
\u_vga|data_a_roc[79]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[79]~427_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[79]~426_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(79))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(79)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[79]~426_combout\,
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_vga|data_a_roc\(79),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(79),
	combout => \u_vga|data_a_roc[79]~427_combout\);

-- Location: LCCOMB_X20_Y14_N10
\u_vga|data_a_roc[79]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[79]~425_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(79))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(79),
	datac => \u_vga|data_a_roc\(79),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[79]~425_combout\);

-- Location: LCCOMB_X20_Y14_N22
\u_vga|data_a_roc[79]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[79]~428_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[79]~425_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[79]~427_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[79]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[79]~427_combout\,
	datad => \u_vga|data_a_roc[79]~425_combout\,
	combout => \u_vga|data_a_roc[79]~428_combout\);

-- Location: FF_X20_Y14_N23
\u_vga|data_a_roc[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[79]~428_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(79));

-- Location: LCCOMB_X21_Y14_N8
\u_vga|data_a_roc[77]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[77]~395_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[77]~394_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(77))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(77)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[77]~394_combout\,
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(77),
	datad => \u_vga|data_a_roc\(77),
	combout => \u_vga|data_a_roc[77]~395_combout\);

-- Location: LCCOMB_X21_Y14_N12
\u_vga|data_a_roc[77]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[77]~393_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(77))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(77),
	datac => \u_vga|data_a_roc\(77),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[77]~393_combout\);

-- Location: LCCOMB_X21_Y14_N20
\u_vga|data_a_roc[77]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[77]~396_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[77]~393_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[77]~395_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[77]~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|data_a_roc[77]~395_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[77]~393_combout\,
	combout => \u_vga|data_a_roc[77]~396_combout\);

-- Location: FF_X21_Y14_N21
\u_vga|data_a_roc[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[77]~396_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(77));

-- Location: LCCOMB_X21_Y14_N28
\u_vga|data_a_roc[76]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[76]~410_combout\ = (\u_vga|data_a_roc[92]~4_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & (\u_vga|data_a_sub[4]~2_combout\ & \u_vga|data_a_roc[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_sub[4]~2_combout\,
	datad => \u_vga|data_a_roc[28]~5_combout\,
	combout => \u_vga|data_a_roc[76]~410_combout\);

-- Location: LCCOMB_X21_Y14_N6
\u_vga|data_a_roc[76]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[76]~411_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & (((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(76)) # (\u_vga|data_a_roc[76]~410_combout\)))) # (!\u_vga|data_a_roc[0]~2_combout\ & (\u_vga|data_a_roc\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(76),
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(76),
	datad => \u_vga|data_a_roc[76]~410_combout\,
	combout => \u_vga|data_a_roc[76]~411_combout\);

-- Location: LCCOMB_X21_Y14_N2
\u_vga|data_a_roc[76]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[76]~409_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(76))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(76)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(76),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(76),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[76]~409_combout\);

-- Location: LCCOMB_X21_Y14_N30
\u_vga|data_a_roc[76]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[76]~412_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[76]~409_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[76]~411_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[76]~411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[76]~411_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[76]~409_combout\,
	combout => \u_vga|data_a_roc[76]~412_combout\);

-- Location: FF_X21_Y14_N31
\u_vga|data_a_roc[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[76]~412_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(76));

-- Location: LCCOMB_X19_Y14_N22
\u_vga|data_a_roc[75]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[75]~418_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(75)) # ((\u_vga|data_a_roc[43]~202_combout\ & \u_vga|data_a_roc[81]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[43]~202_combout\,
	datac => \u_vga|data_a_roc[81]~49_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(75),
	combout => \u_vga|data_a_roc[75]~418_combout\);

-- Location: LCCOMB_X19_Y14_N8
\u_vga|data_a_roc[75]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[75]~419_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (((\u_vga|data_a_roc\(75))))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & (\u_vga|data_a_roc[75]~418_combout\)) # (!\u_vga|Equal4~6_combout\ & 
-- ((\u_vga|data_a_roc\(75))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[75]~418_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|Equal4~6_combout\,
	datad => \u_vga|data_a_roc\(75),
	combout => \u_vga|data_a_roc[75]~419_combout\);

-- Location: LCCOMB_X19_Y14_N28
\u_vga|data_a_roc[75]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[75]~417_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(75))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(75) & ((\u_vga|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(75),
	datab => \u_vga|data_a_roc\(75),
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|Equal12~1_combout\,
	combout => \u_vga|data_a_roc[75]~417_combout\);

-- Location: LCCOMB_X19_Y14_N20
\u_vga|data_a_roc[75]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[75]~420_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[75]~417_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[75]~419_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[75]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[75]~419_combout\,
	datad => \u_vga|data_a_roc[75]~417_combout\,
	combout => \u_vga|data_a_roc[75]~420_combout\);

-- Location: FF_X19_Y14_N21
\u_vga|data_a_roc[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[75]~420_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(75));

-- Location: LCCOMB_X21_Y12_N12
\u_vga|data_a_roc[72]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[72]~402_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(72)) # ((\u_vga|data_a_roc[25]~11_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[92]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[25]~11_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[92]~4_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(72),
	combout => \u_vga|data_a_roc[72]~402_combout\);

-- Location: LCCOMB_X21_Y12_N30
\u_vga|data_a_roc[72]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[72]~403_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(72))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[72]~402_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(72),
	datad => \u_vga|data_a_roc[72]~402_combout\,
	combout => \u_vga|data_a_roc[72]~403_combout\);

-- Location: LCCOMB_X21_Y12_N2
\u_vga|data_a_roc[72]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[72]~401_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(72))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(72)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(72),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(72),
	combout => \u_vga|data_a_roc[72]~401_combout\);

-- Location: LCCOMB_X21_Y12_N22
\u_vga|data_a_roc[72]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[72]~404_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[72]~401_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[72]~403_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[72]~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[72]~403_combout\,
	datab => \u_vga|current_rocket[0]~0_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|data_a_roc[72]~401_combout\,
	combout => \u_vga|data_a_roc[72]~404_combout\);

-- Location: FF_X21_Y12_N23
\u_vga|data_a_roc[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[72]~404_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(72));

-- Location: LCCOMB_X20_Y14_N8
\u_vga|data_a_roc[71]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[71]~415_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[71]~414_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(71))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[71]~414_combout\,
	datab => \u_vga|data_a_roc[0]~2_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(71),
	datad => \u_vga|data_a_roc\(71),
	combout => \u_vga|data_a_roc[71]~415_combout\);

-- Location: LCCOMB_X20_Y14_N28
\u_vga|data_a_roc[71]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[71]~413_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(71))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(71),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(71),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[71]~413_combout\);

-- Location: LCCOMB_X20_Y14_N20
\u_vga|data_a_roc[71]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[71]~416_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[71]~413_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[71]~415_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[71]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[71]~415_combout\,
	datad => \u_vga|data_a_roc[71]~413_combout\,
	combout => \u_vga|data_a_roc[71]~416_combout\);

-- Location: FF_X20_Y14_N21
\u_vga|data_a_roc[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[71]~416_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(71));

-- Location: LCCOMB_X21_Y17_N26
\u_vga|data_a_roc[68]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[68]~397_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(68))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(68),
	datac => \u_vga|data_a_roc\(68),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[68]~397_combout\);

-- Location: LCCOMB_X21_Y17_N28
\u_vga|data_a_roc[68]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[68]~398_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(68)) # ((\u_vga|data_a_roc[92]~4_combout\ & (!\u_vga|data_a_sub[7]~5_combout\ & \u_vga|data_a_roc[20]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[92]~4_combout\,
	datab => \u_vga|data_a_sub[7]~5_combout\,
	datac => \u_vga|data_a_roc[20]~44_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(68),
	combout => \u_vga|data_a_roc[68]~398_combout\);

-- Location: LCCOMB_X21_Y17_N22
\u_vga|data_a_roc[68]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[68]~399_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(68))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[68]~398_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(68)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(68),
	datad => \u_vga|data_a_roc[68]~398_combout\,
	combout => \u_vga|data_a_roc[68]~399_combout\);

-- Location: LCCOMB_X21_Y17_N14
\u_vga|data_a_roc[68]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[68]~400_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[68]~397_combout\)) # (!\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[68]~399_combout\))))) # 
-- (!\u_vga|Equal11~6_combout\ & (((\u_vga|data_a_roc[68]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[68]~397_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[68]~399_combout\,
	datad => \u_vga|current_rocket[0]~0_combout\,
	combout => \u_vga|data_a_roc[68]~400_combout\);

-- Location: FF_X21_Y17_N15
\u_vga|data_a_roc[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[68]~400_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(68));

-- Location: LCCOMB_X19_Y14_N12
\u_vga|data_a_roc[67]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[67]~423_combout\ = (\u_vga|data_a_roc[0]~2_combout\ & ((\u_vga|data_a_roc[67]~422_combout\) # ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(67))))) # (!\u_vga|data_a_roc[0]~2_combout\ & (((\u_vga|data_a_roc\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[0]~2_combout\,
	datab => \u_vga|data_a_roc[67]~422_combout\,
	datac => \u_vga|data_a_roc\(67),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(67),
	combout => \u_vga|data_a_roc[67]~423_combout\);

-- Location: LCCOMB_X19_Y14_N10
\u_vga|data_a_roc[67]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[67]~421_combout\ = (\u_vga|generate_subarine~0_combout\ & (\u_vga|data_a_roc\(67))) # (!\u_vga|generate_subarine~0_combout\ & (((\u_vga|Equal12~1_combout\ & \u_ram_rockets|altsyncram_component|auto_generated|q_a\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(67),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(67),
	combout => \u_vga|data_a_roc[67]~421_combout\);

-- Location: LCCOMB_X19_Y14_N30
\u_vga|data_a_roc[67]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[67]~424_combout\ = (\u_vga|Equal11~6_combout\ & ((\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|data_a_roc[67]~421_combout\))) # (!\u_vga|current_rocket[0]~0_combout\ & (\u_vga|data_a_roc[67]~423_combout\)))) # 
-- (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[67]~423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[67]~423_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|current_rocket[0]~0_combout\,
	datad => \u_vga|data_a_roc[67]~421_combout\,
	combout => \u_vga|data_a_roc[67]~424_combout\);

-- Location: FF_X19_Y14_N31
\u_vga|data_a_roc[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[67]~424_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(67));

-- Location: LCCOMB_X23_Y13_N4
\u_vga|data_a_roc[65]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[65]~390_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(65)) # ((\u_vga|data_a_roc[17]~50_combout\ & \u_vga|data_a_roc[57]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc[17]~50_combout\,
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(65),
	datad => \u_vga|data_a_roc[57]~180_combout\,
	combout => \u_vga|data_a_roc[65]~390_combout\);

-- Location: LCCOMB_X23_Y13_N14
\u_vga|data_a_roc[65]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[65]~391_combout\ = (\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(65))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|Equal4~6_combout\ & ((\u_vga|data_a_roc[65]~390_combout\))) # (!\u_vga|Equal4~6_combout\ & 
-- (\u_vga|data_a_roc\(65)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_a_roc\(65),
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc[65]~390_combout\,
	datad => \u_vga|Equal4~6_combout\,
	combout => \u_vga|data_a_roc[65]~391_combout\);

-- Location: LCCOMB_X23_Y13_N18
\u_vga|data_a_roc[65]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[65]~389_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(65))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(65) & (\u_vga|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(65),
	datab => \u_vga|Equal12~1_combout\,
	datac => \u_vga|generate_subarine~0_combout\,
	datad => \u_vga|data_a_roc\(65),
	combout => \u_vga|data_a_roc[65]~389_combout\);

-- Location: LCCOMB_X23_Y13_N6
\u_vga|data_a_roc[65]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[65]~392_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[65]~389_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[65]~391_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[65]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[65]~391_combout\,
	datad => \u_vga|data_a_roc[65]~389_combout\,
	combout => \u_vga|data_a_roc[65]~392_combout\);

-- Location: FF_X23_Y13_N7
\u_vga|data_a_roc[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[65]~392_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(65));

-- Location: LCCOMB_X20_Y16_N12
\u_vga|data_a_roc[64]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[64]~406_combout\ = (\u_ram_rockets|altsyncram_component|auto_generated|q_a\(64)) # ((\u_vga|data_a_roc[17]~50_combout\ & \u_vga|data_a_roc[60]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(64),
	datac => \u_vga|data_a_roc[17]~50_combout\,
	datad => \u_vga|data_a_roc[60]~95_combout\,
	combout => \u_vga|data_a_roc[64]~406_combout\);

-- Location: LCCOMB_X20_Y16_N30
\u_vga|data_a_roc[64]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[64]~407_combout\ = (\u_vga|Equal4~6_combout\ & ((\u_vga|address_a_sub[0]~0_combout\ & (\u_vga|data_a_roc\(64))) # (!\u_vga|address_a_sub[0]~0_combout\ & ((\u_vga|data_a_roc[64]~406_combout\))))) # (!\u_vga|Equal4~6_combout\ & 
-- (((\u_vga|data_a_roc\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal4~6_combout\,
	datab => \u_vga|address_a_sub[0]~0_combout\,
	datac => \u_vga|data_a_roc\(64),
	datad => \u_vga|data_a_roc[64]~406_combout\,
	combout => \u_vga|data_a_roc[64]~407_combout\);

-- Location: LCCOMB_X20_Y16_N2
\u_vga|data_a_roc[64]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[64]~405_combout\ = (\u_vga|generate_subarine~0_combout\ & (((\u_vga|data_a_roc\(64))))) # (!\u_vga|generate_subarine~0_combout\ & (\u_vga|Equal12~1_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_a\(64)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal12~1_combout\,
	datab => \u_vga|data_a_roc\(64),
	datac => \u_ram_rockets|altsyncram_component|auto_generated|q_a\(64),
	datad => \u_vga|generate_subarine~0_combout\,
	combout => \u_vga|data_a_roc[64]~405_combout\);

-- Location: LCCOMB_X20_Y16_N14
\u_vga|data_a_roc[64]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_a_roc[64]~408_combout\ = (\u_vga|current_rocket[0]~0_combout\ & ((\u_vga|Equal11~6_combout\ & ((\u_vga|data_a_roc[64]~405_combout\))) # (!\u_vga|Equal11~6_combout\ & (\u_vga|data_a_roc[64]~407_combout\)))) # 
-- (!\u_vga|current_rocket[0]~0_combout\ & (((\u_vga|data_a_roc[64]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket[0]~0_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|data_a_roc[64]~407_combout\,
	datad => \u_vga|data_a_roc[64]~405_combout\,
	combout => \u_vga|data_a_roc[64]~408_combout\);

-- Location: FF_X20_Y16_N15
\u_vga|data_a_roc[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_a_roc[64]~408_combout\,
	ena => \u_vga|data_a_roc[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_a_roc\(64));

-- Location: FF_X24_Y17_N27
\u_vga|data_roc_disp[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~106_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(104));

-- Location: LCCOMB_X24_Y17_N26
\u_vga|data_roc_disp~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~106_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(104))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(104),
	datac => \u_vga|data_roc_disp\(104),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~106_combout\);

-- Location: FF_X24_Y17_N17
\u_vga|data_roc_disp[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~105_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(105));

-- Location: LCCOMB_X24_Y17_N16
\u_vga|data_roc_disp~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~105_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(105))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(105),
	datac => \u_vga|data_roc_disp\(105),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~105_combout\);

-- Location: LCCOMB_X24_Y17_N12
\u_vga|Mux2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~72_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~105_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~106_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_roc_disp~105_combout\,
	combout => \u_vga|Mux2~72_combout\);

-- Location: FF_X24_Y17_N15
\u_vga|data_roc_disp[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~107_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(107));

-- Location: LCCOMB_X24_Y17_N14
\u_vga|data_roc_disp~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~107_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(107)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(107),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(107),
	combout => \u_vga|data_roc_disp~107_combout\);

-- Location: FF_X24_Y17_N7
\u_vga|data_roc_disp[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~104_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(106));

-- Location: LCCOMB_X24_Y17_N6
\u_vga|data_roc_disp~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~104_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(106))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(106),
	datac => \u_vga|data_roc_disp\(106),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~104_combout\);

-- Location: LCCOMB_X24_Y17_N0
\u_vga|Mux2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~73_combout\ = (\u_vga|Mux2~72_combout\ & ((\u_vga|data_roc_disp~107_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux2~72_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_roc_disp~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~72_combout\,
	datab => \u_vga|data_roc_disp~107_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_roc_disp~104_combout\,
	combout => \u_vga|Mux2~73_combout\);

-- Location: FF_X23_Y15_N27
\u_vga|data_roc_disp[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~87_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(78));

-- Location: LCCOMB_X23_Y15_N26
\u_vga|data_roc_disp~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~87_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(78)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(78),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(78),
	combout => \u_vga|data_roc_disp~87_combout\);

-- Location: FF_X23_Y15_N31
\u_vga|data_roc_disp[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~86_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(66));

-- Location: LCCOMB_X23_Y15_N30
\u_vga|data_roc_disp~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~86_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(66))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(66),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(66),
	combout => \u_vga|data_roc_disp~86_combout\);

-- Location: FF_X23_Y15_N13
\u_vga|data_roc_disp[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~85_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(74));

-- Location: LCCOMB_X23_Y15_N12
\u_vga|data_roc_disp~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~85_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(74)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(74),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(74),
	combout => \u_vga|data_roc_disp~85_combout\);

-- Location: LCCOMB_X23_Y15_N0
\u_vga|Mux2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~58_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(6) & ((\u_vga|data_roc_disp~85_combout\))) # (!\u_vga|h_cnt\(6) & (\u_vga|data_roc_disp~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~86_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|data_roc_disp~85_combout\,
	combout => \u_vga|Mux2~58_combout\);

-- Location: FF_X23_Y15_N11
\u_vga|data_roc_disp[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~84_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(70));

-- Location: LCCOMB_X23_Y15_N10
\u_vga|data_roc_disp~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~84_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(70))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(70),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(70),
	combout => \u_vga|data_roc_disp~84_combout\);

-- Location: LCCOMB_X23_Y15_N28
\u_vga|Mux2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~59_combout\ = (\u_vga|Mux2~58_combout\ & ((\u_vga|data_roc_disp~87_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~58_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|data_roc_disp~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~87_combout\,
	datab => \u_vga|Mux2~58_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|data_roc_disp~84_combout\,
	combout => \u_vga|Mux2~59_combout\);

-- Location: FF_X23_Y14_N11
\u_vga|data_roc_disp[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~96_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(71));

-- Location: LCCOMB_X23_Y14_N10
\u_vga|data_roc_disp~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~96_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(71)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(71),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(71),
	combout => \u_vga|data_roc_disp~96_combout\);

-- Location: FF_X23_Y14_N23
\u_vga|data_roc_disp[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~98_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(67));

-- Location: LCCOMB_X23_Y14_N22
\u_vga|data_roc_disp~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~98_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(67))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(67),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(67),
	combout => \u_vga|data_roc_disp~98_combout\);

-- Location: FF_X23_Y14_N21
\u_vga|data_roc_disp[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~97_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(75));

-- Location: LCCOMB_X23_Y14_N20
\u_vga|data_roc_disp~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~97_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(75)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(75),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(75),
	combout => \u_vga|data_roc_disp~97_combout\);

-- Location: LCCOMB_X23_Y14_N16
\u_vga|Mux2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~65_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|data_roc_disp~97_combout\) # (\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(6) & (\u_vga|data_roc_disp~98_combout\ & ((!\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~98_combout\,
	datab => \u_vga|data_roc_disp~97_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~65_combout\);

-- Location: FF_X23_Y14_N27
\u_vga|data_roc_disp[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~99_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(79));

-- Location: LCCOMB_X23_Y14_N26
\u_vga|data_roc_disp~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~99_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(79)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(79),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(79),
	combout => \u_vga|data_roc_disp~99_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u_vga|Mux2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~66_combout\ = (\u_vga|Mux2~65_combout\ & (((\u_vga|data_roc_disp~99_combout\) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~65_combout\ & (\u_vga|data_roc_disp~96_combout\ & ((\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~96_combout\,
	datab => \u_vga|Mux2~65_combout\,
	datac => \u_vga|data_roc_disp~99_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~66_combout\);

-- Location: FF_X23_Y14_N25
\u_vga|data_roc_disp[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~88_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(69));

-- Location: LCCOMB_X23_Y14_N24
\u_vga|data_roc_disp~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~88_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(69)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(69),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(69),
	combout => \u_vga|data_roc_disp~88_combout\);

-- Location: FF_X24_Y16_N15
\u_vga|data_roc_disp[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~91_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(77));

-- Location: LCCOMB_X24_Y16_N14
\u_vga|data_roc_disp~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~91_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(77))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(77),
	datac => \u_vga|data_roc_disp\(77),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~91_combout\);

-- Location: FF_X23_Y16_N3
\u_vga|data_roc_disp[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~89_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(73));

-- Location: LCCOMB_X23_Y16_N2
\u_vga|data_roc_disp~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~89_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(73)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(73),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(73),
	combout => \u_vga|data_roc_disp~89_combout\);

-- Location: FF_X23_Y16_N5
\u_vga|data_roc_disp[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~90_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(65));

-- Location: LCCOMB_X23_Y16_N4
\u_vga|data_roc_disp~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~90_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(65))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(65),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(65),
	combout => \u_vga|data_roc_disp~90_combout\);

-- Location: LCCOMB_X23_Y16_N14
\u_vga|Mux2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~60_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(6))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(6) & (\u_vga|data_roc_disp~89_combout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|data_roc_disp~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~89_combout\,
	datab => \u_vga|data_roc_disp~90_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux2~60_combout\);

-- Location: LCCOMB_X23_Y14_N18
\u_vga|Mux2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~61_combout\ = (\u_vga|Mux2~60_combout\ & (((\u_vga|data_roc_disp~91_combout\) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~60_combout\ & (\u_vga|data_roc_disp~88_combout\ & ((\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~88_combout\,
	datab => \u_vga|data_roc_disp~91_combout\,
	datac => \u_vga|Mux2~60_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~61_combout\);

-- Location: FF_X23_Y14_N13
\u_vga|data_roc_disp[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~92_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(68));

-- Location: LCCOMB_X23_Y14_N12
\u_vga|data_roc_disp~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~92_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(68))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(68),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(68),
	combout => \u_vga|data_roc_disp~92_combout\);

-- Location: FF_X23_Y14_N7
\u_vga|data_roc_disp[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~93_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(72));

-- Location: LCCOMB_X23_Y14_N6
\u_vga|data_roc_disp~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~93_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(72))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(72),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(72),
	combout => \u_vga|data_roc_disp~93_combout\);

-- Location: FF_X23_Y14_N1
\u_vga|data_roc_disp[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~94_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(64));

-- Location: LCCOMB_X23_Y14_N0
\u_vga|data_roc_disp~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~94_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(64)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(64),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(64),
	combout => \u_vga|data_roc_disp~94_combout\);

-- Location: LCCOMB_X23_Y14_N2
\u_vga|Mux2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~62_combout\ = (\u_vga|h_cnt\(6) & ((\u_vga|data_roc_disp~93_combout\) # ((\u_vga|h_cnt\(5))))) # (!\u_vga|h_cnt\(6) & (((\u_vga|data_roc_disp~94_combout\ & !\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~93_combout\,
	datab => \u_vga|data_roc_disp~94_combout\,
	datac => \u_vga|h_cnt\(6),
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~62_combout\);

-- Location: FF_X23_Y14_N5
\u_vga|data_roc_disp[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~95_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(76));

-- Location: LCCOMB_X23_Y14_N4
\u_vga|data_roc_disp~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~95_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(76))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(76),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(76),
	combout => \u_vga|data_roc_disp~95_combout\);

-- Location: LCCOMB_X23_Y14_N14
\u_vga|Mux2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~63_combout\ = (\u_vga|Mux2~62_combout\ & (((\u_vga|data_roc_disp~95_combout\) # (!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~62_combout\ & (\u_vga|data_roc_disp~92_combout\ & ((\u_vga|h_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~92_combout\,
	datab => \u_vga|Mux2~62_combout\,
	datac => \u_vga|data_roc_disp~95_combout\,
	datad => \u_vga|h_cnt\(5),
	combout => \u_vga|Mux2~63_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u_vga|Mux2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~64_combout\ = (\u_vga|h_cnt\(3) & ((\u_vga|Mux2~61_combout\) # ((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(3) & (((\u_vga|Mux2~63_combout\ & !\u_vga|h_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(3),
	datab => \u_vga|Mux2~61_combout\,
	datac => \u_vga|Mux2~63_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux2~64_combout\);

-- Location: LCCOMB_X23_Y14_N30
\u_vga|Mux2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~67_combout\ = (\u_vga|Mux2~64_combout\ & (((\u_vga|Mux2~66_combout\) # (!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux2~64_combout\ & (\u_vga|Mux2~59_combout\ & ((\u_vga|h_cnt\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~59_combout\,
	datab => \u_vga|Mux2~66_combout\,
	datac => \u_vga|Mux2~64_combout\,
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|Mux2~67_combout\);

-- Location: FF_X24_Y17_N11
\u_vga|data_roc_disp[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~101_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(97));

-- Location: LCCOMB_X24_Y17_N10
\u_vga|data_roc_disp~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~101_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(97))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(97),
	datac => \u_vga|data_roc_disp\(97),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~101_combout\);

-- Location: FF_X24_Y17_N29
\u_vga|data_roc_disp[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~102_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(96));

-- Location: LCCOMB_X24_Y17_N28
\u_vga|data_roc_disp~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~102_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(96)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(96),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(96),
	combout => \u_vga|data_roc_disp~102_combout\);

-- Location: LCCOMB_X24_Y17_N22
\u_vga|Mux2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~69_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~101_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~101_combout\,
	datab => \u_vga|h_cnt\(4),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_roc_disp~102_combout\,
	combout => \u_vga|Mux2~69_combout\);

-- Location: FF_X24_Y17_N9
\u_vga|data_roc_disp[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~103_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(99));

-- Location: LCCOMB_X24_Y17_N8
\u_vga|data_roc_disp~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~103_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(99)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(99),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(99),
	combout => \u_vga|data_roc_disp~103_combout\);

-- Location: FF_X24_Y17_N25
\u_vga|data_roc_disp[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~100_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(98));

-- Location: LCCOMB_X24_Y17_N24
\u_vga|data_roc_disp~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~100_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(98))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(98),
	datac => \u_vga|data_roc_disp\(98),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~100_combout\);

-- Location: LCCOMB_X24_Y17_N18
\u_vga|Mux2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~70_combout\ = (\u_vga|Mux2~69_combout\ & ((\u_vga|data_roc_disp~103_combout\) # ((!\u_vga|h_cnt\(4))))) # (!\u_vga|Mux2~69_combout\ & (((\u_vga|h_cnt\(4) & \u_vga|data_roc_disp~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~69_combout\,
	datab => \u_vga|data_roc_disp~103_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|data_roc_disp~100_combout\,
	combout => \u_vga|Mux2~70_combout\);

-- Location: LCCOMB_X24_Y17_N4
\u_vga|Mux2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~71_combout\ = (\u_vga|Mux2~68_combout\ & ((\u_vga|Mux2~67_combout\) # ((\u_vga|Mux2~57_combout\)))) # (!\u_vga|Mux2~68_combout\ & (((!\u_vga|Mux2~57_combout\ & \u_vga|Mux2~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~68_combout\,
	datab => \u_vga|Mux2~67_combout\,
	datac => \u_vga|Mux2~57_combout\,
	datad => \u_vga|Mux2~70_combout\,
	combout => \u_vga|Mux2~71_combout\);

-- Location: FF_X23_Y17_N13
\u_vga|data_roc_disp[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~80_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(102));

-- Location: LCCOMB_X23_Y17_N12
\u_vga|data_roc_disp~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~80_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(102))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(102),
	datac => \u_vga|data_roc_disp\(102),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~80_combout\);

-- Location: FF_X23_Y17_N29
\u_vga|data_roc_disp[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~83_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(103));

-- Location: LCCOMB_X23_Y17_N28
\u_vga|data_roc_disp~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~83_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(103))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(103),
	datac => \u_vga|data_roc_disp\(103),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~83_combout\);

-- Location: FF_X23_Y17_N23
\u_vga|data_roc_disp[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~81_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(101));

-- Location: LCCOMB_X23_Y17_N22
\u_vga|data_roc_disp~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~81_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(101))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(101),
	datac => \u_vga|data_roc_disp\(101),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~81_combout\);

-- Location: FF_X23_Y17_N1
\u_vga|data_roc_disp[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~82_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(100));

-- Location: LCCOMB_X23_Y17_N0
\u_vga|data_roc_disp~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~82_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(100))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(100),
	datac => \u_vga|data_roc_disp\(100),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~82_combout\);

-- Location: LCCOMB_X23_Y17_N2
\u_vga|Mux2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~55_combout\ = (\u_vga|h_cnt\(4) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~81_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~81_combout\,
	datab => \u_vga|data_roc_disp~82_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux2~55_combout\);

-- Location: LCCOMB_X23_Y17_N30
\u_vga|Mux2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~56_combout\ = (\u_vga|h_cnt\(4) & ((\u_vga|Mux2~55_combout\ & ((\u_vga|data_roc_disp~83_combout\))) # (!\u_vga|Mux2~55_combout\ & (\u_vga|data_roc_disp~80_combout\)))) # (!\u_vga|h_cnt\(4) & (((\u_vga|Mux2~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~80_combout\,
	datab => \u_vga|data_roc_disp~83_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux2~55_combout\,
	combout => \u_vga|Mux2~56_combout\);

-- Location: LCCOMB_X24_Y17_N2
\u_vga|Mux2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~74_combout\ = (\u_vga|Mux2~57_combout\ & ((\u_vga|Mux2~71_combout\ & (\u_vga|Mux2~73_combout\)) # (!\u_vga|Mux2~71_combout\ & ((\u_vga|Mux2~56_combout\))))) # (!\u_vga|Mux2~57_combout\ & (((\u_vga|Mux2~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~73_combout\,
	datab => \u_vga|Mux2~57_combout\,
	datac => \u_vga|Mux2~71_combout\,
	datad => \u_vga|Mux2~56_combout\,
	combout => \u_vga|Mux2~74_combout\);

-- Location: LCCOMB_X24_Y17_N20
\u_vga|Mux2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~75_combout\ = (\u_vga|h_cnt\(9) & (((!\u_vga|Mux2~2_combout\ & \u_vga|Mux2~74_combout\)))) # (!\u_vga|h_cnt\(9) & (\u_vga|Mux2~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~54_combout\,
	datab => \u_vga|h_cnt\(9),
	datac => \u_vga|Mux2~2_combout\,
	datad => \u_vga|Mux2~74_combout\,
	combout => \u_vga|Mux2~75_combout\);

-- Location: FF_X26_Y27_N1
\u_vga|data_sub_disp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~1_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(11));

-- Location: LCCOMB_X26_Y23_N28
\u_vga|Equal16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Equal16~5_combout\ = (\u_vga|Equal16~4_combout\ & (\u_vga|v_cnt\(9) $ (!\u_vga|current_sub_line\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(9),
	datac => \u_vga|Equal16~4_combout\,
	datad => \u_vga|current_sub_line\(9),
	combout => \u_vga|Equal16~5_combout\);

-- Location: LCCOMB_X26_Y23_N2
\u_vga|data_sub_disp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~0_combout\ = (((!\u_vga|Equal18~3_combout\) # (!\u_vga|h_cnt\(1))) # (!\u_vga|Equal16~5_combout\)) # (!\u_vga|h_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|Equal16~5_combout\,
	datac => \u_vga|h_cnt\(1),
	datad => \u_vga|Equal18~3_combout\,
	combout => \u_vga|data_sub_disp~0_combout\);

-- Location: LCCOMB_X26_Y27_N0
\u_vga|data_sub_disp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~1_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(11)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(11),
	datac => \u_vga|data_sub_disp\(11),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~1_combout\);

-- Location: LCCOMB_X26_Y18_N0
\u_vga|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~1_cout\ = CARRY((!\u_vga|Add26~0_combout\ & \u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~0_combout\,
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cout => \u_vga|LessThan15~1_cout\);

-- Location: LCCOMB_X26_Y18_N2
\u_vga|LessThan15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~3_cout\ = CARRY((\u_vga|Add26~2_combout\ & ((!\u_vga|LessThan15~1_cout\) # (!\u_vga|v_cnt\(4)))) # (!\u_vga|Add26~2_combout\ & (!\u_vga|v_cnt\(4) & !\u_vga|LessThan15~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~2_combout\,
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan15~1_cout\,
	cout => \u_vga|LessThan15~3_cout\);

-- Location: LCCOMB_X26_Y18_N4
\u_vga|LessThan15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~5_cout\ = CARRY((\u_vga|Add26~4_combout\ & (\u_vga|v_cnt\(5) & !\u_vga|LessThan15~3_cout\)) # (!\u_vga|Add26~4_combout\ & ((\u_vga|v_cnt\(5)) # (!\u_vga|LessThan15~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~4_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan15~3_cout\,
	cout => \u_vga|LessThan15~5_cout\);

-- Location: LCCOMB_X26_Y18_N6
\u_vga|LessThan15~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~7_cout\ = CARRY((\u_vga|v_cnt\(6) & (\u_vga|Add26~6_combout\ & !\u_vga|LessThan15~5_cout\)) # (!\u_vga|v_cnt\(6) & ((\u_vga|Add26~6_combout\) # (!\u_vga|LessThan15~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Add26~6_combout\,
	datad => VCC,
	cin => \u_vga|LessThan15~5_cout\,
	cout => \u_vga|LessThan15~7_cout\);

-- Location: LCCOMB_X26_Y18_N8
\u_vga|LessThan15~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~9_cout\ = CARRY((\u_vga|Add26~8_combout\ & (\u_vga|v_cnt\(7) & !\u_vga|LessThan15~7_cout\)) # (!\u_vga|Add26~8_combout\ & ((\u_vga|v_cnt\(7)) # (!\u_vga|LessThan15~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~8_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan15~7_cout\,
	cout => \u_vga|LessThan15~9_cout\);

-- Location: LCCOMB_X26_Y18_N10
\u_vga|LessThan15~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~11_cout\ = CARRY((\u_vga|Add26~10_combout\ & ((!\u_vga|LessThan15~9_cout\) # (!\u_vga|v_cnt\(8)))) # (!\u_vga|Add26~10_combout\ & (!\u_vga|v_cnt\(8) & !\u_vga|LessThan15~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~10_combout\,
	datab => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan15~9_cout\,
	cout => \u_vga|LessThan15~11_cout\);

-- Location: LCCOMB_X26_Y18_N12
\u_vga|LessThan15~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~13_cout\ = CARRY((\u_vga|Add26~12_combout\ & (\u_vga|v_cnt\(9) & !\u_vga|LessThan15~11_cout\)) # (!\u_vga|Add26~12_combout\ & ((\u_vga|v_cnt\(9)) # (!\u_vga|LessThan15~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add26~12_combout\,
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|LessThan15~11_cout\,
	cout => \u_vga|LessThan15~13_cout\);

-- Location: LCCOMB_X26_Y18_N14
\u_vga|LessThan15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan15~14_combout\ = (\u_vga|v_cnt\(10) & ((\u_vga|LessThan15~13_cout\) # (!\u_vga|Add26~14_combout\))) # (!\u_vga|v_cnt\(10) & (\u_vga|LessThan15~13_cout\ & !\u_vga|Add26~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(10),
	datad => \u_vga|Add26~14_combout\,
	cin => \u_vga|LessThan15~13_cout\,
	combout => \u_vga|LessThan15~14_combout\);

-- Location: FF_X26_Y27_N3
\u_vga|data_sub_disp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~2_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(9));

-- Location: LCCOMB_X26_Y27_N2
\u_vga|data_sub_disp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~2_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(9)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(9),
	datac => \u_vga|data_sub_disp\(9),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~2_combout\);

-- Location: FF_X26_Y27_N5
\u_vga|data_sub_disp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~3_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(8));

-- Location: LCCOMB_X26_Y27_N4
\u_vga|data_sub_disp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~3_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(8)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(8),
	datac => \u_vga|data_sub_disp\(8),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~3_combout\);

-- Location: FF_X26_Y27_N31
\u_vga|data_sub_disp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~4_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(7));

-- Location: LCCOMB_X26_Y27_N30
\u_vga|data_sub_disp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~4_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(7)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(7),
	datac => \u_vga|data_sub_disp\(7),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~4_combout\);

-- Location: FF_X26_Y27_N29
\u_vga|data_sub_disp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~5_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(6));

-- Location: LCCOMB_X26_Y27_N28
\u_vga|data_sub_disp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~5_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(6)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(6),
	datac => \u_vga|data_sub_disp\(6),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~5_combout\);

-- Location: FF_X26_Y20_N25
\u_vga|data_sub_disp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(5));

-- Location: LCCOMB_X26_Y20_N24
\u_vga|data_sub_disp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~6_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(5)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(5),
	datac => \u_vga|data_sub_disp\(5),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~6_combout\);

-- Location: FF_X26_Y20_N23
\u_vga|data_sub_disp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(4));

-- Location: LCCOMB_X26_Y20_N22
\u_vga|data_sub_disp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~7_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(4)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(4),
	datac => \u_vga|data_sub_disp\(4),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~7_combout\);

-- Location: FF_X26_Y27_N7
\u_vga|data_sub_disp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(3));

-- Location: LCCOMB_X26_Y27_N6
\u_vga|data_sub_disp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~8_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(3)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(3),
	datac => \u_vga|data_sub_disp\(3),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~8_combout\);

-- Location: FF_X26_Y20_N1
\u_vga|data_sub_disp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~9_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(2));

-- Location: LCCOMB_X26_Y20_N0
\u_vga|data_sub_disp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~9_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(2)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(2),
	datac => \u_vga|data_sub_disp\(2),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~9_combout\);

-- Location: FF_X26_Y20_N27
\u_vga|data_sub_disp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~10_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(1));

-- Location: LCCOMB_X26_Y20_N26
\u_vga|data_sub_disp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~10_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(1)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_sub|altsyncram_component|auto_generated|q_b\(1),
	datac => \u_vga|data_sub_disp\(1),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~10_combout\);

-- Location: FF_X26_Y20_N29
\u_vga|data_sub_disp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_sub_disp~11_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_sub_disp\(0));

-- Location: LCCOMB_X26_Y20_N28
\u_vga|data_sub_disp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_sub_disp~11_combout\ = (\u_vga|data_sub_disp~0_combout\ & ((\u_vga|data_sub_disp\(0)))) # (!\u_vga|data_sub_disp~0_combout\ & (\u_ram_sub|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_sub|altsyncram_component|auto_generated|q_b\(0),
	datac => \u_vga|data_sub_disp\(0),
	datad => \u_vga|data_sub_disp~0_combout\,
	combout => \u_vga|data_sub_disp~11_combout\);

-- Location: LCCOMB_X26_Y20_N2
\u_vga|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~1_cout\ = CARRY((!\u_vga|h_cnt\(0) & \u_vga|data_sub_disp~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|data_sub_disp~11_combout\,
	datad => VCC,
	cout => \u_vga|LessThan16~1_cout\);

-- Location: LCCOMB_X26_Y20_N4
\u_vga|LessThan16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~3_cout\ = CARRY((\u_vga|data_sub_disp~10_combout\ & (\u_vga|h_cnt\(1) & !\u_vga|LessThan16~1_cout\)) # (!\u_vga|data_sub_disp~10_combout\ & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan16~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~10_combout\,
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan16~1_cout\,
	cout => \u_vga|LessThan16~3_cout\);

-- Location: LCCOMB_X26_Y20_N6
\u_vga|LessThan16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~5_cout\ = CARRY((\u_vga|h_cnt\(2) & (\u_vga|data_sub_disp~9_combout\ & !\u_vga|LessThan16~3_cout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|data_sub_disp~9_combout\) # (!\u_vga|LessThan16~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|data_sub_disp~9_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~3_cout\,
	cout => \u_vga|LessThan16~5_cout\);

-- Location: LCCOMB_X26_Y20_N8
\u_vga|LessThan16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~7_cout\ = CARRY((\u_vga|data_sub_disp~8_combout\ & (\u_vga|h_cnt\(3) & !\u_vga|LessThan16~5_cout\)) # (!\u_vga|data_sub_disp~8_combout\ & ((\u_vga|h_cnt\(3)) # (!\u_vga|LessThan16~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~8_combout\,
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan16~5_cout\,
	cout => \u_vga|LessThan16~7_cout\);

-- Location: LCCOMB_X26_Y20_N10
\u_vga|LessThan16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~9_cout\ = CARRY((\u_vga|data_sub_disp~7_combout\ & ((!\u_vga|LessThan16~7_cout\) # (!\u_vga|h_cnt\(4)))) # (!\u_vga|data_sub_disp~7_combout\ & (!\u_vga|h_cnt\(4) & !\u_vga|LessThan16~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~7_combout\,
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan16~7_cout\,
	cout => \u_vga|LessThan16~9_cout\);

-- Location: LCCOMB_X26_Y20_N12
\u_vga|LessThan16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan16~9_cout\) # (!\u_vga|data_sub_disp~6_combout\))) # (!\u_vga|h_cnt\(5) & (!\u_vga|data_sub_disp~6_combout\ & !\u_vga|LessThan16~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_sub_disp~6_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~9_cout\,
	cout => \u_vga|LessThan16~11_cout\);

-- Location: LCCOMB_X26_Y20_N14
\u_vga|LessThan16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~13_cout\ = CARRY((\u_vga|h_cnt\(6) & (\u_vga|data_sub_disp~5_combout\ & !\u_vga|LessThan16~11_cout\)) # (!\u_vga|h_cnt\(6) & ((\u_vga|data_sub_disp~5_combout\) # (!\u_vga|LessThan16~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|data_sub_disp~5_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~11_cout\,
	cout => \u_vga|LessThan16~13_cout\);

-- Location: LCCOMB_X26_Y20_N16
\u_vga|LessThan16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan16~13_cout\) # (!\u_vga|data_sub_disp~4_combout\))) # (!\u_vga|h_cnt\(7) & (!\u_vga|data_sub_disp~4_combout\ & !\u_vga|LessThan16~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|data_sub_disp~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan16~13_cout\,
	cout => \u_vga|LessThan16~15_cout\);

-- Location: LCCOMB_X26_Y20_N18
\u_vga|LessThan16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~17_cout\ = CARRY((\u_vga|data_sub_disp~3_combout\ & ((!\u_vga|LessThan16~15_cout\) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|data_sub_disp~3_combout\ & (!\u_vga|h_cnt\(8) & !\u_vga|LessThan16~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~3_combout\,
	datab => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan16~15_cout\,
	cout => \u_vga|LessThan16~17_cout\);

-- Location: LCCOMB_X26_Y20_N20
\u_vga|LessThan16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan16~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|data_sub_disp~2_combout\ & \u_vga|LessThan16~17_cout\)) # (!\u_vga|h_cnt\(9) & ((\u_vga|data_sub_disp~2_combout\) # (\u_vga|LessThan16~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datab => \u_vga|data_sub_disp~2_combout\,
	cin => \u_vga|LessThan16~17_cout\,
	combout => \u_vga|LessThan16~18_combout\);

-- Location: LCCOMB_X27_Y19_N30
\u_vga|current_sub_line~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~4_combout\ = (!\u_vga|vga_gen~26_combout\ & \u_vga|current_sub_line\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_vga|vga_gen~26_combout\,
	datad => \u_vga|current_sub_line\(3),
	combout => \u_vga|current_sub_line~4_combout\);

-- Location: LCCOMB_X27_Y18_N22
\u_vga|current_sub_line~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|current_sub_line~5_combout\ = (!\u_vga|vga_gen~26_combout\ & \u_vga|current_sub_line\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~26_combout\,
	datad => \u_vga|current_sub_line\(4),
	combout => \u_vga|current_sub_line~5_combout\);

-- Location: LCCOMB_X27_Y19_N16
\u_vga|Add25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~0_combout\ = (\u_vga|current_sub_line~4_combout\ & (\u_vga|current_sub_line~5_combout\ $ (VCC))) # (!\u_vga|current_sub_line~4_combout\ & (\u_vga|current_sub_line~5_combout\ & VCC))
-- \u_vga|Add25~1\ = CARRY((\u_vga|current_sub_line~4_combout\ & \u_vga|current_sub_line~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line~4_combout\,
	datab => \u_vga|current_sub_line~5_combout\,
	datad => VCC,
	combout => \u_vga|Add25~0_combout\,
	cout => \u_vga|Add25~1\);

-- Location: LCCOMB_X27_Y19_N18
\u_vga|Add25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~2_combout\ = (\u_vga|Add25~1\ & (((\u_vga|vga_gen~26_combout\)) # (!\u_vga|current_sub_line\(5)))) # (!\u_vga|Add25~1\ & (((\u_vga|current_sub_line\(5) & !\u_vga|vga_gen~26_combout\)) # (GND)))
-- \u_vga|Add25~3\ = CARRY(((\u_vga|vga_gen~26_combout\) # (!\u_vga|Add25~1\)) # (!\u_vga|current_sub_line\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(5),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add25~1\,
	combout => \u_vga|Add25~2_combout\,
	cout => \u_vga|Add25~3\);

-- Location: LCCOMB_X27_Y19_N20
\u_vga|Add25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~4_combout\ = (\u_vga|Add25~3\ & (((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(6))))) # (!\u_vga|Add25~3\ & ((((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(6))))))
-- \u_vga|Add25~5\ = CARRY((!\u_vga|Add25~3\ & ((\u_vga|vga_gen~26_combout\) # (!\u_vga|current_sub_line\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(6),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add25~3\,
	combout => \u_vga|Add25~4_combout\,
	cout => \u_vga|Add25~5\);

-- Location: LCCOMB_X27_Y19_N22
\u_vga|Add25~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~6_combout\ = (\u_vga|current_sub_line\(7) & ((\u_vga|vga_gen~26_combout\ & (!\u_vga|Add25~5\)) # (!\u_vga|vga_gen~26_combout\ & ((\u_vga|Add25~5\) # (GND))))) # (!\u_vga|current_sub_line\(7) & (((!\u_vga|Add25~5\))))
-- \u_vga|Add25~7\ = CARRY(((\u_vga|current_sub_line\(7) & !\u_vga|vga_gen~26_combout\)) # (!\u_vga|Add25~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(7),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add25~5\,
	combout => \u_vga|Add25~6_combout\,
	cout => \u_vga|Add25~7\);

-- Location: LCCOMB_X27_Y19_N24
\u_vga|Add25~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~8_combout\ = (\u_vga|Add25~7\ & (\u_vga|current_sub_line\(8) & (!\u_vga|vga_gen~26_combout\ & VCC))) # (!\u_vga|Add25~7\ & ((((\u_vga|current_sub_line\(8) & !\u_vga|vga_gen~26_combout\)))))
-- \u_vga|Add25~9\ = CARRY((\u_vga|current_sub_line\(8) & (!\u_vga|vga_gen~26_combout\ & !\u_vga|Add25~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(8),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add25~7\,
	combout => \u_vga|Add25~8_combout\,
	cout => \u_vga|Add25~9\);

-- Location: LCCOMB_X27_Y19_N26
\u_vga|Add25~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~10_combout\ = (\u_vga|Add25~9\ & (((\u_vga|vga_gen~26_combout\)) # (!\u_vga|current_sub_line\(9)))) # (!\u_vga|Add25~9\ & (((\u_vga|current_sub_line\(9) & !\u_vga|vga_gen~26_combout\)) # (GND)))
-- \u_vga|Add25~11\ = CARRY(((\u_vga|vga_gen~26_combout\) # (!\u_vga|Add25~9\)) # (!\u_vga|current_sub_line\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line\(9),
	datab => \u_vga|vga_gen~26_combout\,
	datad => VCC,
	cin => \u_vga|Add25~9\,
	combout => \u_vga|Add25~10_combout\,
	cout => \u_vga|Add25~11\);

-- Location: LCCOMB_X27_Y19_N28
\u_vga|Add25~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add25~12_combout\ = !\u_vga|Add25~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u_vga|Add25~11\,
	combout => \u_vga|Add25~12_combout\);

-- Location: LCCOMB_X27_Y19_N0
\u_vga|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~1_cout\ = CARRY((!\u_vga|current_sub_line~4_combout\ & !\u_vga|v_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_sub_line~4_combout\,
	datab => \u_vga|v_cnt\(3),
	datad => VCC,
	cout => \u_vga|LessThan14~1_cout\);

-- Location: LCCOMB_X27_Y19_N2
\u_vga|LessThan14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~3_cout\ = CARRY((\u_vga|v_cnt\(4) & ((!\u_vga|LessThan14~1_cout\) # (!\u_vga|Add25~0_combout\))) # (!\u_vga|v_cnt\(4) & (!\u_vga|Add25~0_combout\ & !\u_vga|LessThan14~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|Add25~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~1_cout\,
	cout => \u_vga|LessThan14~3_cout\);

-- Location: LCCOMB_X27_Y19_N4
\u_vga|LessThan14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~5_cout\ = CARRY((\u_vga|v_cnt\(5) & (\u_vga|Add25~2_combout\ & !\u_vga|LessThan14~3_cout\)) # (!\u_vga|v_cnt\(5) & ((\u_vga|Add25~2_combout\) # (!\u_vga|LessThan14~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|Add25~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~3_cout\,
	cout => \u_vga|LessThan14~5_cout\);

-- Location: LCCOMB_X27_Y19_N6
\u_vga|LessThan14~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~7_cout\ = CARRY((\u_vga|Add25~4_combout\ & (\u_vga|v_cnt\(6) & !\u_vga|LessThan14~5_cout\)) # (!\u_vga|Add25~4_combout\ & ((\u_vga|v_cnt\(6)) # (!\u_vga|LessThan14~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~4_combout\,
	datab => \u_vga|v_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan14~5_cout\,
	cout => \u_vga|LessThan14~7_cout\);

-- Location: LCCOMB_X27_Y19_N8
\u_vga|LessThan14~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~9_cout\ = CARRY((\u_vga|Add25~6_combout\ & ((!\u_vga|LessThan14~7_cout\) # (!\u_vga|v_cnt\(7)))) # (!\u_vga|Add25~6_combout\ & (!\u_vga|v_cnt\(7) & !\u_vga|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~6_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan14~7_cout\,
	cout => \u_vga|LessThan14~9_cout\);

-- Location: LCCOMB_X27_Y19_N10
\u_vga|LessThan14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~11_cout\ = CARRY((\u_vga|v_cnt\(8) & ((!\u_vga|LessThan14~9_cout\) # (!\u_vga|Add25~8_combout\))) # (!\u_vga|v_cnt\(8) & (!\u_vga|Add25~8_combout\ & !\u_vga|LessThan14~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(8),
	datab => \u_vga|Add25~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan14~9_cout\,
	cout => \u_vga|LessThan14~11_cout\);

-- Location: LCCOMB_X27_Y19_N12
\u_vga|LessThan14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~13_cout\ = CARRY((\u_vga|Add25~10_combout\ & ((!\u_vga|LessThan14~11_cout\) # (!\u_vga|v_cnt\(9)))) # (!\u_vga|Add25~10_combout\ & (!\u_vga|v_cnt\(9) & !\u_vga|LessThan14~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add25~10_combout\,
	datab => \u_vga|v_cnt\(9),
	datad => VCC,
	cin => \u_vga|LessThan14~11_cout\,
	cout => \u_vga|LessThan14~13_cout\);

-- Location: LCCOMB_X27_Y19_N14
\u_vga|LessThan14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan14~14_combout\ = (\u_vga|v_cnt\(10) & (\u_vga|LessThan14~13_cout\ & \u_vga|Add25~12_combout\)) # (!\u_vga|v_cnt\(10) & ((\u_vga|LessThan14~13_cout\) # (\u_vga|Add25~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	datad => \u_vga|Add25~12_combout\,
	cin => \u_vga|LessThan14~13_cout\,
	combout => \u_vga|LessThan14~14_combout\);

-- Location: LCCOMB_X27_Y20_N20
\u_vga|Add27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~0_combout\ = (\u_vga|data_sub_disp~8_combout\ & (\u_vga|data_sub_disp~7_combout\ $ (VCC))) # (!\u_vga|data_sub_disp~8_combout\ & (\u_vga|data_sub_disp~7_combout\ & VCC))
-- \u_vga|Add27~1\ = CARRY((\u_vga|data_sub_disp~8_combout\ & \u_vga|data_sub_disp~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~8_combout\,
	datab => \u_vga|data_sub_disp~7_combout\,
	datad => VCC,
	combout => \u_vga|Add27~0_combout\,
	cout => \u_vga|Add27~1\);

-- Location: LCCOMB_X27_Y20_N22
\u_vga|Add27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~2_combout\ = (\u_vga|data_sub_disp~6_combout\ & (\u_vga|Add27~1\ & VCC)) # (!\u_vga|data_sub_disp~6_combout\ & (!\u_vga|Add27~1\))
-- \u_vga|Add27~3\ = CARRY((!\u_vga|data_sub_disp~6_combout\ & !\u_vga|Add27~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_sub_disp~6_combout\,
	datad => VCC,
	cin => \u_vga|Add27~1\,
	combout => \u_vga|Add27~2_combout\,
	cout => \u_vga|Add27~3\);

-- Location: LCCOMB_X27_Y20_N24
\u_vga|Add27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~4_combout\ = (\u_vga|data_sub_disp~5_combout\ & (\u_vga|Add27~3\ $ (GND))) # (!\u_vga|data_sub_disp~5_combout\ & (!\u_vga|Add27~3\ & VCC))
-- \u_vga|Add27~5\ = CARRY((\u_vga|data_sub_disp~5_combout\ & !\u_vga|Add27~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~5_combout\,
	datad => VCC,
	cin => \u_vga|Add27~3\,
	combout => \u_vga|Add27~4_combout\,
	cout => \u_vga|Add27~5\);

-- Location: LCCOMB_X27_Y20_N26
\u_vga|Add27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~6_combout\ = (\u_vga|data_sub_disp~4_combout\ & (!\u_vga|Add27~5\)) # (!\u_vga|data_sub_disp~4_combout\ & ((\u_vga|Add27~5\) # (GND)))
-- \u_vga|Add27~7\ = CARRY((!\u_vga|Add27~5\) # (!\u_vga|data_sub_disp~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_sub_disp~4_combout\,
	datad => VCC,
	cin => \u_vga|Add27~5\,
	combout => \u_vga|Add27~6_combout\,
	cout => \u_vga|Add27~7\);

-- Location: LCCOMB_X27_Y20_N28
\u_vga|Add27~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~8_combout\ = (\u_vga|data_sub_disp~3_combout\ & (\u_vga|Add27~7\ $ (GND))) # (!\u_vga|data_sub_disp~3_combout\ & (!\u_vga|Add27~7\ & VCC))
-- \u_vga|Add27~9\ = CARRY((\u_vga|data_sub_disp~3_combout\ & !\u_vga|Add27~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|data_sub_disp~3_combout\,
	datad => VCC,
	cin => \u_vga|Add27~7\,
	combout => \u_vga|Add27~8_combout\,
	cout => \u_vga|Add27~9\);

-- Location: LCCOMB_X27_Y20_N30
\u_vga|Add27~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add27~10_combout\ = \u_vga|Add27~9\ $ (\u_vga|data_sub_disp~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|data_sub_disp~2_combout\,
	cin => \u_vga|Add27~9\,
	combout => \u_vga|Add27~10_combout\);

-- Location: LCCOMB_X27_Y20_N0
\u_vga|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|data_sub_disp~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|data_sub_disp~11_combout\,
	datad => VCC,
	cout => \u_vga|LessThan17~1_cout\);

-- Location: LCCOMB_X27_Y20_N2
\u_vga|LessThan17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~3_cout\ = CARRY((\u_vga|data_sub_disp~10_combout\ & ((!\u_vga|LessThan17~1_cout\) # (!\u_vga|h_cnt\(1)))) # (!\u_vga|data_sub_disp~10_combout\ & (!\u_vga|h_cnt\(1) & !\u_vga|LessThan17~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~10_combout\,
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan17~1_cout\,
	cout => \u_vga|LessThan17~3_cout\);

-- Location: LCCOMB_X27_Y20_N4
\u_vga|LessThan17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~5_cout\ = CARRY((\u_vga|data_sub_disp~9_combout\ & (\u_vga|h_cnt\(2) & !\u_vga|LessThan17~3_cout\)) # (!\u_vga|data_sub_disp~9_combout\ & ((\u_vga|h_cnt\(2)) # (!\u_vga|LessThan17~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~9_combout\,
	datab => \u_vga|h_cnt\(2),
	datad => VCC,
	cin => \u_vga|LessThan17~3_cout\,
	cout => \u_vga|LessThan17~5_cout\);

-- Location: LCCOMB_X27_Y20_N6
\u_vga|LessThan17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~7_cout\ = CARRY((\u_vga|data_sub_disp~8_combout\ & (!\u_vga|h_cnt\(3) & !\u_vga|LessThan17~5_cout\)) # (!\u_vga|data_sub_disp~8_combout\ & ((!\u_vga|LessThan17~5_cout\) # (!\u_vga|h_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_sub_disp~8_combout\,
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan17~5_cout\,
	cout => \u_vga|LessThan17~7_cout\);

-- Location: LCCOMB_X27_Y20_N8
\u_vga|LessThan17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan17~7_cout\) # (!\u_vga|Add27~0_combout\))) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add27~0_combout\ & !\u_vga|LessThan17~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|Add27~0_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~7_cout\,
	cout => \u_vga|LessThan17~9_cout\);

-- Location: LCCOMB_X27_Y20_N10
\u_vga|LessThan17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~11_cout\ = CARRY((\u_vga|Add27~2_combout\ & ((!\u_vga|LessThan17~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Add27~2_combout\ & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan17~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~2_combout\,
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan17~9_cout\,
	cout => \u_vga|LessThan17~11_cout\);

-- Location: LCCOMB_X27_Y20_N12
\u_vga|LessThan17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan17~11_cout\) # (!\u_vga|Add27~4_combout\))) # (!\u_vga|h_cnt\(6) & (!\u_vga|Add27~4_combout\ & !\u_vga|LessThan17~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Add27~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~11_cout\,
	cout => \u_vga|LessThan17~13_cout\);

-- Location: LCCOMB_X27_Y20_N14
\u_vga|LessThan17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~15_cout\ = CARRY((\u_vga|Add27~6_combout\ & ((!\u_vga|LessThan17~13_cout\) # (!\u_vga|h_cnt\(7)))) # (!\u_vga|Add27~6_combout\ & (!\u_vga|h_cnt\(7) & !\u_vga|LessThan17~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~6_combout\,
	datab => \u_vga|h_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan17~13_cout\,
	cout => \u_vga|LessThan17~15_cout\);

-- Location: LCCOMB_X27_Y20_N16
\u_vga|LessThan17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan17~15_cout\) # (!\u_vga|Add27~8_combout\))) # (!\u_vga|h_cnt\(8) & (!\u_vga|Add27~8_combout\ & !\u_vga|LessThan17~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|Add27~8_combout\,
	datad => VCC,
	cin => \u_vga|LessThan17~15_cout\,
	cout => \u_vga|LessThan17~17_cout\);

-- Location: LCCOMB_X27_Y20_N18
\u_vga|LessThan17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan17~18_combout\ = (\u_vga|Add27~10_combout\ & (\u_vga|h_cnt\(9) & \u_vga|LessThan17~17_cout\)) # (!\u_vga|Add27~10_combout\ & ((\u_vga|h_cnt\(9)) # (\u_vga|LessThan17~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add27~10_combout\,
	datab => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan17~17_cout\,
	combout => \u_vga|LessThan17~18_combout\);

-- Location: LCCOMB_X26_Y20_N30
\u_vga|green_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~0_combout\ = (!\u_vga|LessThan15~14_combout\ & (!\u_vga|LessThan16~18_combout\ & (!\u_vga|LessThan14~14_combout\ & !\u_vga|LessThan17~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan15~14_combout\,
	datab => \u_vga|LessThan16~18_combout\,
	datac => \u_vga|LessThan14~14_combout\,
	datad => \u_vga|LessThan17~18_combout\,
	combout => \u_vga|green_signal~0_combout\);

-- Location: LCCOMB_X29_Y17_N0
\u_vga|green_signal~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~1_combout\ = (\u_vga|LessThan9~1_combout\ & (\u_vga|data_sub_disp~1_combout\ & \u_vga|green_signal~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan9~1_combout\,
	datac => \u_vga|data_sub_disp~1_combout\,
	datad => \u_vga|green_signal~0_combout\,
	combout => \u_vga|green_signal~1_combout\);

-- Location: LCCOMB_X29_Y16_N30
\u_vga|LessThan19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~0_combout\ = (!\u_vga|current_rocket_line~0_combout\ & ((\u_vga|v_cnt\(1)) # ((\u_vga|v_cnt\(2)) # (\u_vga|v_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datab => \u_vga|v_cnt\(2),
	datac => \u_vga|v_cnt\(0),
	datad => \u_vga|current_rocket_line~0_combout\,
	combout => \u_vga|LessThan19~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\u_vga|LessThan19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~1_combout\ = (\u_vga|LessThan19~0_combout\ & ((\u_vga|v_cnt\(3)) # (!\u_vga|Add31~0_combout\))) # (!\u_vga|LessThan19~0_combout\ & (\u_vga|v_cnt\(3) & !\u_vga|Add31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan19~0_combout\,
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|Add31~0_combout\,
	combout => \u_vga|LessThan19~1_combout\);

-- Location: LCCOMB_X29_Y16_N22
\u_vga|LessThan19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~2_combout\ = (\u_vga|LessThan19~1_combout\ & ((\u_vga|v_cnt\(4)) # (!\u_vga|Add31~2_combout\))) # (!\u_vga|LessThan19~1_combout\ & (\u_vga|v_cnt\(4) & !\u_vga|Add31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan19~1_combout\,
	datac => \u_vga|v_cnt\(4),
	datad => \u_vga|Add31~2_combout\,
	combout => \u_vga|LessThan19~2_combout\);

-- Location: LCCOMB_X31_Y17_N2
\u_vga|LessThan19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~3_combout\ = (\u_vga|v_cnt\(5) & ((\u_vga|LessThan19~2_combout\) # (!\u_vga|Add31~4_combout\))) # (!\u_vga|v_cnt\(5) & (!\u_vga|Add31~4_combout\ & \u_vga|LessThan19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(5),
	datac => \u_vga|Add31~4_combout\,
	datad => \u_vga|LessThan19~2_combout\,
	combout => \u_vga|LessThan19~3_combout\);

-- Location: LCCOMB_X31_Y17_N4
\u_vga|LessThan19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~4_combout\ = (\u_vga|LessThan19~3_combout\ & ((\u_vga|v_cnt\(6)) # (!\u_vga|Add31~6_combout\))) # (!\u_vga|LessThan19~3_combout\ & (\u_vga|v_cnt\(6) & !\u_vga|Add31~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|LessThan19~3_combout\,
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|Add31~6_combout\,
	combout => \u_vga|LessThan19~4_combout\);

-- Location: LCCOMB_X27_Y17_N8
\u_vga|LessThan19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~5_combout\ = (\u_vga|Add31~8_combout\ & (\u_vga|v_cnt\(7) & \u_vga|LessThan19~4_combout\)) # (!\u_vga|Add31~8_combout\ & ((\u_vga|v_cnt\(7)) # (\u_vga|LessThan19~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add31~8_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => \u_vga|LessThan19~4_combout\,
	combout => \u_vga|LessThan19~5_combout\);

-- Location: LCCOMB_X27_Y17_N26
\u_vga|LessThan19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~6_combout\ = (\u_vga|Add31~10_combout\ & (\u_vga|v_cnt\(8) & \u_vga|LessThan19~5_combout\)) # (!\u_vga|Add31~10_combout\ & ((\u_vga|v_cnt\(8)) # (\u_vga|LessThan19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add31~10_combout\,
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|LessThan19~5_combout\,
	combout => \u_vga|LessThan19~6_combout\);

-- Location: LCCOMB_X27_Y17_N20
\u_vga|LessThan19~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan19~7_combout\ = (\u_vga|v_cnt\(9) & ((\u_vga|LessThan19~6_combout\) # (!\u_vga|Add31~12_combout\))) # (!\u_vga|v_cnt\(9) & (\u_vga|LessThan19~6_combout\ & !\u_vga|Add31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datac => \u_vga|LessThan19~6_combout\,
	datad => \u_vga|Add31~12_combout\,
	combout => \u_vga|LessThan19~7_combout\);

-- Location: LCCOMB_X30_Y16_N2
\u_vga|Add30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~1_cout\ = CARRY(\u_vga|current_rocket_line~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|current_rocket_line~0_combout\,
	datad => VCC,
	cout => \u_vga|Add30~1_cout\);

-- Location: LCCOMB_X30_Y16_N4
\u_vga|Add30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~2_combout\ = (\u_vga|vga_gen~21_combout\ & ((\u_vga|current_rocket_line\(2) & (!\u_vga|Add30~1_cout\)) # (!\u_vga|current_rocket_line\(2) & ((\u_vga|Add30~1_cout\) # (GND))))) # (!\u_vga|vga_gen~21_combout\ & (((!\u_vga|Add30~1_cout\))))
-- \u_vga|Add30~3\ = CARRY(((\u_vga|vga_gen~21_combout\ & !\u_vga|current_rocket_line\(2))) # (!\u_vga|Add30~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~21_combout\,
	datab => \u_vga|current_rocket_line\(2),
	datad => VCC,
	cin => \u_vga|Add30~1_cout\,
	combout => \u_vga|Add30~2_combout\,
	cout => \u_vga|Add30~3\);

-- Location: LCCOMB_X30_Y16_N6
\u_vga|Add30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~4_combout\ = (\u_vga|Add30~3\ & (((\u_vga|current_rocket_line\(3)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add30~3\ & ((((\u_vga|current_rocket_line\(3)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add30~5\ = CARRY((!\u_vga|Add30~3\ & ((\u_vga|current_rocket_line\(3)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(3),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~3\,
	combout => \u_vga|Add30~4_combout\,
	cout => \u_vga|Add30~5\);

-- Location: LCCOMB_X30_Y16_N8
\u_vga|Add30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~6_combout\ = (\u_vga|current_rocket_line\(4) & (((!\u_vga|Add30~5\)))) # (!\u_vga|current_rocket_line\(4) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add30~5\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add30~5\))))
-- \u_vga|Add30~7\ = CARRY(((!\u_vga|current_rocket_line\(4) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add30~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(4),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~5\,
	combout => \u_vga|Add30~6_combout\,
	cout => \u_vga|Add30~7\);

-- Location: LCCOMB_X30_Y16_N10
\u_vga|Add30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~8_combout\ = (\u_vga|Add30~7\ & (((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add30~7\ & ((((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add30~9\ = CARRY((!\u_vga|Add30~7\ & ((\u_vga|current_rocket_line\(5)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(5),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~7\,
	combout => \u_vga|Add30~8_combout\,
	cout => \u_vga|Add30~9\);

-- Location: LCCOMB_X30_Y16_N12
\u_vga|Add30~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~10_combout\ = (\u_vga|current_rocket_line\(6) & (((!\u_vga|Add30~9\)))) # (!\u_vga|current_rocket_line\(6) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add30~9\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add30~9\))))
-- \u_vga|Add30~11\ = CARRY(((!\u_vga|current_rocket_line\(6) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add30~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(6),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~9\,
	combout => \u_vga|Add30~10_combout\,
	cout => \u_vga|Add30~11\);

-- Location: LCCOMB_X30_Y16_N14
\u_vga|Add30~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~12_combout\ = (\u_vga|Add30~11\ & (((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add30~11\ & ((((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add30~13\ = CARRY((!\u_vga|Add30~11\ & ((\u_vga|current_rocket_line\(7)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(7),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~11\,
	combout => \u_vga|Add30~12_combout\,
	cout => \u_vga|Add30~13\);

-- Location: LCCOMB_X30_Y16_N16
\u_vga|Add30~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~14_combout\ = (\u_vga|current_rocket_line\(8) & (((!\u_vga|Add30~13\)))) # (!\u_vga|current_rocket_line\(8) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add30~13\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add30~13\))))
-- \u_vga|Add30~15\ = CARRY(((!\u_vga|current_rocket_line\(8) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add30~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(8),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~13\,
	combout => \u_vga|Add30~14_combout\,
	cout => \u_vga|Add30~15\);

-- Location: LCCOMB_X30_Y16_N18
\u_vga|Add30~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~16_combout\ = (\u_vga|Add30~15\ & (((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\)))) # (!\u_vga|Add30~15\ & ((((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\)))))
-- \u_vga|Add30~17\ = CARRY((!\u_vga|Add30~15\ & ((\u_vga|current_rocket_line\(9)) # (!\u_vga|vga_gen~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(9),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~15\,
	combout => \u_vga|Add30~16_combout\,
	cout => \u_vga|Add30~17\);

-- Location: LCCOMB_X30_Y16_N20
\u_vga|Add30~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~18_combout\ = (\u_vga|current_rocket_line\(10) & (((!\u_vga|Add30~17\)))) # (!\u_vga|current_rocket_line\(10) & ((\u_vga|vga_gen~21_combout\ & ((\u_vga|Add30~17\) # (GND))) # (!\u_vga|vga_gen~21_combout\ & (!\u_vga|Add30~17\))))
-- \u_vga|Add30~19\ = CARRY(((!\u_vga|current_rocket_line\(10) & \u_vga|vga_gen~21_combout\)) # (!\u_vga|Add30~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datab => \u_vga|vga_gen~21_combout\,
	datad => VCC,
	cin => \u_vga|Add30~17\,
	combout => \u_vga|Add30~18_combout\,
	cout => \u_vga|Add30~19\);

-- Location: LCCOMB_X30_Y16_N22
\u_vga|Add30~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add30~20_combout\ = \u_vga|Add30~19\ $ (((!\u_vga|current_rocket_line\(10) & \u_vga|vga_gen~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line\(10),
	datad => \u_vga|vga_gen~21_combout\,
	cin => \u_vga|Add30~19\,
	combout => \u_vga|Add30~20_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u_vga|LessThan18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~1_cout\ = CARRY((!\u_vga|current_rocket_line~0_combout\ & !\u_vga|v_cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|current_rocket_line~0_combout\,
	datab => \u_vga|v_cnt\(0),
	datad => VCC,
	cout => \u_vga|LessThan18~1_cout\);

-- Location: LCCOMB_X31_Y16_N2
\u_vga|LessThan18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~3_cout\ = CARRY((\u_vga|v_cnt\(1)) # (!\u_vga|LessThan18~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan18~1_cout\,
	cout => \u_vga|LessThan18~3_cout\);

-- Location: LCCOMB_X31_Y16_N4
\u_vga|LessThan18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~5_cout\ = CARRY((\u_vga|v_cnt\(2) & (\u_vga|Add30~2_combout\ & !\u_vga|LessThan18~3_cout\)) # (!\u_vga|v_cnt\(2) & ((\u_vga|Add30~2_combout\) # (!\u_vga|LessThan18~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|Add30~2_combout\,
	datad => VCC,
	cin => \u_vga|LessThan18~3_cout\,
	cout => \u_vga|LessThan18~5_cout\);

-- Location: LCCOMB_X31_Y16_N6
\u_vga|LessThan18~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~7_cout\ = CARRY((\u_vga|v_cnt\(3) & ((!\u_vga|LessThan18~5_cout\) # (!\u_vga|Add30~4_combout\))) # (!\u_vga|v_cnt\(3) & (!\u_vga|Add30~4_combout\ & !\u_vga|LessThan18~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|Add30~4_combout\,
	datad => VCC,
	cin => \u_vga|LessThan18~5_cout\,
	cout => \u_vga|LessThan18~7_cout\);

-- Location: LCCOMB_X31_Y16_N8
\u_vga|LessThan18~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~9_cout\ = CARRY((\u_vga|Add30~6_combout\ & ((!\u_vga|LessThan18~7_cout\) # (!\u_vga|v_cnt\(4)))) # (!\u_vga|Add30~6_combout\ & (!\u_vga|v_cnt\(4) & !\u_vga|LessThan18~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add30~6_combout\,
	datab => \u_vga|v_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan18~7_cout\,
	cout => \u_vga|LessThan18~9_cout\);

-- Location: LCCOMB_X31_Y16_N10
\u_vga|LessThan18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~11_cout\ = CARRY((\u_vga|Add30~8_combout\ & (\u_vga|v_cnt\(5) & !\u_vga|LessThan18~9_cout\)) # (!\u_vga|Add30~8_combout\ & ((\u_vga|v_cnt\(5)) # (!\u_vga|LessThan18~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add30~8_combout\,
	datab => \u_vga|v_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan18~9_cout\,
	cout => \u_vga|LessThan18~11_cout\);

-- Location: LCCOMB_X31_Y16_N12
\u_vga|LessThan18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~13_cout\ = CARRY((\u_vga|v_cnt\(6) & (\u_vga|Add30~10_combout\ & !\u_vga|LessThan18~11_cout\)) # (!\u_vga|v_cnt\(6) & ((\u_vga|Add30~10_combout\) # (!\u_vga|LessThan18~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(6),
	datab => \u_vga|Add30~10_combout\,
	datad => VCC,
	cin => \u_vga|LessThan18~11_cout\,
	cout => \u_vga|LessThan18~13_cout\);

-- Location: LCCOMB_X31_Y16_N14
\u_vga|LessThan18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~15_cout\ = CARRY((\u_vga|Add30~12_combout\ & (\u_vga|v_cnt\(7) & !\u_vga|LessThan18~13_cout\)) # (!\u_vga|Add30~12_combout\ & ((\u_vga|v_cnt\(7)) # (!\u_vga|LessThan18~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add30~12_combout\,
	datab => \u_vga|v_cnt\(7),
	datad => VCC,
	cin => \u_vga|LessThan18~13_cout\,
	cout => \u_vga|LessThan18~15_cout\);

-- Location: LCCOMB_X31_Y16_N16
\u_vga|LessThan18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~17_cout\ = CARRY((\u_vga|Add30~14_combout\ & ((!\u_vga|LessThan18~15_cout\) # (!\u_vga|v_cnt\(8)))) # (!\u_vga|Add30~14_combout\ & (!\u_vga|v_cnt\(8) & !\u_vga|LessThan18~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add30~14_combout\,
	datab => \u_vga|v_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan18~15_cout\,
	cout => \u_vga|LessThan18~17_cout\);

-- Location: LCCOMB_X31_Y16_N18
\u_vga|LessThan18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~19_cout\ = CARRY((\u_vga|v_cnt\(9) & ((!\u_vga|LessThan18~17_cout\) # (!\u_vga|Add30~16_combout\))) # (!\u_vga|v_cnt\(9) & (!\u_vga|Add30~16_combout\ & !\u_vga|LessThan18~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(9),
	datab => \u_vga|Add30~16_combout\,
	datad => VCC,
	cin => \u_vga|LessThan18~17_cout\,
	cout => \u_vga|LessThan18~19_cout\);

-- Location: LCCOMB_X31_Y16_N20
\u_vga|LessThan18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan18~20_combout\ = (\u_vga|v_cnt\(10) & (!\u_vga|LessThan18~19_cout\ & \u_vga|Add30~18_combout\)) # (!\u_vga|v_cnt\(10) & ((\u_vga|Add30~18_combout\) # (!\u_vga|LessThan18~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(10),
	datad => \u_vga|Add30~18_combout\,
	cin => \u_vga|LessThan18~19_cout\,
	combout => \u_vga|LessThan18~20_combout\);

-- Location: LCCOMB_X29_Y17_N28
\u_vga|vga_gen~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~22_combout\ = ((\u_vga|Add31~16_combout\) # ((!\u_vga|Add30~20_combout\ & \u_vga|LessThan18~20_combout\))) # (!\u_vga|LessThan9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan9~1_combout\,
	datab => \u_vga|Add30~20_combout\,
	datac => \u_vga|LessThan18~20_combout\,
	datad => \u_vga|Add31~16_combout\,
	combout => \u_vga|vga_gen~22_combout\);

-- Location: LCCOMB_X29_Y17_N22
\u_vga|vga_gen~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~23_combout\ = (!\u_vga|vga_gen~22_combout\ & ((\u_vga|LessThan19~7_combout\ & (!\u_vga|v_cnt\(10) & \u_vga|Add31~14_combout\)) # (!\u_vga|LessThan19~7_combout\ & ((\u_vga|Add31~14_combout\) # (!\u_vga|v_cnt\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan19~7_combout\,
	datab => \u_vga|v_cnt\(10),
	datac => \u_vga|vga_gen~22_combout\,
	datad => \u_vga|Add31~14_combout\,
	combout => \u_vga|vga_gen~23_combout\);

-- Location: FF_X25_Y15_N1
\u_vga|data_roc_disp[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~3_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(93));

-- Location: LCCOMB_X25_Y15_N0
\u_vga|data_roc_disp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~3_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(93))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(93),
	datac => \u_vga|data_roc_disp\(93),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~3_combout\);

-- Location: FF_X23_Y15_N3
\u_vga|data_roc_disp[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~2_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(88));

-- Location: LCCOMB_X23_Y15_N2
\u_vga|data_roc_disp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~2_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(88)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(88),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(88),
	combout => \u_vga|data_roc_disp~2_combout\);

-- Location: FF_X23_Y15_N9
\u_vga|data_roc_disp[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~1_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(89));

-- Location: LCCOMB_X23_Y15_N8
\u_vga|data_roc_disp~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~1_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(89)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(89),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(89),
	combout => \u_vga|data_roc_disp~1_combout\);

-- Location: LCCOMB_X23_Y15_N20
\u_vga|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~3_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~1_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_roc_disp~2_combout\,
	datac => \u_vga|data_roc_disp~1_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux2~3_combout\);

-- Location: FF_X23_Y19_N25
\u_vga|data_roc_disp[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~0_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(92));

-- Location: LCCOMB_X23_Y19_N24
\u_vga|data_roc_disp~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~0_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(92))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(92),
	datac => \u_vga|data_roc_disp\(92),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~0_combout\);

-- Location: LCCOMB_X23_Y15_N14
\u_vga|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~4_combout\ = (\u_vga|Mux2~3_combout\ & ((\u_vga|data_roc_disp~3_combout\) # ((!\u_vga|h_cnt\(5))))) # (!\u_vga|Mux2~3_combout\ & (((\u_vga|h_cnt\(5) & \u_vga|data_roc_disp~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~3_combout\,
	datab => \u_vga|Mux2~3_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|data_roc_disp~0_combout\,
	combout => \u_vga|Mux2~4_combout\);

-- Location: FF_X24_Y15_N7
\u_vga|data_roc_disp[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~9_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(81));

-- Location: LCCOMB_X24_Y15_N6
\u_vga|data_roc_disp~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~9_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(81))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(81),
	datac => \u_vga|data_roc_disp\(81),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~9_combout\);

-- Location: FF_X24_Y15_N17
\u_vga|data_roc_disp[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~10_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(80));

-- Location: LCCOMB_X24_Y15_N16
\u_vga|data_roc_disp~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~10_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(80))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(80),
	datac => \u_vga|data_roc_disp\(80),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~10_combout\);

-- Location: LCCOMB_X24_Y15_N26
\u_vga|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~7_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~9_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~9_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_roc_disp~10_combout\,
	combout => \u_vga|Mux2~7_combout\);

-- Location: FF_X24_Y15_N5
\u_vga|data_roc_disp[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~11_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(85));

-- Location: LCCOMB_X24_Y15_N4
\u_vga|data_roc_disp~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~11_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(85))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(85),
	datac => \u_vga|data_roc_disp\(85),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~11_combout\);

-- Location: FF_X24_Y15_N21
\u_vga|data_roc_disp[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~8_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(84));

-- Location: LCCOMB_X24_Y15_N20
\u_vga|data_roc_disp~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~8_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(84))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(84),
	datac => \u_vga|data_roc_disp\(84),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~8_combout\);

-- Location: LCCOMB_X24_Y15_N14
\u_vga|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~8_combout\ = (\u_vga|Mux2~7_combout\ & (((\u_vga|data_roc_disp~11_combout\)) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Mux2~7_combout\ & (\u_vga|h_cnt\(5) & ((\u_vga|data_roc_disp~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~7_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|data_roc_disp~11_combout\,
	datad => \u_vga|data_roc_disp~8_combout\,
	combout => \u_vga|Mux2~8_combout\);

-- Location: FF_X24_Y15_N13
\u_vga|data_roc_disp[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~6_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(82));

-- Location: LCCOMB_X24_Y15_N12
\u_vga|data_roc_disp~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~6_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(82))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(82),
	datac => \u_vga|data_roc_disp\(82),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~6_combout\);

-- Location: FF_X24_Y15_N3
\u_vga|data_roc_disp[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~5_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(83));

-- Location: LCCOMB_X24_Y15_N2
\u_vga|data_roc_disp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~5_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(83))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(83),
	datac => \u_vga|data_roc_disp\(83),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~5_combout\);

-- Location: LCCOMB_X24_Y15_N30
\u_vga|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~5_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~5_combout\))) # (!\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~6_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|h_cnt\(3),
	datad => \u_vga|data_roc_disp~5_combout\,
	combout => \u_vga|Mux2~5_combout\);

-- Location: FF_X24_Y15_N9
\u_vga|data_roc_disp[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~7_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(87));

-- Location: LCCOMB_X24_Y15_N8
\u_vga|data_roc_disp~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~7_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(87))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(87),
	datac => \u_vga|data_roc_disp\(87),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~7_combout\);

-- Location: FF_X24_Y15_N25
\u_vga|data_roc_disp[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~4_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(86));

-- Location: LCCOMB_X24_Y15_N24
\u_vga|data_roc_disp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~4_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(86))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(86),
	datac => \u_vga|data_roc_disp\(86),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~4_combout\);

-- Location: LCCOMB_X24_Y15_N18
\u_vga|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~6_combout\ = (\u_vga|Mux2~5_combout\ & (((\u_vga|data_roc_disp~7_combout\)) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|Mux2~5_combout\ & (\u_vga|h_cnt\(5) & ((\u_vga|data_roc_disp~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~5_combout\,
	datab => \u_vga|h_cnt\(5),
	datac => \u_vga|data_roc_disp~7_combout\,
	datad => \u_vga|data_roc_disp~4_combout\,
	combout => \u_vga|Mux2~6_combout\);

-- Location: LCCOMB_X24_Y15_N0
\u_vga|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~9_combout\ = (\u_vga|h_cnt\(6) & (((\u_vga|h_cnt\(4))))) # (!\u_vga|h_cnt\(6) & ((\u_vga|h_cnt\(4) & ((\u_vga|Mux2~6_combout\))) # (!\u_vga|h_cnt\(4) & (\u_vga|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|Mux2~8_combout\,
	datac => \u_vga|h_cnt\(4),
	datad => \u_vga|Mux2~6_combout\,
	combout => \u_vga|Mux2~9_combout\);

-- Location: FF_X23_Y18_N27
\u_vga|data_roc_disp[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~15_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(95));

-- Location: LCCOMB_X23_Y18_N26
\u_vga|data_roc_disp~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~15_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(95))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(95),
	datac => \u_vga|data_roc_disp\(95),
	datad => \u_vga|vga_gen~16_combout\,
	combout => \u_vga|data_roc_disp~15_combout\);

-- Location: FF_X23_Y15_N25
\u_vga|data_roc_disp[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~12_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(94));

-- Location: LCCOMB_X23_Y15_N24
\u_vga|data_roc_disp~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~12_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(94)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(94),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(94),
	combout => \u_vga|data_roc_disp~12_combout\);

-- Location: FF_X23_Y15_N19
\u_vga|data_roc_disp[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~13_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(91));

-- Location: LCCOMB_X23_Y15_N18
\u_vga|data_roc_disp~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~13_combout\ = (\u_vga|vga_gen~16_combout\ & (\u_ram_rockets|altsyncram_component|auto_generated|q_b\(91))) # (!\u_vga|vga_gen~16_combout\ & ((\u_vga|data_roc_disp\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(91),
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(91),
	combout => \u_vga|data_roc_disp~13_combout\);

-- Location: FF_X23_Y15_N5
\u_vga|data_roc_disp[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|data_roc_disp~14_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|data_roc_disp\(90));

-- Location: LCCOMB_X23_Y15_N4
\u_vga|data_roc_disp~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|data_roc_disp~14_combout\ = (\u_vga|vga_gen~16_combout\ & ((\u_ram_rockets|altsyncram_component|auto_generated|q_b\(90)))) # (!\u_vga|vga_gen~16_combout\ & (\u_vga|data_roc_disp\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~16_combout\,
	datac => \u_vga|data_roc_disp\(90),
	datad => \u_ram_rockets|altsyncram_component|auto_generated|q_b\(90),
	combout => \u_vga|data_roc_disp~14_combout\);

-- Location: LCCOMB_X23_Y15_N6
\u_vga|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~10_combout\ = (\u_vga|h_cnt\(5) & (((\u_vga|h_cnt\(3))))) # (!\u_vga|h_cnt\(5) & ((\u_vga|h_cnt\(3) & (\u_vga|data_roc_disp~13_combout\)) # (!\u_vga|h_cnt\(3) & ((\u_vga|data_roc_disp~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|data_roc_disp~13_combout\,
	datac => \u_vga|data_roc_disp~14_combout\,
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|Mux2~10_combout\);

-- Location: LCCOMB_X23_Y15_N16
\u_vga|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~11_combout\ = (\u_vga|h_cnt\(5) & ((\u_vga|Mux2~10_combout\ & (\u_vga|data_roc_disp~15_combout\)) # (!\u_vga|Mux2~10_combout\ & ((\u_vga|data_roc_disp~12_combout\))))) # (!\u_vga|h_cnt\(5) & (((\u_vga|Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|data_roc_disp~15_combout\,
	datab => \u_vga|data_roc_disp~12_combout\,
	datac => \u_vga|h_cnt\(5),
	datad => \u_vga|Mux2~10_combout\,
	combout => \u_vga|Mux2~11_combout\);

-- Location: LCCOMB_X24_Y15_N10
\u_vga|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~12_combout\ = (\u_vga|Mux2~9_combout\ & (((\u_vga|Mux2~11_combout\) # (!\u_vga|h_cnt\(6))))) # (!\u_vga|Mux2~9_combout\ & (\u_vga|Mux2~4_combout\ & ((\u_vga|h_cnt\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~4_combout\,
	datab => \u_vga|Mux2~9_combout\,
	datac => \u_vga|Mux2~11_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|Mux2~12_combout\);

-- Location: LCCOMB_X29_Y17_N12
\u_vga|Mux2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux2~76_combout\ = (!\u_vga|h_cnt\(8) & (\u_vga|h_cnt\(7) & (\u_vga|h_cnt\(9) & \u_vga|Mux2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|h_cnt\(9),
	datad => \u_vga|Mux2~12_combout\,
	combout => \u_vga|Mux2~76_combout\);

-- Location: LCCOMB_X29_Y17_N18
\u_vga|green_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~2_combout\ = (!\u_vga|green_signal~1_combout\ & (((!\u_vga|Mux2~75_combout\ & !\u_vga|Mux2~76_combout\)) # (!\u_vga|vga_gen~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~75_combout\,
	datab => \u_vga|green_signal~1_combout\,
	datac => \u_vga|vga_gen~23_combout\,
	datad => \u_vga|Mux2~76_combout\,
	combout => \u_vga|green_signal~2_combout\);

-- Location: LCCOMB_X28_Y17_N20
\u_vga|green_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~4_combout\ = (!\u_vga|green_signal~3_combout\ & (\u_vga|green_signal~2_combout\ & ((!\u_vga|vga_gen~29_combout\) # (!\u_vga|Mux3~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux3~71_combout\,
	datab => \u_vga|vga_gen~29_combout\,
	datac => \u_vga|green_signal~3_combout\,
	datad => \u_vga|green_signal~2_combout\,
	combout => \u_vga|green_signal~4_combout\);

-- Location: LCCOMB_X28_Y18_N8
\u_vga|vga_gen~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~39_combout\ = (!\u_vga|v_cnt\(4) & (!\u_vga|v_cnt\(0) & (!\u_vga|v_cnt\(1) & !\u_vga|v_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(4),
	datab => \u_vga|v_cnt\(0),
	datac => \u_vga|v_cnt\(1),
	datad => \u_vga|v_cnt\(2),
	combout => \u_vga|vga_gen~39_combout\);

-- Location: LCCOMB_X28_Y18_N18
\u_vga|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan7~0_combout\ = (\u_vga|v_cnt\(6)) # ((\u_vga|v_cnt\(5) & ((\u_vga|v_cnt\(3)) # (!\u_vga|vga_gen~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(3),
	datab => \u_vga|v_cnt\(6),
	datac => \u_vga|vga_gen~39_combout\,
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|LessThan7~0_combout\);

-- Location: FF_X26_Y27_N13
\u_vga|left_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[2]~14_combout\,
	asdata => \u_vga|Add21~0_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(2));

-- Location: FF_X26_Y27_N11
\u_vga|left_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[1]~12_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(1));

-- Location: FF_X26_Y27_N9
\u_vga|left_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|left_boat[0]~10_combout\,
	asdata => \u_vga|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	sload => \u_spi_ee_config|oDATA_YH_xhdl2\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|left_boat\(0));

-- Location: LCCOMB_X26_Y23_N6
\u_vga|LessThan11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~1_cout\ = CARRY((!\u_vga|h_cnt\(0) & \u_vga|left_boat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|left_boat\(0),
	datad => VCC,
	cout => \u_vga|LessThan11~1_cout\);

-- Location: LCCOMB_X26_Y23_N8
\u_vga|LessThan11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~3_cout\ = CARRY((\u_vga|left_boat\(1) & (\u_vga|h_cnt\(1) & !\u_vga|LessThan11~1_cout\)) # (!\u_vga|left_boat\(1) & ((\u_vga|h_cnt\(1)) # (!\u_vga|LessThan11~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(1),
	datab => \u_vga|h_cnt\(1),
	datad => VCC,
	cin => \u_vga|LessThan11~1_cout\,
	cout => \u_vga|LessThan11~3_cout\);

-- Location: LCCOMB_X26_Y23_N10
\u_vga|LessThan11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~5_cout\ = CARRY((\u_vga|h_cnt\(2) & (\u_vga|left_boat\(2) & !\u_vga|LessThan11~3_cout\)) # (!\u_vga|h_cnt\(2) & ((\u_vga|left_boat\(2)) # (!\u_vga|LessThan11~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|left_boat\(2),
	datad => VCC,
	cin => \u_vga|LessThan11~3_cout\,
	cout => \u_vga|LessThan11~5_cout\);

-- Location: LCCOMB_X26_Y23_N12
\u_vga|LessThan11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~7_cout\ = CARRY((\u_vga|left_boat\(3) & (\u_vga|h_cnt\(3) & !\u_vga|LessThan11~5_cout\)) # (!\u_vga|left_boat\(3) & ((\u_vga|h_cnt\(3)) # (!\u_vga|LessThan11~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan11~5_cout\,
	cout => \u_vga|LessThan11~7_cout\);

-- Location: LCCOMB_X26_Y23_N14
\u_vga|LessThan11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~9_cout\ = CARRY((\u_vga|left_boat\(4) & ((!\u_vga|LessThan11~7_cout\) # (!\u_vga|h_cnt\(4)))) # (!\u_vga|left_boat\(4) & (!\u_vga|h_cnt\(4) & !\u_vga|LessThan11~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(4),
	datab => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|LessThan11~7_cout\,
	cout => \u_vga|LessThan11~9_cout\);

-- Location: LCCOMB_X26_Y23_N16
\u_vga|LessThan11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~11_cout\ = CARRY((\u_vga|h_cnt\(5) & ((!\u_vga|LessThan11~9_cout\) # (!\u_vga|left_boat\(5)))) # (!\u_vga|h_cnt\(5) & (!\u_vga|left_boat\(5) & !\u_vga|LessThan11~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|left_boat\(5),
	datad => VCC,
	cin => \u_vga|LessThan11~9_cout\,
	cout => \u_vga|LessThan11~11_cout\);

-- Location: LCCOMB_X26_Y23_N18
\u_vga|LessThan11~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~13_cout\ = CARRY((\u_vga|left_boat\(6) & ((!\u_vga|LessThan11~11_cout\) # (!\u_vga|h_cnt\(6)))) # (!\u_vga|left_boat\(6) & (!\u_vga|h_cnt\(6) & !\u_vga|LessThan11~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(6),
	datab => \u_vga|h_cnt\(6),
	datad => VCC,
	cin => \u_vga|LessThan11~11_cout\,
	cout => \u_vga|LessThan11~13_cout\);

-- Location: LCCOMB_X26_Y23_N20
\u_vga|LessThan11~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~15_cout\ = CARRY((\u_vga|h_cnt\(7) & ((!\u_vga|LessThan11~13_cout\) # (!\u_vga|left_boat\(7)))) # (!\u_vga|h_cnt\(7) & (!\u_vga|left_boat\(7) & !\u_vga|LessThan11~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|LessThan11~13_cout\,
	cout => \u_vga|LessThan11~15_cout\);

-- Location: LCCOMB_X26_Y23_N22
\u_vga|LessThan11~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~17_cout\ = CARRY((\u_vga|left_boat\(8) & ((!\u_vga|LessThan11~15_cout\) # (!\u_vga|h_cnt\(8)))) # (!\u_vga|left_boat\(8) & (!\u_vga|h_cnt\(8) & !\u_vga|LessThan11~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(8),
	datab => \u_vga|h_cnt\(8),
	datad => VCC,
	cin => \u_vga|LessThan11~15_cout\,
	cout => \u_vga|LessThan11~17_cout\);

-- Location: LCCOMB_X26_Y23_N24
\u_vga|LessThan11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan11~18_combout\ = (\u_vga|h_cnt\(9) & (\u_vga|LessThan11~17_cout\ & \u_vga|left_boat\(9))) # (!\u_vga|h_cnt\(9) & ((\u_vga|LessThan11~17_cout\) # (\u_vga|left_boat\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(9),
	datad => \u_vga|left_boat\(9),
	cin => \u_vga|LessThan11~17_cout\,
	combout => \u_vga|LessThan11~18_combout\);

-- Location: LCCOMB_X26_Y24_N20
\u_vga|right_boat[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[4]~6_combout\ = (\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) $ (VCC))) # (!\u_vga|left_boat\(3) & (\u_vga|left_boat\(4) & VCC))
-- \u_vga|right_boat[4]~7\ = CARRY((\u_vga|left_boat\(3) & \u_vga|left_boat\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(3),
	datab => \u_vga|left_boat\(4),
	datad => VCC,
	combout => \u_vga|right_boat[4]~6_combout\,
	cout => \u_vga|right_boat[4]~7\);

-- Location: LCCOMB_X26_Y24_N22
\u_vga|right_boat[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[5]~8_combout\ = (\u_vga|left_boat\(5) & (\u_vga|right_boat[4]~7\ & VCC)) # (!\u_vga|left_boat\(5) & (!\u_vga|right_boat[4]~7\))
-- \u_vga|right_boat[5]~9\ = CARRY((!\u_vga|left_boat\(5) & !\u_vga|right_boat[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(5),
	datad => VCC,
	cin => \u_vga|right_boat[4]~7\,
	combout => \u_vga|right_boat[5]~8_combout\,
	cout => \u_vga|right_boat[5]~9\);

-- Location: LCCOMB_X26_Y24_N24
\u_vga|right_boat[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[6]~10_combout\ = (\u_vga|left_boat\(6) & (\u_vga|right_boat[5]~9\ $ (GND))) # (!\u_vga|left_boat\(6) & (!\u_vga|right_boat[5]~9\ & VCC))
-- \u_vga|right_boat[6]~11\ = CARRY((\u_vga|left_boat\(6) & !\u_vga|right_boat[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(6),
	datad => VCC,
	cin => \u_vga|right_boat[5]~9\,
	combout => \u_vga|right_boat[6]~10_combout\,
	cout => \u_vga|right_boat[6]~11\);

-- Location: LCCOMB_X26_Y24_N26
\u_vga|right_boat[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[7]~12_combout\ = (\u_vga|left_boat\(7) & (!\u_vga|right_boat[6]~11\)) # (!\u_vga|left_boat\(7) & ((\u_vga|right_boat[6]~11\) # (GND)))
-- \u_vga|right_boat[7]~13\ = CARRY((!\u_vga|right_boat[6]~11\) # (!\u_vga|left_boat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|left_boat\(7),
	datad => VCC,
	cin => \u_vga|right_boat[6]~11\,
	combout => \u_vga|right_boat[7]~12_combout\,
	cout => \u_vga|right_boat[7]~13\);

-- Location: LCCOMB_X26_Y24_N28
\u_vga|right_boat[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[8]~14_combout\ = (\u_vga|left_boat\(8) & (\u_vga|right_boat[7]~13\ $ (GND))) # (!\u_vga|left_boat\(8) & (!\u_vga|right_boat[7]~13\ & VCC))
-- \u_vga|right_boat[8]~15\ = CARRY((\u_vga|left_boat\(8) & !\u_vga|right_boat[7]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|left_boat\(8),
	datad => VCC,
	cin => \u_vga|right_boat[7]~13\,
	combout => \u_vga|right_boat[8]~14_combout\,
	cout => \u_vga|right_boat[8]~15\);

-- Location: LCCOMB_X26_Y24_N30
\u_vga|right_boat[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[9]~16_combout\ = \u_vga|right_boat[8]~15\ $ (\u_vga|left_boat\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|left_boat\(9),
	cin => \u_vga|right_boat[8]~15\,
	combout => \u_vga|right_boat[9]~16_combout\);

-- Location: FF_X26_Y24_N31
\u_vga|right_boat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[9]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(9));

-- Location: FF_X26_Y24_N29
\u_vga|right_boat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[8]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(8));

-- Location: FF_X26_Y24_N27
\u_vga|right_boat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(7));

-- Location: FF_X26_Y24_N25
\u_vga|right_boat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(6));

-- Location: FF_X26_Y24_N23
\u_vga|right_boat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(5));

-- Location: FF_X26_Y24_N21
\u_vga|right_boat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[4]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(4));

-- Location: LCCOMB_X23_Y24_N0
\u_vga|right_boat[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|right_boat[3]~18_combout\ = !\u_vga|left_boat\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|left_boat\(3),
	combout => \u_vga|right_boat[3]~18_combout\);

-- Location: FF_X23_Y24_N1
\u_vga|right_boat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	d => \u_vga|right_boat[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(3));

-- Location: FF_X26_Y24_N5
\u_vga|right_boat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(2));

-- Location: FF_X26_Y24_N3
\u_vga|right_boat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(1));

-- Location: FF_X26_Y24_N1
\u_vga|right_boat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_vga|ALT_INV_v_sync~clkctrl_outclk\,
	asdata => \u_vga|left_boat\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|right_boat\(0));

-- Location: LCCOMB_X26_Y24_N0
\u_vga|LessThan12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~1_cout\ = CARRY((\u_vga|h_cnt\(0) & !\u_vga|right_boat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|right_boat\(0),
	datad => VCC,
	cout => \u_vga|LessThan12~1_cout\);

-- Location: LCCOMB_X26_Y24_N2
\u_vga|LessThan12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~3_cout\ = CARRY((\u_vga|h_cnt\(1) & (\u_vga|right_boat\(1) & !\u_vga|LessThan12~1_cout\)) # (!\u_vga|h_cnt\(1) & ((\u_vga|right_boat\(1)) # (!\u_vga|LessThan12~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(1),
	datab => \u_vga|right_boat\(1),
	datad => VCC,
	cin => \u_vga|LessThan12~1_cout\,
	cout => \u_vga|LessThan12~3_cout\);

-- Location: LCCOMB_X26_Y24_N4
\u_vga|LessThan12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~5_cout\ = CARRY((\u_vga|h_cnt\(2) & ((!\u_vga|LessThan12~3_cout\) # (!\u_vga|right_boat\(2)))) # (!\u_vga|h_cnt\(2) & (!\u_vga|right_boat\(2) & !\u_vga|LessThan12~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(2),
	datab => \u_vga|right_boat\(2),
	datad => VCC,
	cin => \u_vga|LessThan12~3_cout\,
	cout => \u_vga|LessThan12~5_cout\);

-- Location: LCCOMB_X26_Y24_N6
\u_vga|LessThan12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~7_cout\ = CARRY((\u_vga|right_boat\(3) & ((!\u_vga|LessThan12~5_cout\) # (!\u_vga|h_cnt\(3)))) # (!\u_vga|right_boat\(3) & (!\u_vga|h_cnt\(3) & !\u_vga|LessThan12~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(3),
	datab => \u_vga|h_cnt\(3),
	datad => VCC,
	cin => \u_vga|LessThan12~5_cout\,
	cout => \u_vga|LessThan12~7_cout\);

-- Location: LCCOMB_X26_Y24_N8
\u_vga|LessThan12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~9_cout\ = CARRY((\u_vga|h_cnt\(4) & ((!\u_vga|LessThan12~7_cout\) # (!\u_vga|right_boat\(4)))) # (!\u_vga|h_cnt\(4) & (!\u_vga|right_boat\(4) & !\u_vga|LessThan12~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datab => \u_vga|right_boat\(4),
	datad => VCC,
	cin => \u_vga|LessThan12~7_cout\,
	cout => \u_vga|LessThan12~9_cout\);

-- Location: LCCOMB_X26_Y24_N10
\u_vga|LessThan12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~11_cout\ = CARRY((\u_vga|right_boat\(5) & ((!\u_vga|LessThan12~9_cout\) # (!\u_vga|h_cnt\(5)))) # (!\u_vga|right_boat\(5) & (!\u_vga|h_cnt\(5) & !\u_vga|LessThan12~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(5),
	datab => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|LessThan12~9_cout\,
	cout => \u_vga|LessThan12~11_cout\);

-- Location: LCCOMB_X26_Y24_N12
\u_vga|LessThan12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~13_cout\ = CARRY((\u_vga|h_cnt\(6) & ((!\u_vga|LessThan12~11_cout\) # (!\u_vga|right_boat\(6)))) # (!\u_vga|h_cnt\(6) & (!\u_vga|right_boat\(6) & !\u_vga|LessThan12~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	datab => \u_vga|right_boat\(6),
	datad => VCC,
	cin => \u_vga|LessThan12~11_cout\,
	cout => \u_vga|LessThan12~13_cout\);

-- Location: LCCOMB_X26_Y24_N14
\u_vga|LessThan12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~15_cout\ = CARRY((\u_vga|h_cnt\(7) & (\u_vga|right_boat\(7) & !\u_vga|LessThan12~13_cout\)) # (!\u_vga|h_cnt\(7) & ((\u_vga|right_boat\(7)) # (!\u_vga|LessThan12~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(7),
	datab => \u_vga|right_boat\(7),
	datad => VCC,
	cin => \u_vga|LessThan12~13_cout\,
	cout => \u_vga|LessThan12~15_cout\);

-- Location: LCCOMB_X26_Y24_N16
\u_vga|LessThan12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~17_cout\ = CARRY((\u_vga|h_cnt\(8) & ((!\u_vga|LessThan12~15_cout\) # (!\u_vga|right_boat\(8)))) # (!\u_vga|h_cnt\(8) & (!\u_vga|right_boat\(8) & !\u_vga|LessThan12~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(8),
	datab => \u_vga|right_boat\(8),
	datad => VCC,
	cin => \u_vga|LessThan12~15_cout\,
	cout => \u_vga|LessThan12~17_cout\);

-- Location: LCCOMB_X26_Y24_N18
\u_vga|LessThan12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|LessThan12~18_combout\ = (\u_vga|right_boat\(9) & (\u_vga|LessThan12~17_cout\ & \u_vga|h_cnt\(9))) # (!\u_vga|right_boat\(9) & ((\u_vga|LessThan12~17_cout\) # (\u_vga|h_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|right_boat\(9),
	datad => \u_vga|h_cnt\(9),
	cin => \u_vga|LessThan12~17_cout\,
	combout => \u_vga|LessThan12~18_combout\);

-- Location: LCCOMB_X27_Y17_N18
\u_vga|vga_gen~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~41_combout\ = (!\u_vga|h_cnt\(10) & (!\u_vga|LessThan11~18_combout\ & (\u_vga|vga_gen~24_combout\ & !\u_vga|LessThan12~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(10),
	datab => \u_vga|LessThan11~18_combout\,
	datac => \u_vga|vga_gen~24_combout\,
	datad => \u_vga|LessThan12~18_combout\,
	combout => \u_vga|vga_gen~41_combout\);

-- Location: LCCOMB_X29_Y16_N2
\u_vga|vga_gen~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~40_combout\ = ((!\u_vga|v_cnt\(3) & ((!\u_vga|v_cnt\(1)) # (!\u_vga|v_cnt\(2))))) # (!\u_vga|v_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(2),
	datab => \u_vga|v_cnt\(3),
	datac => \u_vga|v_cnt\(4),
	datad => \u_vga|v_cnt\(1),
	combout => \u_vga|vga_gen~40_combout\);

-- Location: LCCOMB_X29_Y16_N24
\u_vga|vga_gen~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~42_combout\ = (\u_vga|LessThan7~0_combout\) # (((!\u_vga|v_cnt\(5) & \u_vga|vga_gen~40_combout\)) # (!\u_vga|vga_gen~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(5),
	datab => \u_vga|LessThan7~0_combout\,
	datac => \u_vga|vga_gen~41_combout\,
	datad => \u_vga|vga_gen~40_combout\,
	combout => \u_vga|vga_gen~42_combout\);

-- Location: LCCOMB_X28_Y18_N4
\u_vga|vga_gen~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~53_combout\ = (\u_vga|vga_gen~39_combout\ & !\u_vga|v_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~39_combout\,
	datac => \u_vga|v_cnt\(3),
	combout => \u_vga|vga_gen~53_combout\);

-- Location: LCCOMB_X25_Y15_N14
\u_vga|hit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|hit~3_combout\ = (\u_vga|hit~2_combout\) # ((\u_vga|hit~q\ & \u_vga|vga_gen~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|hit~2_combout\,
	datac => \u_vga|hit~q\,
	datad => \u_vga|vga_gen~21_combout\,
	combout => \u_vga|hit~3_combout\);

-- Location: FF_X25_Y15_N15
\u_vga|hit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|hit~3_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|hit~q\);

-- Location: LCCOMB_X28_Y18_N6
\u_vga|hit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|hit~0_combout\ = (!\u_vga|hit~q\ & (!\u_vga|v_cnt\(6) & \u_vga|v_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|hit~q\,
	datac => \u_vga|v_cnt\(6),
	datad => \u_vga|v_cnt\(5),
	combout => \u_vga|hit~0_combout\);

-- Location: LCCOMB_X29_Y17_N24
\u_vga|hit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|hit~1_combout\ = (\u_vga|hit~0_combout\ & (\u_vga|vga_gen~41_combout\ & ((\u_vga|Mux2~75_combout\) # (\u_vga|Mux2~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~75_combout\,
	datab => \u_vga|hit~0_combout\,
	datac => \u_vga|vga_gen~41_combout\,
	datad => \u_vga|Mux2~76_combout\,
	combout => \u_vga|hit~1_combout\);

-- Location: LCCOMB_X29_Y17_N26
\u_vga|hit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|hit~2_combout\ = (\u_vga|vga_gen~23_combout\ & (\u_vga|vga_gen~53_combout\ & (\u_vga|Equal11~6_combout\ & \u_vga|hit~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~23_combout\,
	datab => \u_vga|vga_gen~53_combout\,
	datac => \u_vga|Equal11~6_combout\,
	datad => \u_vga|hit~1_combout\,
	combout => \u_vga|hit~2_combout\);

-- Location: LCCOMB_X29_Y18_N8
\u_vga|index_life[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|index_life[0]~0_combout\ = (\u_vga|hit~2_combout\ & (!\u_vga|index_life\(0) & ((\u_vga|index_life\(1)) # (!\u_vga|index_life\(2))))) # (!\u_vga|hit~2_combout\ & (((\u_vga|index_life\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|hit~2_combout\,
	datac => \u_vga|index_life\(0),
	datad => \u_vga|index_life\(2),
	combout => \u_vga|index_life[0]~0_combout\);

-- Location: FF_X29_Y18_N9
\u_vga|index_life[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|index_life[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|index_life\(0));

-- Location: LCCOMB_X29_Y18_N4
\u_vga|index_life[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|index_life[2]~2_combout\ = (\u_vga|index_life\(2)) # ((!\u_vga|index_life\(1) & (\u_vga|hit~2_combout\ & !\u_vga|index_life\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|hit~2_combout\,
	datac => \u_vga|index_life\(2),
	datad => \u_vga|index_life\(0),
	combout => \u_vga|index_life[2]~2_combout\);

-- Location: FF_X29_Y18_N5
\u_vga|index_life[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|index_life[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|index_life\(2));

-- Location: LCCOMB_X29_Y18_N10
\u_vga|index_life[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|index_life[1]~1_combout\ = (\u_vga|index_life\(0) & (((\u_vga|index_life\(1))))) # (!\u_vga|index_life\(0) & ((\u_vga|index_life\(1) & ((!\u_vga|hit~2_combout\))) # (!\u_vga|index_life\(1) & (!\u_vga|index_life\(2) & \u_vga|hit~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(2),
	datab => \u_vga|index_life\(0),
	datac => \u_vga|index_life\(1),
	datad => \u_vga|hit~2_combout\,
	combout => \u_vga|index_life[1]~1_combout\);

-- Location: FF_X29_Y18_N11
\u_vga|index_life[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|index_life[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|index_life\(1));

-- Location: LCCOMB_X29_Y18_N24
\u_vga|life[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[4]~7_combout\ = (\u_vga|index_life\(1)) # ((\u_vga|index_life\(0)) # (\u_vga|index_life\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datac => \u_vga|index_life\(0),
	datad => \u_vga|index_life\(2),
	combout => \u_vga|life[4]~7_combout\);

-- Location: LCCOMB_X29_Y18_N20
\u_vga|life[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[4]~8_combout\ = (\u_vga|life\(4)) # ((!\u_vga|life[4]~7_combout\ & \u_vga|hit~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|life[4]~7_combout\,
	datac => \u_vga|life\(4),
	datad => \u_vga|hit~2_combout\,
	combout => \u_vga|life[4]~8_combout\);

-- Location: FF_X29_Y18_N21
\u_vga|life[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|life[4]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|life\(4));

-- Location: LCCOMB_X25_Y17_N20
\u_vga|Add37~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~6_combout\ = (\u_vga|h_cnt\(4) & (\u_vga|Add37~5\ & VCC)) # (!\u_vga|h_cnt\(4) & (!\u_vga|Add37~5\))
-- \u_vga|Add37~7\ = CARRY((!\u_vga|h_cnt\(4) & !\u_vga|Add37~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(4),
	datad => VCC,
	cin => \u_vga|Add37~5\,
	combout => \u_vga|Add37~6_combout\,
	cout => \u_vga|Add37~7\);

-- Location: LCCOMB_X25_Y17_N22
\u_vga|Add37~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~8_combout\ = (\u_vga|h_cnt\(5) & ((GND) # (!\u_vga|Add37~7\))) # (!\u_vga|h_cnt\(5) & (\u_vga|Add37~7\ $ (GND)))
-- \u_vga|Add37~9\ = CARRY((\u_vga|h_cnt\(5)) # (!\u_vga|Add37~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datad => VCC,
	cin => \u_vga|Add37~7\,
	combout => \u_vga|Add37~8_combout\,
	cout => \u_vga|Add37~9\);

-- Location: LCCOMB_X25_Y17_N24
\u_vga|Add37~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Add37~10_combout\ = \u_vga|h_cnt\(6) $ (!\u_vga|Add37~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(6),
	cin => \u_vga|Add37~9\,
	combout => \u_vga|Add37~10_combout\);

-- Location: LCCOMB_X29_Y17_N2
\u_vga|green_signal~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~9_combout\ = (\u_vga|vga_gen~23_combout\ & ((\u_vga|Mux2~75_combout\) # (\u_vga|Mux2~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~75_combout\,
	datac => \u_vga|vga_gen~23_combout\,
	datad => \u_vga|Mux2~76_combout\,
	combout => \u_vga|green_signal~9_combout\);

-- Location: LCCOMB_X28_Y18_N12
\u_vga|life[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[2]~9_combout\ = (\u_vga|hit~0_combout\ & (\u_vga|vga_gen~39_combout\ & (!\u_vga|v_cnt\(3) & \u_vga|index_life\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|hit~0_combout\,
	datab => \u_vga|vga_gen~39_combout\,
	datac => \u_vga|v_cnt\(3),
	datad => \u_vga|index_life\(2),
	combout => \u_vga|life[2]~9_combout\);

-- Location: LCCOMB_X29_Y18_N6
\u_vga|life[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[2]~2_combout\ = (\u_vga|vga_gen~41_combout\ & (\u_vga|Equal11~6_combout\ & (\u_vga|green_signal~9_combout\ & \u_vga|life[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~41_combout\,
	datab => \u_vga|Equal11~6_combout\,
	datac => \u_vga|green_signal~9_combout\,
	datad => \u_vga|life[2]~9_combout\,
	combout => \u_vga|life[2]~2_combout\);

-- Location: LCCOMB_X29_Y18_N28
\u_vga|life[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[0]~5_combout\ = (\u_vga|life\(0)) # ((!\u_vga|index_life\(1) & (\u_vga|life[2]~2_combout\ & !\u_vga|index_life\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|life[2]~2_combout\,
	datac => \u_vga|life\(0),
	datad => \u_vga|index_life\(0),
	combout => \u_vga|life[0]~5_combout\);

-- Location: FF_X29_Y18_N29
\u_vga|life[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|life[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|life\(0));

-- Location: LCCOMB_X29_Y18_N18
\u_vga|life[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[1]~4_combout\ = (\u_vga|life\(1)) # ((!\u_vga|index_life\(1) & (\u_vga|life[2]~2_combout\ & \u_vga|index_life\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|life[2]~2_combout\,
	datac => \u_vga|life\(1),
	datad => \u_vga|index_life\(0),
	combout => \u_vga|life[1]~4_combout\);

-- Location: FF_X29_Y18_N19
\u_vga|life[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|life[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|life\(1));

-- Location: LCCOMB_X29_Y18_N30
\u_vga|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~0_combout\ = (\u_vga|Add37~6_combout\ & (((\u_vga|Add37~8_combout\) # (!\u_vga|life\(1))))) # (!\u_vga|Add37~6_combout\ & (!\u_vga|life\(0) & (!\u_vga|Add37~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Add37~6_combout\,
	datab => \u_vga|life\(0),
	datac => \u_vga|Add37~8_combout\,
	datad => \u_vga|life\(1),
	combout => \u_vga|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y18_N16
\u_vga|life[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[3]~6_combout\ = (\u_vga|life\(3)) # ((\u_vga|index_life\(1) & (\u_vga|life[2]~2_combout\ & \u_vga|index_life\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|life[2]~2_combout\,
	datac => \u_vga|life\(3),
	datad => \u_vga|index_life\(0),
	combout => \u_vga|life[3]~6_combout\);

-- Location: FF_X29_Y18_N17
\u_vga|life[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|life[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|life\(3));

-- Location: LCCOMB_X29_Y18_N0
\u_vga|life[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|life[2]~3_combout\ = (\u_vga|life\(2)) # ((\u_vga|index_life\(1) & (\u_vga|life[2]~2_combout\ & !\u_vga|index_life\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|index_life\(1),
	datab => \u_vga|life[2]~2_combout\,
	datac => \u_vga|life\(2),
	datad => \u_vga|index_life\(0),
	combout => \u_vga|life[2]~3_combout\);

-- Location: FF_X29_Y18_N1
\u_vga|life[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|life[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|life\(2));

-- Location: LCCOMB_X29_Y18_N2
\u_vga|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~1_combout\ = (\u_vga|Mux4~0_combout\ & (((!\u_vga|Add37~8_combout\)) # (!\u_vga|life\(3)))) # (!\u_vga|Mux4~0_combout\ & (((\u_vga|Add37~8_combout\ & !\u_vga|life\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux4~0_combout\,
	datab => \u_vga|life\(3),
	datac => \u_vga|Add37~8_combout\,
	datad => \u_vga|life\(2),
	combout => \u_vga|Mux4~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\u_vga|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|Mux4~2_combout\ = (\u_vga|Add37~10_combout\ & (!\u_vga|life\(4))) # (!\u_vga|Add37~10_combout\ & ((\u_vga|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|life\(4),
	datac => \u_vga|Add37~10_combout\,
	datad => \u_vga|Mux4~1_combout\,
	combout => \u_vga|Mux4~2_combout\);

-- Location: LCCOMB_X28_Y17_N14
\u_vga|red_signal~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~2_combout\ = (\u_vga|green_signal~4_combout\ & (\u_vga|vga_gen~6_combout\ & (!\u_vga|vga_gen~42_combout\))) # (!\u_vga|green_signal~4_combout\ & (((\u_vga|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~6_combout\,
	datab => \u_vga|green_signal~4_combout\,
	datac => \u_vga|vga_gen~42_combout\,
	datad => \u_vga|Mux4~2_combout\,
	combout => \u_vga|red_signal~2_combout\);

-- Location: LCCOMB_X28_Y17_N16
\u_vga|red_signal~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~3_combout\ = (\u_vga|green_signal~4_combout\) # ((!\u_vga|vga_gen~36_combout\ & (\u_vga|vga_gen~75_combout\ & !\u_vga|vga_gen~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~36_combout\,
	datab => \u_vga|vga_gen~75_combout\,
	datac => \u_vga|vga_gen~34_combout\,
	datad => \u_vga|green_signal~4_combout\,
	combout => \u_vga|red_signal~3_combout\);

-- Location: LCCOMB_X28_Y17_N24
\u_vga|red_signal~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~4_combout\ = (\u_vga|red_signal~3_combout\ & ((\u_vga|red_signal~2_combout\))) # (!\u_vga|red_signal~3_combout\ & (!\u_vga|green_signal~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|green_signal~6_combout\,
	datac => \u_vga|red_signal~2_combout\,
	datad => \u_vga|red_signal~3_combout\,
	combout => \u_vga|red_signal~4_combout\);

-- Location: LCCOMB_X27_Y17_N4
\u_vga|vga_gen~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~43_combout\ = (!\u_vga|v_cnt\(8) & (!\u_vga|v_cnt\(10) & !\u_vga|v_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|v_cnt\(8),
	datac => \u_vga|v_cnt\(10),
	datad => \u_vga|v_cnt\(9),
	combout => \u_vga|vga_gen~43_combout\);

-- Location: LCCOMB_X29_Y17_N4
\u_vga|vga_gen~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~44_combout\ = (((\u_vga|v_cnt\(7) & \u_vga|LessThan7~0_combout\)) # (!\u_vga|vga_gen~43_combout\)) # (!\u_vga|LessThan9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|v_cnt\(7),
	datab => \u_vga|LessThan7~0_combout\,
	datac => \u_vga|LessThan9~1_combout\,
	datad => \u_vga|vga_gen~43_combout\,
	combout => \u_vga|vga_gen~44_combout\);

-- Location: LCCOMB_X29_Y17_N14
\u_vga|red_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~5_combout\ = (\u_vga|vga_gen~6_combout\ & (\u_vga|vga_gen~42_combout\ & (\u_vga|vga_gen~44_combout\ & !\u_vga|green_signal~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~6_combout\,
	datab => \u_vga|vga_gen~42_combout\,
	datac => \u_vga|vga_gen~44_combout\,
	datad => \u_vga|green_signal~1_combout\,
	combout => \u_vga|red_signal~5_combout\);

-- Location: LCCOMB_X29_Y17_N6
\u_vga|red_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~8_combout\ = (\u_vga|red_signal~5_combout\ & (((\u_vga|vga_gen~36_combout\ & !\u_vga|vga_gen~34_combout\)) # (!\u_vga|vga_gen~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~75_combout\,
	datab => \u_vga|vga_gen~36_combout\,
	datac => \u_vga|red_signal~5_combout\,
	datad => \u_vga|vga_gen~34_combout\,
	combout => \u_vga|red_signal~8_combout\);

-- Location: LCCOMB_X29_Y17_N16
\u_vga|red_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~6_combout\ = (\u_vga|red_signal~8_combout\ & (((!\u_vga|Mux2~76_combout\ & !\u_vga|Mux2~75_combout\)) # (!\u_vga|vga_gen~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Mux2~76_combout\,
	datab => \u_vga|Mux2~75_combout\,
	datac => \u_vga|vga_gen~23_combout\,
	datad => \u_vga|red_signal~8_combout\,
	combout => \u_vga|red_signal~6_combout\);

-- Location: LCCOMB_X28_Y17_N22
\u_vga|red_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|red_signal~7_combout\ = (\u_vga|LessThan6~2_combout\ & (((\u_vga|vga_gen~29_combout\ & \u_vga|Mux3~71_combout\)) # (!\u_vga|red_signal~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan6~2_combout\,
	datab => \u_vga|vga_gen~29_combout\,
	datac => \u_vga|Mux3~71_combout\,
	datad => \u_vga|red_signal~6_combout\,
	combout => \u_vga|red_signal~7_combout\);

-- Location: FF_X28_Y17_N25
\u_vga|red_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|red_signal~4_combout\,
	ena => \u_vga|red_signal~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|red_signal~q\);

-- Location: LCCOMB_X27_Y17_N10
\u_vga|out_red~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_red~0_combout\ = (\u_vga|video_en~q\ & \u_vga|red_signal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|video_en~q\,
	datad => \u_vga|red_signal~q\,
	combout => \u_vga|out_red~0_combout\);

-- Location: DDIOOUTCELL_X45_Y0_N18
\u_vga|out_red\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_red~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_red~q\);

-- Location: LCCOMB_X28_Y17_N8
\u_vga|green_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~7_combout\ = (\u_vga|green_signal~4_combout\ & (\u_vga|vga_gen~6_combout\ & (\u_vga|vga_gen~42_combout\))) # (!\u_vga|green_signal~4_combout\ & (((!\u_vga|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~6_combout\,
	datab => \u_vga|green_signal~4_combout\,
	datac => \u_vga|vga_gen~42_combout\,
	datad => \u_vga|Mux4~2_combout\,
	combout => \u_vga|green_signal~7_combout\);

-- Location: LCCOMB_X28_Y17_N18
\u_vga|green_signal~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|green_signal~8_combout\ = (\u_vga|red_signal~3_combout\ & (((\u_vga|green_signal~7_combout\)))) # (!\u_vga|red_signal~3_combout\ & (!\u_vga|green_signal~5_combout\ & ((\u_vga|vga_gen~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|green_signal~5_combout\,
	datab => \u_vga|red_signal~3_combout\,
	datac => \u_vga|green_signal~7_combout\,
	datad => \u_vga|vga_gen~75_combout\,
	combout => \u_vga|green_signal~8_combout\);

-- Location: FF_X28_Y17_N19
\u_vga|green_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|green_signal~8_combout\,
	ena => \u_vga|red_signal~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|green_signal~q\);

-- Location: LCCOMB_X27_Y17_N28
\u_vga|out_green~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_green~0_combout\ = (\u_vga|video_en~q\ & \u_vga|green_signal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|video_en~q\,
	datad => \u_vga|green_signal~q\,
	combout => \u_vga|out_green~0_combout\);

-- Location: DDIOOUTCELL_X40_Y0_N18
\u_vga|out_green\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_green~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_green~q\);

-- Location: LCCOMB_X29_Y17_N20
\u_vga|blue_signal~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~5_combout\ = ((\u_vga|vga_gen~42_combout\ & ((\u_vga|blue_signal~q\) # (!\u_vga|vga_gen~44_combout\)))) # (!\u_vga|vga_gen~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|vga_gen~6_combout\,
	datab => \u_vga|vga_gen~44_combout\,
	datac => \u_vga|blue_signal~q\,
	datad => \u_vga|vga_gen~42_combout\,
	combout => \u_vga|blue_signal~5_combout\);

-- Location: LCCOMB_X28_Y17_N4
\u_vga|blue_signal~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~7_combout\ = (((\u_vga|LessThan21~14_combout\) # (\u_vga|LessThan22~14_combout\)) # (!\u_vga|Mux3~71_combout\)) # (!\u_vga|LessThan9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|LessThan9~1_combout\,
	datab => \u_vga|Mux3~71_combout\,
	datac => \u_vga|LessThan21~14_combout\,
	datad => \u_vga|LessThan22~14_combout\,
	combout => \u_vga|blue_signal~7_combout\);

-- Location: LCCOMB_X29_Y17_N10
\u_vga|blue_signal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~0_combout\ = (\u_vga|blue_signal~5_combout\ & (!\u_vga|green_signal~1_combout\ & (\u_vga|blue_signal~7_combout\ & !\u_vga|green_signal~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|blue_signal~5_combout\,
	datab => \u_vga|green_signal~1_combout\,
	datac => \u_vga|blue_signal~7_combout\,
	datad => \u_vga|green_signal~9_combout\,
	combout => \u_vga|blue_signal~0_combout\);

-- Location: LCCOMB_X29_Y17_N8
\u_vga|blue_signal~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~feeder_combout\ = \u_vga|blue_signal~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_vga|blue_signal~0_combout\,
	combout => \u_vga|blue_signal~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N30
\u_vga|blue_signal~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|blue_signal~6_combout\ = (!\u_vga|vga_gen~34_combout\ & ((\u_vga|blue_signal~0_combout\) # (!\u_vga|vga_gen~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|vga_gen~36_combout\,
	datac => \u_vga|vga_gen~34_combout\,
	datad => \u_vga|blue_signal~0_combout\,
	combout => \u_vga|blue_signal~6_combout\);

-- Location: FF_X29_Y17_N9
\u_vga|blue_signal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|blue_signal~feeder_combout\,
	asdata => \u_vga|blue_signal~6_combout\,
	sload => \u_vga|vga_gen~75_combout\,
	ena => \u_vga|LessThan6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|blue_signal~q\);

-- Location: LCCOMB_X27_Y17_N6
\u_vga|out_blue~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|out_blue~0_combout\ = (\u_vga|video_en~q\ & \u_vga|blue_signal~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_vga|video_en~q\,
	datad => \u_vga|blue_signal~q\,
	combout => \u_vga|out_blue~0_combout\);

-- Location: DDIOOUTCELL_X36_Y0_N11
\u_vga|out_blue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|out_blue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_blue~q\);

-- Location: LCCOMB_X25_Y17_N28
\u_vga|vga_gen~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~45_combout\ = (!\u_vga|h_cnt\(3) & (((!\u_vga|h_cnt\(2)) # (!\u_vga|h_cnt\(1))) # (!\u_vga|h_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(0),
	datab => \u_vga|h_cnt\(1),
	datac => \u_vga|h_cnt\(2),
	datad => \u_vga|h_cnt\(3),
	combout => \u_vga|vga_gen~45_combout\);

-- Location: LCCOMB_X25_Y17_N30
\u_vga|vga_gen~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~46_combout\ = (\u_vga|h_cnt\(5)) # ((\u_vga|h_cnt\(4) & ((\u_vga|h_cnt\(7)) # (!\u_vga|vga_gen~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|h_cnt\(5),
	datab => \u_vga|vga_gen~45_combout\,
	datac => \u_vga|h_cnt\(7),
	datad => \u_vga|h_cnt\(4),
	combout => \u_vga|vga_gen~46_combout\);

-- Location: LCCOMB_X26_Y16_N0
\u_vga|vga_gen~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_vga|vga_gen~47_combout\ = (\u_vga|h_cnt\(7) $ (((!\u_vga|h_cnt\(6)) # (!\u_vga|vga_gen~46_combout\)))) # (!\u_vga|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_vga|Equal1~0_combout\,
	datab => \u_vga|h_cnt\(7),
	datac => \u_vga|vga_gen~46_combout\,
	datad => \u_vga|h_cnt\(6),
	combout => \u_vga|vga_gen~47_combout\);

-- Location: FF_X26_Y16_N1
\u_vga|h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|vga_gen~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|h_sync~q\);

-- Location: DDIOOUTCELL_X36_Y0_N25
\u_vga|out_h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|h_sync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_h_sync~q\);

-- Location: DDIOOUTCELL_X34_Y0_N4
\u_vga|out_v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \u_vga|v_sync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_vga|out_v_sync~q\);

-- Location: IOIBUF_X0_Y16_N8
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);
END structure;


