{
    "code": "module TopModule (\n    input logic clk, // Clock signal, 1 bit\n    input logic d,   // Data input signal, 1 bit\n    input logic r,   // Reset signal, 1 bit, active high\n    output logic q   // Output signal, 1 bit\n);\n\n    // On the rising edge of the clock\n    always_ff @(posedge clk) begin\n        if (r) begin\n            q <= 1'b0; // Reset output to 0\n        end else begin\n            q <= d;    // Sample and output the input data\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}