{"vcs1":{"timestamp_begin":1750914388.175011495, "rt":0.32, "ut":0.20, "st":0.06}}
{"vcselab":{"timestamp_begin":1750914388.564193250, "rt":0.21, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750914388.827232612, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750914387.853210587}
{"VCS_COMP_START_TIME": 1750914387.853210587}
{"VCS_COMP_END_TIME": 1750914389.180536326}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2556288}}
{"stitch_vcselab": {"peak_mem": 2556334}}
