v 4
file . "testbench.vhd" "5b73e34d6fef93965afa9498bbd9c6faf0342b58" "20210319101544.729":
  entity test_bench at 2( 28) + 0 on 21;
  architecture tb_arch of test_bench at 9( 155) + 0 on 22;
file . "design.vhd" "8644cfe7f4bbddb1edbc5d3c86bcef26c9738260" "20210319101544.727":
  entity circuit at 2( 25) + 0 on 19;
  architecture circuit_arch of circuit at 12( 177) + 0 on 20;
