{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:06:36 2016 " "Info: Processing started: Tue Nov 01 20:06:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_button -c test_button " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_button -c test_button" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_button.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_button-behave " "Info: Found design unit 1: test_button-behave" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_button " "Info: Found entity 1: test_button" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_button " "Info: Elaborating entity \"test_button\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show_final test_button.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at test_button.vhd(71): object \"show_final\" assigned a value but never read" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_division.vhd 2 1 " "Warning: Using design file frequency_division.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_division-behave " "Info: Found design unit 1: frequency_division-behave" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_division " "Info: Found entity 1: frequency_division" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_division frequency_division:U1 " "Info: Elaborating entity \"frequency_division\" for hierarchy \"frequency_division:U1\"" {  } { { "test_button.vhd" "U1" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "translate.vhd 2 1 " "Warning: Using design file translate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translate-behave " "Info: Found design unit 1: translate-behave" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 translate " "Info: Found entity 1: translate" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translate translate:U2 " "Info: Elaborating entity \"translate\" for hierarchy \"translate:U2\"" {  } { { "test_button.vhd" "U2" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prevent_shake.vhd 2 1 " "Warning: Using design file prevent_shake.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prevent_shake-behave " "Info: Found design unit 1: prevent_shake-behave" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/prevent_shake.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prevent_shake " "Info: Found entity 1: prevent_shake" {  } { { "prevent_shake.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/prevent_shake.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prevent_shake prevent_shake:U3 " "Info: Elaborating entity \"prevent_shake\" for hierarchy \"prevent_shake:U3\"" {  } { { "test_button.vhd" "U3" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "get_select.vhd 2 1 " "Warning: Using design file get_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_select-behave " "Info: Found design unit 1: get_select-behave" {  } { { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/get_select.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 get_select " "Info: Found entity 1: get_select" {  } { { "get_select.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/get_select.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_select get_select:U10 " "Info: Elaborating entity \"get_select\" for hierarchy \"get_select:U10\"" {  } { { "test_button.vhd" "U10" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "digitron.vhd 2 1 " "Warning: Using design file digitron.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitron-behave " "Info: Found design unit 1: digitron-behave" {  } { { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/digitron.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digitron " "Info: Found entity 1: digitron" {  } { { "digitron.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/digitron.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitron digitron:U4 " "Info: Elaborating entity \"digitron\" for hierarchy \"digitron:U4\"" {  } { { "test_button.vhd" "U4" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[0\] VCC " "Warning (13410): Pin \"digitron_cat\[0\]\" is stuck at VCC" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[1\] VCC " "Warning (13410): Pin \"digitron_cat\[1\]\" is stuck at VCC" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[2\] VCC " "Warning (13410): Pin \"digitron_cat\[2\]\" is stuck at VCC" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[3\] VCC " "Warning (13410): Pin \"digitron_cat\[3\]\" is stuck at VCC" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Info: Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Info: Implemented 108 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Info: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:06:37 2016 " "Info: Processing ended: Tue Nov 01 20:06:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:06:38 2016 " "Info: Processing started: Tue Nov 01 20:06:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_button -c test_button " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test_button -c test_button" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_button EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"test_button\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_out\[0\] " "Info: Pin col_out\[0\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { col_out[0] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_out\[1\] " "Info: Pin col_out\[1\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { col_out[1] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_out\[2\] " "Info: Pin col_out\[2\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { col_out[2] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_out\[3\] " "Info: Pin col_out\[3\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { col_out[3] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[0\] " "Info: Pin digitron_cat\[0\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[0] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[1\] " "Info: Pin digitron_cat\[1\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[1] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[2\] " "Info: Pin digitron_cat\[2\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[2] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[3\] " "Info: Pin digitron_cat\[3\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[3] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[4\] " "Info: Pin digitron_cat\[4\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[4] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[5\] " "Info: Pin digitron_cat\[5\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[5] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[0\] " "Info: Pin digitron_show\[0\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[0] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[1\] " "Info: Pin digitron_show\[1\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[1] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[2\] " "Info: Pin digitron_show\[2\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[2] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[3\] " "Info: Pin digitron_show\[3\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[3] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[4\] " "Info: Pin digitron_show\[4\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[4] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[5\] " "Info: Pin digitron_show\[5\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[5] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_show\[6\] " "Info: Pin digitron_show\[6\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_show[6] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_show[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { clk_in } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row_in\[0\] " "Info: Pin row_in\[0\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { row_in[0] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row_in\[2\] " "Info: Pin row_in\[2\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { row_in[2] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row_in\[1\] " "Info: Pin row_in\[1\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { row_in[1] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row_in\[3\] " "Info: Pin row_in\[3\] not assigned to an exact location on the device" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { row_in[3] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in PIN 18 " "Info: Automatically promoted signal \"clk_in\" to use Global clock in PIN 18" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "frequency_division:U1\|clk_out_f Global clock " "Info: Automatically promoted signal \"frequency_division:U1\|clk_out_f\" to use Global clock" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 4 17 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 4 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register translate:U2\|col_out_t\[0\] pin col_out\[0\] -13.923 ns " "Info: Slack time is -13.923 ns between source register \"translate:U2\|col_out_t\[0\]\" and destination pin \"col_out\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-8.737 ns + Largest register pin " "Info: + Largest register to pin requirement is -8.737 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.361 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_in\" to source register is 9.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_in 1 CLK Unassigned 56 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(1.294 ns) 4.104 ns frequency_division:U1\|clk_out_f 2 REG Unassigned 6 " "Info: 2: + IC(1.678 ns) + CELL(1.294 ns) = 4.104 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.972 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.339 ns) + CELL(0.918 ns) 9.361 ns translate:U2\|col_out_t\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(4.339 ns) + CELL(0.918 ns) = 9.361 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.257 ns" { frequency_division:U1|clk_out_f translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 35.72 % ) " "Info: Total cell delay = 3.344 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.017 ns ( 64.28 % ) " "Info: Total interconnect delay = 6.017 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.361 ns   Longest register " "Info:   Longest clock path from clock \"clk_in\" to source register is 9.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_in 1 CLK Unassigned 56 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(1.294 ns) 4.104 ns frequency_division:U1\|clk_out_f 2 REG Unassigned 6 " "Info: 2: + IC(1.678 ns) + CELL(1.294 ns) = 4.104 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.972 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.339 ns) + CELL(0.918 ns) 9.361 ns translate:U2\|col_out_t\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(4.339 ns) + CELL(0.918 ns) = 9.361 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.257 ns" { frequency_division:U1|clk_out_f translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 35.72 % ) " "Info: Total cell delay = 3.344 ns ( 35.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.017 ns ( 64.28 % ) " "Info: Total interconnect delay = 6.017 ns ( 64.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.186 ns - Longest register pin " "Info: - Longest register to pin delay is 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|col_out_t\[0\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(2.322 ns) 5.186 ns col_out\[0\] 2 PIN Unassigned 0 " "Info: 2: + IC(2.864 ns) + CELL(2.322 ns) = 5.186 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'col_out\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 44.77 % ) " "Info: Total cell delay = 2.322 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.864 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.864 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.186 ns register pin " "Info: Estimated most critical path is register to pin delay of 5.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|col_out_t\[0\] 1 REG LAB_X6_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y6; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(2.322 ns) 5.186 ns col_out\[0\] 2 PIN PIN_15 0 " "Info: 2: + IC(2.864 ns) + CELL(2.322 ns) = 5.186 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'col_out\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 44.77 % ) " "Info: Total cell delay = 2.322 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.864 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.864 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.186 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "digitron_cat\[0\] VCC " "Info: Pin digitron_cat\[0\] has VCC driving its datain port" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[0] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "digitron_cat\[1\] VCC " "Info: Pin digitron_cat\[1\] has VCC driving its datain port" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[1] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "digitron_cat\[2\] VCC " "Info: Pin digitron_cat\[2\] has VCC driving its datain port" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[2] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "digitron_cat\[3\] VCC " "Info: Pin digitron_cat\[3\] has VCC driving its datain port" {  } { { "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quatrus9.0/quartus/bin64/pin_planner.ppl" { digitron_cat[3] } } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 10 -1 0 } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { digitron_cat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VDHL preject for Schoolworks/test_button/test_button.fit.smsg " "Info: Generated suppressed messages file F:/VDHL preject for Schoolworks/test_button/test_button.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:06:39 2016 " "Info: Processing ended: Tue Nov 01 20:06:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:06:39 2016 " "Info: Processing started: Tue Nov 01 20:06:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_button -c test_button " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test_button -c test_button" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:06:40 2016 " "Info: Processing ended: Tue Nov 01 20:06:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:06:41 2016 " "Info: Processing started: Tue Nov 01 20:06:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_button -c test_button " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_button -c test_button" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } } { "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quatrus9.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register translate:U2\|state\[0\] register translate:U2\|a_select_out_t\[1\] 98.0 MHz 10.204 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 98.0 MHz between source register \"translate:U2\|state\[0\]\" and destination register \"translate:U2\|a_select_out_t\[1\]\" (period= 10.204 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.858 ns + Longest register register " "Info: + Longest register to register delay is 3.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|state\[0\] 1 REG LC_X11_Y5_N8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y5_N8; Fanout = 11; REG Node = 'translate:U2\|state\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|state[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.200 ns) 1.618 ns translate:U2\|Mux29~12 2 COMB LC_X11_Y5_N9 1 " "Info: 2: + IC(1.418 ns) + CELL(0.200 ns) = 1.618 ns; Loc. = LC_X11_Y5_N9; Fanout = 1; COMB Node = 'translate:U2\|Mux29~12'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { translate:U2|state[0] translate:U2|Mux29~12 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 2.541 ns translate:U2\|Mux29~13 3 COMB LC_X11_Y5_N1 1 " "Info: 3: + IC(0.723 ns) + CELL(0.200 ns) = 2.541 ns; Loc. = LC_X11_Y5_N1; Fanout = 1; COMB Node = 'translate:U2\|Mux29~13'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "0.923 ns" { translate:U2|Mux29~12 translate:U2|Mux29~13 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.591 ns) 3.858 ns translate:U2\|a_select_out_t\[1\] 4 REG LC_X11_Y5_N5 6 " "Info: 4: + IC(0.726 ns) + CELL(0.591 ns) = 3.858 ns; Loc. = LC_X11_Y5_N5; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.317 ns" { translate:U2|Mux29~13 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 25.69 % ) " "Info: Total cell delay = 0.991 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 74.31 % ) " "Info: Total interconnect delay = 2.867 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.858 ns" { translate:U2|state[0] translate:U2|Mux29~12 translate:U2|Mux29~13 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.858 ns" { translate:U2|state[0] {} translate:U2|Mux29~12 {} translate:U2|Mux29~13 {} translate:U2|a_select_out_t[1] {} } { 0.000ns 1.418ns 0.723ns 0.726ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.637 ns - Smallest " "Info: - Smallest clock skew is -5.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|a_select_out_t\[1\] 2 REG LC_X11_Y5_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y5_N5; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.456 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X14_Y2_N2 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y2_N2; Fanout = 6; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.918 ns) 9.456 ns translate:U2\|state\[0\] 3 REG LC_X11_Y5_N8 11 " "Info: 3: + IC(4.343 ns) + CELL(0.918 ns) = 9.456 ns; Loc. = LC_X11_Y5_N8; Fanout = 11; REG Node = 'translate:U2\|state\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.261 ns" { frequency_division:U1|clk_out_f translate:U2|state[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.69 % ) " "Info: Total cell delay = 3.375 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.081 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.081 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|state[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|state[0] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|state[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|state[0] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.858 ns" { translate:U2|state[0] translate:U2|Mux29~12 translate:U2|Mux29~13 translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.858 ns" { translate:U2|state[0] {} translate:U2|Mux29~12 {} translate:U2|Mux29~13 {} translate:U2|a_select_out_t[1] {} } { 0.000ns 1.418ns 0.723ns 0.726ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|state[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|state[0] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_in 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk_in\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "translate:U2\|counter\[1\] translate:U2\|col_out_t\[3\] clk_in 3.92 ns " "Info: Found hold time violation between source  pin or register \"translate:U2\|counter\[1\]\" and destination pin or register \"translate:U2\|col_out_t\[3\]\" for clock \"clk_in\" (Hold time is 3.92 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.637 ns + Largest " "Info: + Largest clock skew is 5.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.456 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X14_Y2_N2 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y2_N2; Fanout = 6; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.918 ns) 9.456 ns translate:U2\|col_out_t\[3\] 3 REG LC_X6_Y6_N6 1 " "Info: 3: + IC(4.343 ns) + CELL(0.918 ns) = 9.456 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[3\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.261 ns" { frequency_division:U1|clk_out_f translate:U2|col_out_t[3] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.69 % ) " "Info: Total cell delay = 3.375 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.081 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.081 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|col_out_t[3] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|col_out_t[3] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|counter\[1\] 2 REG LC_X6_Y6_N9 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y6_N9; Fanout = 6; REG Node = 'translate:U2\|counter\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|counter[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|counter[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|col_out_t[3] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|col_out_t[3] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|counter[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.562 ns - Shortest register register " "Info: - Shortest register to register delay is 1.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|counter\[1\] 1 REG LC_X6_Y6_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N9; Fanout = 6; REG Node = 'translate:U2\|counter\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|counter[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.591 ns) 1.562 ns translate:U2\|col_out_t\[3\] 2 REG LC_X6_Y6_N6 1 " "Info: 2: + IC(0.971 ns) + CELL(0.591 ns) = 1.562 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[3\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { translate:U2|counter[1] translate:U2|col_out_t[3] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.84 % ) " "Info: Total cell delay = 0.591 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 62.16 % ) " "Info: Total interconnect delay = 0.971 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { translate:U2|counter[1] translate:U2|col_out_t[3] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "1.562 ns" { translate:U2|counter[1] {} translate:U2|col_out_t[3] {} } { 0.000ns 0.971ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|col_out_t[3] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|col_out_t[3] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|counter[1] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { translate:U2|counter[1] translate:U2|col_out_t[3] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "1.562 ns" { translate:U2|counter[1] {} translate:U2|col_out_t[3] {} } { 0.000ns 0.971ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|b_select_out_t\[0\] row_in\[1\] clk_in 7.094 ns register " "Info: tsu for register \"translate:U2\|b_select_out_t\[0\]\" (data pin = \"row_in\[1\]\", clock pin = \"clk_in\") is 7.094 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.580 ns + Longest pin register " "Info: + Longest pin to register delay is 10.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[1\] 1 PIN PIN_60 13 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 13; PIN Node = 'row_in\[1\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[1] } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.206 ns) + CELL(0.511 ns) 4.849 ns translate:U2\|Mux17~1 2 COMB LC_X11_Y4_N1 2 " "Info: 2: + IC(3.206 ns) + CELL(0.511 ns) = 4.849 ns; Loc. = LC_X11_Y4_N1; Fanout = 2; COMB Node = 'translate:U2\|Mux17~1'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.717 ns" { row_in[1] translate:U2|Mux17~1 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.511 ns) 7.447 ns translate:U2\|Mux17~2 3 COMB LC_X12_Y3_N4 1 " "Info: 3: + IC(2.087 ns) + CELL(0.511 ns) = 7.447 ns; Loc. = LC_X12_Y3_N4; Fanout = 1; COMB Node = 'translate:U2\|Mux17~2'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.598 ns" { translate:U2|Mux17~1 translate:U2|Mux17~2 } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(1.183 ns) 10.580 ns translate:U2\|b_select_out_t\[0\] 4 REG LC_X11_Y4_N2 5 " "Info: 4: + IC(1.950 ns) + CELL(1.183 ns) = 10.580 ns; Loc. = LC_X11_Y4_N2; Fanout = 5; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.133 ns" { translate:U2|Mux17~2 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.337 ns ( 31.54 % ) " "Info: Total cell delay = 3.337 ns ( 31.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 68.46 % ) " "Info: Total interconnect delay = 7.243 ns ( 68.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.580 ns" { row_in[1] translate:U2|Mux17~1 translate:U2|Mux17~2 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.580 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~1 {} translate:U2|Mux17~2 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 3.206ns 2.087ns 1.950ns } { 0.000ns 1.132ns 0.511ns 0.511ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|b_select_out_t\[0\] 2 REG LC_X11_Y4_N2 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y4_N2; Fanout = 5; REG Node = 'translate:U2\|b_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "10.580 ns" { row_in[1] translate:U2|Mux17~1 translate:U2|Mux17~2 translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "10.580 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~1 {} translate:U2|Mux17~2 {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 3.206ns 2.087ns 1.950ns } { 0.000ns 1.132ns 0.511ns 0.511ns 1.183ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|b_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|b_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in col_out\[0\] translate:U2\|col_out_t\[0\] 15.357 ns register " "Info: tco from clock \"clk_in\" to destination pin \"col_out\[0\]\" through register \"translate:U2\|col_out_t\[0\]\" is 15.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.456 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division:U1\|clk_out_f 2 REG LC_X14_Y2_N2 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y2_N2; Fanout = 6; REG Node = 'frequency_division:U1\|clk_out_f'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division:U1|clk_out_f } "NODE_NAME" } } { "frequency_division.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/frequency_division.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.343 ns) + CELL(0.918 ns) 9.456 ns translate:U2\|col_out_t\[0\] 3 REG LC_X6_Y6_N0 1 " "Info: 3: + IC(4.343 ns) + CELL(0.918 ns) = 9.456 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.261 ns" { frequency_division:U1|clk_out_f translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.69 % ) " "Info: Total cell delay = 3.375 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.081 ns ( 64.31 % ) " "Info: Total interconnect delay = 6.081 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|col_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|col_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.525 ns + Longest register pin " "Info: + Longest register to pin delay is 5.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns translate:U2\|col_out_t\[0\] 1 REG LC_X6_Y6_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N0; Fanout = 1; REG Node = 'translate:U2\|col_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { translate:U2|col_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.203 ns) + CELL(2.322 ns) 5.525 ns col_out\[0\] 2 PIN PIN_15 0 " "Info: 2: + IC(3.203 ns) + CELL(2.322 ns) = 5.525 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'col_out\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.525 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.03 % ) " "Info: Total cell delay = 2.322 ns ( 42.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.203 ns ( 57.97 % ) " "Info: Total interconnect delay = 3.203 ns ( 57.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.525 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.525 ns" { translate:U2|col_out_t[0] {} col_out[0] {} } { 0.000ns 3.203ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "9.456 ns" { clk_in frequency_division:U1|clk_out_f translate:U2|col_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "9.456 ns" { clk_in {} clk_in~combout {} frequency_division:U1|clk_out_f {} translate:U2|col_out_t[0] {} } { 0.000ns 0.000ns 1.738ns 4.343ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.525 ns" { translate:U2|col_out_t[0] col_out[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.525 ns" { translate:U2|col_out_t[0] {} col_out[0] {} } { 0.000ns 3.203ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|a_select_out_t\[0\] row_in\[0\] clk_in -1.674 ns register " "Info: th for register \"translate:U2\|a_select_out_t\[0\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is -1.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 56 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 56; CLK Node = 'clk_in'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns translate:U2\|a_select_out_t\[0\] 2 REG LC_X11_Y5_N0 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y5_N0; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.714 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_62 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_62; Fanout = 7; PIN Node = 'row_in\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "test_button.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/test_button.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.521 ns) + CELL(1.061 ns) 5.714 ns translate:U2\|a_select_out_t\[0\] 2 REG LC_X11_Y5_N0 6 " "Info: 2: + IC(3.521 ns) + CELL(1.061 ns) = 5.714 ns; Loc. = LC_X11_Y5_N0; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[0\]'" {  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "4.582 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "translate.vhd" "" { Text "F:/VDHL preject for Schoolworks/test_button/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 38.38 % ) " "Info: Total cell delay = 2.193 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.521 ns ( 61.62 % ) " "Info: Total interconnect delay = 3.521 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.714 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.714 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 3.521ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatrus9.0/quartus/bin64/TimingClosureFloorplan.fld" "" "5.714 ns" { row_in[0] translate:U2|a_select_out_t[0] } "NODE_NAME" } } { "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatrus9.0/quartus/bin64/Technology_Viewer.qrui" "5.714 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[0] {} } { 0.000ns 0.000ns 3.521ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:06:41 2016 " "Info: Processing ended: Tue Nov 01 20:06:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Info: Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
