\hypertarget{struct_s_c_b___mem_map}{}\section{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_s_c_b___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_s_c_b___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}{A\+C\+T\+L\+R}
\item 
\hypertarget{struct_s_c_b___mem_map_ab9f88fe5f82d75e61ca9e017c80bcca7}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}\label{struct_s_c_b___mem_map_ab9f88fe5f82d75e61ca9e017c80bcca7}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}{C\+P\+U\+I\+D}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}{I\+C\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}{V\+T\+O\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}{A\+I\+R\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}{S\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}{C\+C\+R}
\item 
\hypertarget{struct_s_c_b___mem_map_acc19a07675d1806592b3ed4a92f91e1c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}\label{struct_s_c_b___mem_map_acc19a07675d1806592b3ed4a92f91e1c}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}{S\+H\+P\+R2}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}{S\+H\+P\+R3}
\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}{S\+H\+C\+S\+R}
\item 
\hypertarget{struct_s_c_b___mem_map_a86684537b595133db57a7bcc73843d2a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}\label{struct_s_c_b___mem_map_a86684537b595133db57a7bcc73843d2a}

\item 
uint32\+\_\+t \hyperlink{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}{D\+F\+S\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+C\+B -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+C\+T\+L\+R@{A\+C\+T\+L\+R}}
\index{A\+C\+T\+L\+R@{A\+C\+T\+L\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+C\+T\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+C\+T\+L\+R}\label{struct_s_c_b___mem_map_afffeb2c080fb652c45dcccbc9432945c}
Auxiliary Control Register,, offset\+: 0x8 \hypertarget{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+I\+R\+C\+R@{A\+I\+R\+C\+R}}
\index{A\+I\+R\+C\+R@{A\+I\+R\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{A\+I\+R\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t A\+I\+R\+C\+R}\label{struct_s_c_b___mem_map_ad69a7e2aba70bd9fa6924533a23a062a}
Application Interrupt and Reset Control Register, offset\+: 0x\+D0\+C \hypertarget{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+C\+R@{C\+C\+R}}
\index{C\+C\+R@{C\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+C\+R}\label{struct_s_c_b___mem_map_a9f5754479885a80651e6ce99ce44fbeb}
Configuration and Control Register, offset\+: 0x\+D14 \hypertarget{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+U\+I\+D@{C\+P\+U\+I\+D}}
\index{C\+P\+U\+I\+D@{C\+P\+U\+I\+D}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{C\+P\+U\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+P\+U\+I\+D}\label{struct_s_c_b___mem_map_a1e5baee14946bb64bd1e68e481f6d6b0}
C\+P\+U\+I\+D Base Register, offset\+: 0x\+D00 \hypertarget{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!D\+F\+S\+R@{D\+F\+S\+R}}
\index{D\+F\+S\+R@{D\+F\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{D\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+F\+S\+R}\label{struct_s_c_b___mem_map_ae8d2d700d6a9735423a52a48a62b50b6}
Debug Fault Status Register, offset\+: 0x\+D30 \hypertarget{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!I\+C\+S\+R@{I\+C\+S\+R}}
\index{I\+C\+S\+R@{I\+C\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+C\+S\+R}\label{struct_s_c_b___mem_map_a66ceabdaf0762f2f5935c87b80e0b246}
Interrupt Control and State Register, offset\+: 0x\+D04 \hypertarget{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+C\+R@{S\+C\+R}}
\index{S\+C\+R@{S\+C\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+R}\label{struct_s_c_b___mem_map_ae6694fb5a69483450401814d4d2aadae}
System Control Register, offset\+: 0x\+D10 \hypertarget{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+C\+S\+R@{S\+H\+C\+S\+R}}
\index{S\+H\+C\+S\+R@{S\+H\+C\+S\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+H\+C\+S\+R}\label{struct_s_c_b___mem_map_aabb6b7677f7a0a50ce6fae3b63eb943d}
System Handler Control and State Register, offset\+: 0x\+D24 \hypertarget{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R2@{S\+H\+P\+R2}}
\index{S\+H\+P\+R2@{S\+H\+P\+R2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+P\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+H\+P\+R2}\label{struct_s_c_b___mem_map_a4fa6448cb8510e61433afa5f024a1579}
System Handler Priority Register 2, offset\+: 0x\+D1\+C \hypertarget{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R3@{S\+H\+P\+R3}}
\index{S\+H\+P\+R3@{S\+H\+P\+R3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{S\+H\+P\+R3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+H\+P\+R3}\label{struct_s_c_b___mem_map_aa7e2c4b036de2b98b1b578b4e638978c}
System Handler Priority Register 3, offset\+: 0x\+D20 \hypertarget{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}{}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!V\+T\+O\+R@{V\+T\+O\+R}}
\index{V\+T\+O\+R@{V\+T\+O\+R}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{V\+T\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t V\+T\+O\+R}\label{struct_s_c_b___mem_map_a3799e3af2b9f5d2f0740354953ba509d}
Vector Table Offset Register, offset\+: 0x\+D08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
