<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v</a>
defines: 
time_elapsed: 0.908s
ram usage: 31316 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprlsvu00z/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v:8</a>: No timescale set for &#34;clkgen&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v:8</a>: Compile module &#34;work@clkgen&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v:8</a>: Top level module &#34;work@clkgen&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmprlsvu00z/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_clkgen
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprlsvu00z/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprlsvu00z/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@clkgen)
 |vpiName:work@clkgen
 |uhdmallPackages:
 \_package: builtin, parent:work@clkgen
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@clkgen, file:<a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v</a>, line:8, parent:work@clkgen
   |vpiDefName:work@clkgen
   |vpiFullName:work@clkgen
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:10
       |vpiFullName:work@clkgen
       |vpiStmt:
       \_delay_control: , line:11
         |#100
       |vpiStmt:
       \_continue_stmt: , line:12
       |vpiStmt:
       \_continue_stmt: , line:13
       |vpiStmt:
       \_sys_func_call: ($display), line:14
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:14
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:15
         |vpiName:$finish
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:18
       |vpiFullName:work@clkgen
       |vpiStmt:
       \_fork_stmt: , line:19
         |vpiFullName:work@clkgen
         |vpiStmt:
         \_func_call: (gen), line:20
           |vpiName:gen
         |vpiStmt:
         \_func_call: (checking), line:21
           |vpiName:checking
   |vpiPort:
   \_port: (clk), line:8
     |vpiName:clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:8
         |vpiName:clk
         |vpiFullName:work@clkgen.clk
   |vpiTaskFunc:
   \_task: (gen), line:25
     |vpiName:gen
     |vpiFullName:work@clkgen.gen
     |vpiStmt:
     \_forever_stmt: , line:26, parent:gen
       |vpiStmt:
       \_delay_control: , line:26
         |#10
         |vpiStmt:
         \_assignment: , line:26
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (clk), line:26
             |vpiName:clk
             |vpiFullName:work@clkgen.gen.clk
           |vpiRhs:
           \_operation: , line:26
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (clk), line:26
               |vpiName:clk
               |vpiFullName:work@clkgen.gen.clk
   |vpiTaskFunc:
   \_task: (checking), line:29
     |vpiName:checking
     |vpiFullName:work@clkgen.checking
     |vpiStmt:
     \_forever_stmt: , line:30, parent:checking
       |vpiStmt:
       \_begin: , line:30
         |vpiFullName:work@clkgen.checking
         |vpiStmt:
         \_delay_control: , line:31
           |#1
         |vpiStmt:
         \_if_stmt: , line:32
           |vpiCondition:
           \_operation: , line:32
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:32
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (clk), line:32
                 |vpiName:clk
                 |vpiFullName:work@clkgen.checking.clk
               |vpiOperand:
               \_operation: , line:32
                 |vpiOpType:3
                 |vpiOperand:
                 \_constant: , line:32
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
             |vpiOperand:
             \_operation: , line:32
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (clk), line:32
                 |vpiName:clk
                 |vpiFullName:work@clkgen.checking.clk
               |vpiOperand:
               \_operation: , line:32
                 |vpiOpType:3
                 |vpiOperand:
                 \_constant: , line:32
                   |vpiConstType:3
                   |vpiDecompile:&#39;b1
                   |vpiSize:1
                   |BIN:1
           |vpiStmt:
           \_begin: , line:32
             |vpiFullName:work@clkgen.checking
             |vpiStmt:
             \_sys_func_call: ($display), line:33
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:33
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED!&#34;
                 |vpiSize:9
                 |STRING:&#34;FAILED!&#34;
             |vpiStmt:
             \_sys_func_call: ($finish), line:34
               |vpiName:$finish
   |vpiNet:
   \_logic_net: (clk), line:8
 |uhdmtopModules:
 \_module: work@clkgen (work@clkgen), file:<a href="../../../../third_party/tests/ivtest/ivltests/clkgen_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/clkgen_bit.v</a>, line:8
   |vpiDefName:work@clkgen
   |vpiName:work@clkgen
   |vpiPort:
   \_port: (clk), line:8, parent:work@clkgen
     |vpiName:clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:8, parent:work@clkgen
         |vpiName:clk
         |vpiFullName:work@clkgen.clk
   |vpiNet:
   \_logic_net: (clk), line:8, parent:work@clkgen
Object: \work_clkgen of type 3000
Object: \work_clkgen of type 32
Object: \clk of type 44
Object: \clk of type 36
Object: \work_clkgen of type 32
Object: \clk of type 44
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>