{
  "//": "Basics",
  "DESIGN_NAME": "lab4",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PERIOD": 10,
  "CLOCK_PORT": "CLK",
  "PNR_SDC_FILE": "dir::src/lab4.sdc",
  "SIGNOFF_SDC_FILE": "dir::src/lab4.sdc",
  "PL_RANDOM_GLB_PLACEMENT": false,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 500 600",
  "PL_TARGET_DENSITY": 0.4,
  "FP_CORE_MARGIN": 6,
  "GRT_ALLOW_CONGESTION_REPAIR": true,
  "PL_RESIZER_ENABLE": true,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 180,
  "FP_PDN_HPITCH": 180,
  "FP_PDN_VOFFSET": 10,
  "FP_PDN_HOFFSET": 10,
  "DIODE_INSERTION_STRATEGY": 3,

  "//": "Pin Order",
  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

  "//": "Technology-Specific Configs",
  "pdk::sky130*": {
    "FP_CORE_UTIL": 35,
    "CLOCK_PERIOD": 10,
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "MAX_FANOUT_CONSTRAINT": 5
    }
  },

  "pdk::gf180mcu*": {
    "CLOCK_PERIOD": 24.0,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "PL_TARGET_DENSITY": 0.5
  }
}

