FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2015 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Exynos SROMC register definitions
 */

#ifndef __EXYNOS_SROM_H
#define __EXYNOS_SROM_H __FILE__
/* bench 302.8.0 0da004de9ec4 */
/* bench 302.8.1 fe41c97b7a0f */
/* bench 302.8.2 2782f6bd36f7 */
/* bench 302.8.3 0f739a6c0caf */
/* bench 302.8.4 fc03af287fb4 */

#define EXYNOS_SROMREG(x)		(x)

#define EXYNOS_SROM_BW		EXYNOS_SROMREG(0x0)
#define EXYNOS_SROM_BC0		EXYNOS_SROMREG(0x4)
#define EXYNOS_SROM_BC1		EXYNOS_SROMREG(0x8)
#define EXYNOS_SROM_BC2		EXYNOS_SROMREG(0xc)
#define EXYNOS_SROM_BC3		EXYNOS_SROMREG(0x10)
#define EXYNOS_SROM_BC4		EXYNOS_SROMREG(0x14)
#define EXYNOS_SROM_BC5		EXYNOS_SROMREG(0x18)

/* one register BW holds 4 x 4-bit packed settings for NCS0 - NCS3 */

#define EXYNOS_SROM_BW__DATAWIDTH__SHIFT	0
#define EXYNOS_SROM_BW__ADDRMODE__SHIFT		1
#define EXYNOS_SROM_BW__WAITENABLE__SHIFT	2
#define EXYNOS_SROM_BW__BYTEENABLE__SHIFT	3

#define EXYNOS_SROM_BW__CS_MASK			0xf

/* bench 24838.1.0 148f06fa70cc */
/* bench 24838.1.1 02e432f9cf60 */
/* bench 24838.1.2 ee3dd7b58303 */
/* bench 24838.1.3 07a95bcf2305 */
/* bench 24838.1.4 89bb081f8426 */
/* bench 24838.1.5 9e22ad164975 */
/* bench 24838.1.6 07414df52f77 */
#define EXYNOS_SROM_BW__NCS2__SHIFT		8
#define EXYNOS_SROM_BW__NCS3__SHIFT		12
#define EXYNOS_SROM_BW__NCS4__SHIFT		16
#define EXYNOS_SROM_BW__NCS5__SHIFT		20

/* applies to same to BCS0 - BCS3 */

#define EXYNOS_SROM_BCX__PMC__SHIFT		0
#define EXYNOS_SROM_BCX__TACP__SHIFT		4
#define EXYNOS_SROM_BCX__TCAH__SHIFT		8
#define EXYNOS_SROM_BCX__TCOH__SHIFT		12
#define EXYNOS_SROM_BCX__TACC__SHIFT		16
#define EXYNOS_SROM_BCX__TCOS__SHIFT		24
#define EXYNOS_SROM_BCX__TACS__SHIFT		28

#endif /* __EXYNOS_SROM_H */
