0.6
2017.1
Apr 14 2017
19:10:27
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/file_read/file_read.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/file_read/file_read.srcs/sim_1/new/sim.v,1504335520,verilog,,,,sim,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/file_read/file_read.srcs/sources_1/new/a.v,1504337109,verilog,,,,a,,,,,,,,
