(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param50 = ((8'ha2) <<< ((^(&((8'hb7) ? (8'hba) : (8'ha0)))) ? (8'ha5) : ((((8'had) ? (8'hbd) : (8'ha9)) ? ((8'ha8) ? (8'ha5) : (8'ha9)) : (|(8'hbe))) ? {{(8'ha7)}} : ((^(8'ha0)) ? ((8'hbd) ? (8'h9c) : (8'hb7)) : ((8'hae) | (8'hb7)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h21d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire4;
  input wire [(5'h11):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire [(4'hd):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire49;
  wire signed [(4'hc):(1'h0)] wire48;
  wire [(4'he):(1'h0)] wire23;
  reg signed [(5'h11):(1'h0)] reg47 = (1'h0);
  reg [(4'hd):(1'h0)] reg46 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg45 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg40 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg38 = (1'h0);
  reg [(5'h13):(1'h0)] reg37 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg36 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg34 = (1'h0);
  reg [(3'h7):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg32 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg30 = (1'h0);
  reg [(3'h6):(1'h0)] reg28 = (1'h0);
  reg [(3'h4):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg26 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg21 = (1'h0);
  reg [(5'h10):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg18 = (1'h0);
  reg [(5'h12):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg14 = (1'h0);
  reg [(5'h10):(1'h0)] reg13 = (1'h0);
  reg [(5'h13):(1'h0)] reg12 = (1'h0);
  reg [(5'h10):(1'h0)] reg10 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg9 = (1'h0);
  reg [(5'h12):(1'h0)] reg8 = (1'h0);
  reg [(3'h7):(1'h0)] reg7 = (1'h0);
  reg [(4'hc):(1'h0)] reg43 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg42 = (1'h0);
  reg [(3'h5):(1'h0)] reg41 = (1'h0);
  reg signed [(4'he):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg29 = (1'h0);
  reg [(3'h4):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h2):(1'h0)] forvar17 = (1'h0);
  reg [(2'h3):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg5 = (1'h0);
  reg [(5'h12):(1'h0)] reg6 = (1'h0);
  reg [(4'hb):(1'h0)] forvar5 = (1'h0);
  assign y = {wire49,
                 wire48,
                 wire23,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg40,
                 reg38,
                 reg37,
                 reg36,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg19,
                 reg18,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg43,
                 reg42,
                 reg41,
                 reg39,
                 reg35,
                 reg29,
                 reg20,
                 forvar17,
                 reg16,
                 reg11,
                 reg5,
                 reg6,
                 forvar5,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ($unsigned((^((~"LShe9B") >= ""))))
        begin
          for (forvar5 = (1'h0); (forvar5 < (3'h4)); forvar5 = (forvar5 + (1'h1)))
            begin
              reg6 = $unsigned(($unsigned(wire0[(3'h6):(2'h2)]) > "phJxQr3"));
              reg7 <= ($signed("X") <= (-(+$unsigned((8'ha3)))));
            end
        end
      else
        begin
          reg5 = "lgiDhz1h53GQcdmQwJ6";
        end
      reg8 <= (8'hb2);
      if (((7'h42) ^ wire3[(4'hf):(3'h6)]))
        begin
          if ($signed((^forvar5)))
            begin
              reg9 <= "XJTqrOqaMXWMBM";
              reg10 <= {(!$unsigned((&$unsigned((8'ha4)))))};
            end
          else
            begin
              reg11 = reg5[(2'h3):(2'h2)];
              reg12 <= wire3[(4'hd):(2'h3)];
              reg13 <= wire4[(2'h3):(1'h1)];
              reg14 <= reg10[(4'hc):(2'h2)];
              reg15 <= "fsGkwEenZ1fgccXhx6";
            end
        end
      else
        begin
          if (reg13)
            begin
              reg9 <= (!reg11);
              reg10 <= (|$unsigned($unsigned($signed($signed(reg14)))));
              reg12 <= (^~(~(!$unsigned("Lm2yy"))));
            end
          else
            begin
              reg9 <= (&$unsigned("wIsM93gBE4Q"));
              reg10 <= "cLNEl14wZ2EdOK";
              reg12 <= $unsigned($signed(($unsigned(reg5[(3'h5):(2'h2)]) ?
                  $signed((&wire2)) : {"si4SY"})));
            end
          if ($signed(("pXfwnUX" ^ ($signed(((8'hb2) << reg8)) ?
              ((reg14 * wire3) || {(8'hb0), reg10}) : ($unsigned(reg10) ?
                  $unsigned(reg13) : "txEvserxKUwUMGBEH1E")))))
            begin
              reg16 = {$signed($unsigned(wire3[(4'h8):(3'h4)])),
                  wire3[(4'h9):(3'h4)]};
            end
          else
            begin
              reg13 <= forvar5;
              reg14 <= $unsigned(reg6[(1'h0):(1'h0)]);
              reg15 <= reg8;
            end
          for (forvar17 = (1'h0); (forvar17 < (2'h2)); forvar17 = (forvar17 + (1'h1)))
            begin
              reg18 <= $unsigned($signed(reg11));
              reg19 <= forvar17;
              reg20 = (~|reg10[(2'h3):(1'h1)]);
              reg21 <= (((wire1[(2'h3):(1'h1)] ~^ reg15[(5'h10):(5'h10)]) != (~($unsigned((8'ha3)) <<< reg9[(3'h7):(2'h2)]))) || reg14);
              reg22 <= (wire1 >> (!"NcBTTyqw1QkQ1ve"));
            end
        end
    end
  assign wire23 = {wire2};
  always
    @(posedge clk) begin
      reg24 <= $unsigned($unsigned($signed($signed($unsigned(reg7)))));
      reg25 <= (wire4[(2'h3):(2'h2)] ?
          ((-reg8[(4'h9):(3'h6)]) >> reg15) : $signed((((!reg7) <= "5nRv5l578zDVIvyWC1") ?
              "RClDDoB3rM1FS" : wire2[(3'h6):(1'h1)])));
      if ($signed("UJx"))
        begin
          reg26 <= $signed("Iwq6dg5xcl6");
          if (((((~&{(8'h9c), reg19}) >> ($unsigned(reg26) ?
              $signed(wire0) : (reg26 ?
                  wire1 : (8'hbb)))) << $signed($unsigned("yDmdUJN"))) < $signed($unsigned({(8'h9f)}))))
            begin
              reg27 <= (~^$signed((!(reg21[(1'h1):(1'h0)] ?
                  (reg12 != reg9) : {wire1}))));
              reg28 <= wire1;
              reg29 = {$unsigned(wire23)};
            end
          else
            begin
              reg27 <= ((&(&(reg9[(4'ha):(2'h3)] < reg10[(3'h6):(3'h4)]))) ^~ $unsigned((~^("iiaf" ?
                  $signed(reg19) : (reg12 ? wire3 : reg15)))));
              reg28 <= $unsigned(reg24[(4'h8):(2'h2)]);
              reg30 <= reg24[(4'hb):(1'h1)];
              reg31 <= (7'h43);
            end
          if ({wire2})
            begin
              reg32 <= wire4[(3'h6):(2'h3)];
            end
          else
            begin
              reg32 <= $unsigned(reg14);
              reg33 <= $unsigned(reg18[(5'h11):(3'h4)]);
              reg34 <= "Ft";
              reg35 = reg10;
              reg36 <= $unsigned($signed($signed($signed(reg7))));
            end
        end
      else
        begin
          reg26 <= (~&reg32);
          if ($unsigned($signed(("Z3pBFGtndTohcABmlt" + wire2))))
            begin
              reg27 <= reg25[(3'h7):(3'h7)];
            end
          else
            begin
              reg27 <= reg7;
            end
          reg28 <= {$unsigned($signed({reg26[(3'h5):(3'h4)]})),
              (reg30 ?
                  $signed(((reg30 ? reg34 : wire0) ?
                      (reg7 ? wire0 : (8'hac)) : ((8'ha4) ?
                          reg34 : reg10))) : (^$signed(reg9)))};
        end
      if ((~|reg14))
        begin
          reg37 <= "Q8oadfHth";
          reg38 <= ($unsigned($signed((&(reg25 >= wire1)))) != (~&reg9));
        end
      else
        begin
          if (("CSglO" ?
              $unsigned(((^~$unsigned(wire1)) ?
                  reg27 : reg22[(4'hc):(1'h1)])) : {$unsigned("ZBlVV"),
                  "80BPcTP"}))
            begin
              reg39 = $signed((8'hb3));
              reg40 <= "FImpTh3gu";
              reg41 = (+$signed(($unsigned(reg37) ?
                  $unsigned((reg12 ? wire2 : reg31)) : ($signed(reg14) ?
                      reg13[(4'hd):(4'ha)] : (reg13 ? (8'hb8) : wire2)))));
              reg42 = (8'hae);
              reg43 = $signed((|$unsigned(reg38[(2'h2):(2'h2)])));
            end
          else
            begin
              reg39 = $signed((~&(~((&reg30) <<< (^reg30)))));
            end
          if ($signed(reg8[(4'h8):(3'h4)]))
            begin
              reg44 <= (reg33 - "1f6MDYzk");
              reg45 <= $unsigned((8'hba));
              reg46 <= (&(~$signed($signed($unsigned(wire23)))));
            end
          else
            begin
              reg44 <= reg41;
              reg45 <= ($signed({((reg46 ? reg28 : reg26) ~^ $signed(reg46)),
                  ((~^reg26) ? $unsigned(reg26) : (&reg13))}) * $signed(wire3));
            end
        end
      reg47 <= $signed({reg25[(3'h6):(3'h5)],
          (+((reg37 == wire3) << $unsigned(reg46)))});
    end
  assign wire48 = "k5z66ToBwG3";
  assign wire49 = $signed(reg14);
endmodule