Active-HDL 12.0.118.7745 2022-04-26 19:41:15

Elaboration top modules:
VHDL Configuration            testbench_for_fpga


--------------------------------------------------------------------------------------------
Entity   | Architecture    | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
fpga_tb  | TB_ARCHITECTURE | network |      | 12.0.118.7745 (Windows) | -O3 -2019
fpga     | fpga            | network |      | 12.0.118.7745 (Windows) | -O3 -2019
network  | network         | network |      | 12.0.118.7745 (Windows) | -O3 -2019
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Configuration         | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
testbench_for_fpga         | network |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
standard                   | std     |      |                         | <unavailable>
TEXTIO                     | std     |      |                         | <unavailable>
std_logic_1164             | ieee    |      |                         | <unavailable>
NUMERIC_STD                | ieee    |      |                         | <unavailable>
project_package            | network |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                    | Comment
--------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
network                    | None
std                        | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim -O5 -PL altera -PL altera_lnsim -PL altera_lnsim_ver -PL altera_mf -PL altera_mf_ver -PL altera_ver -PL arriaii -PL arriaii_hssi -PL arriaii_hssi_ver -PL arriaii_pcie_hip -PL arriaii_pcie_hip_ver -PL arriaii_ver -PL arriaiigz -PL arriaiigz_hssi -PL arriaiigz_hssi_ver -PL arriaiigz_pcie_hip -PL arriaiigz_pcie_hip_ver -PL arriaiigz_ver -PL arriav -PL arriav_hssi_ver -PL arriav_pcie_hip_ver -PL arriav_ver -PL arriavgz -PL arriavgz_hssi -PL arriavgz_hssi_ver -PL arriavgz_pcie_hip -PL arriavgz_pcie_hip_ver -PL arriavgz_ver -PL cyclone10lp -PL cyclone10lp_ver -PL cycloneiv -PL cycloneiv_hssi -PL cycloneiv_hssi_ver -PL cycloneiv_pcie_hip -PL cycloneiv_pcie_hip_ver -PL cycloneiv_ver -PL cycloneive -PL cycloneive_ver -PL cyclonev -PL cyclonev_hssi_ver -PL cyclonev_pcie_hip_ver -PL cyclonev_ver -PL fiftyfivenm -PL fiftyfivenm_ver -PL lpm -PL lpm_ver -PL maxii -PL maxii_ver -PL maxv -PL maxv_ver -PL sgate -PL sgate_ver -PL stratixiv -PL stratixiv_hssi -PL stratixiv_hssi_ver -PL stratixiv_pcie_hip -PL stratixiv_pcie_hip_ver -PL stratixiv_ver -PL stratixv -PL stratixv_hssi -PL stratixv_hssi_ver -PL stratixv_pcie_hip -PL stratixv_pcie_hip_ver -PL stratixv_ver -PL twentynm -PL twentynm_hip -PL twentynm_hip_ver -PL twentynm_hssi -PL twentynm_hssi_ver -PL twentynm_ver +access +r +m+testbench_for_fpga testbench_for_fpga


The performance of simulation is reduced. Version EDU Edition
