<profile>

<section name = "Vitis HLS Report for 'nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2'" level="0">
<item name = "Date">Sun Dec 17 06:36:51 2023
</item>
<item name = "Version">2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">nms</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">262216, 262216, 0.874 ms, 0.874 ms, 262216, 262216, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_1_VITIS_LOOP_32_2">262147, 262147, 5, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 823, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 503, -</column>
<column name="Register">-, -, 1367, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_1_fu_450_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln31_fu_321_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln32_fu_354_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln90_fu_388_p2">+, 0, 0, 17, 10, 4</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="cmp142_not_fu_428_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="cmp142_not_mid1_fu_479_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="icmp6_fu_473_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_fu_422_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln31_fu_315_p2">icmp, 0, 0, 14, 19, 20</column>
<column name="icmp_ln32_fu_330_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="icmp_ln45_fu_348_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="icmp_ln61_1_fu_646_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="icmp_ln61_2_fu_652_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln61_3_fu_658_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln61_fu_640_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln62_fu_707_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln63_fu_604_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln69_fu_610_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln70_fu_616_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln76_fu_622_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln77_fu_628_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln83_fu_634_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln90_fu_394_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_fu_712_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln69_fu_724_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln76_fu_735_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln83_fu_746_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln90_1_fu_784_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln90_2_fu_485_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln90_fu_434_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln31_1_fu_443_p3">select, 0, 0, 418, 1, 1</column>
<column name="select_ln31_2_fu_456_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln31_3_fu_491_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln31_fu_336_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln61_1_fu_763_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln61_2_fu_770_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln61_fu_757_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln62_fu_717_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln69_fu_728_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln76_fu_739_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln83_fu_750_p3">select, 0, 0, 8, 1, 1</column>
<column name="value_nms_5_fu_777_p3">select, 0, 0, 8, 1, 8</column>
<column name="value_nms_6_fu_788_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">318, 71, 1, 71</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_phi_fu_240_p4">14, 3, 512, 1536</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="gmem1_blk_n_W">9, 2, 1, 2</column>
<column name="grad_nms_fu_138">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_154">9, 2, 19, 38</column>
<column name="line_buf_grad_we0">9, 2, 3, 6</column>
<column name="line_buf_value_we0">9, 2, 3, 6</column>
<column name="p_03077_fu_130">9, 2, 8, 16</column>
<column name="p_030_17379_fu_158">9, 2, 8, 16</column>
<column name="p_030_285_fu_142">9, 2, 8, 16</column>
<column name="p_030_2_187_fu_166">9, 2, 8, 16</column>
<column name="shiftreg_fu_126">9, 2, 496, 992</column>
<column name="value_nms_3_fu_134">9, 2, 8, 16</column>
<column name="value_nms_fu_162">9, 2, 8, 16</column>
<column name="xi_fu_146">9, 2, 10, 20</column>
<column name="yi_fu_150">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">70, 0, 70, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="gmem0_addr_read_reg_921">512, 0, 512, 0</column>
<column name="grad_nms_fu_138">8, 0, 8, 0</column>
<column name="icmp_ln31_reg_888">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_892">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_892_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_905">1, 0, 1, 0</column>
<column name="icmp_ln61_1_reg_983">1, 0, 1, 0</column>
<column name="icmp_ln61_2_reg_988">1, 0, 1, 0</column>
<column name="icmp_ln61_3_reg_993">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_978">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_947">1, 0, 1, 0</column>
<column name="icmp_ln69_reg_952">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_957">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_962">1, 0, 1, 0</column>
<column name="icmp_ln77_reg_968">1, 0, 1, 0</column>
<column name="icmp_ln83_reg_973">1, 0, 1, 0</column>
<column name="icmp_ln90_reg_926">1, 0, 1, 0</column>
<column name="icmp_ln90_reg_926_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_154">19, 0, 19, 0</column>
<column name="line_buf_grad_addr_reg_915">9, 0, 9, 0</column>
<column name="line_buf_value_addr_reg_909">9, 0, 9, 0</column>
<column name="p_03077_fu_130">8, 0, 8, 0</column>
<column name="p_030_17379_fu_158">8, 0, 8, 0</column>
<column name="p_030_285_fu_142">8, 0, 8, 0</column>
<column name="p_030_2_187_fu_166">8, 0, 8, 0</column>
<column name="select_ln31_3_reg_942">1, 0, 1, 0</column>
<column name="select_ln31_reg_899">10, 0, 10, 0</column>
<column name="shiftreg_fu_126">496, 0, 496, 0</column>
<column name="value_nms_3_fu_134">8, 0, 8, 0</column>
<column name="value_nms_4_reg_931">8, 0, 8, 0</column>
<column name="value_nms_6_reg_998">8, 0, 8, 0</column>
<column name="value_nms_fu_162">8, 0, 8, 0</column>
<column name="xi_fu_146">10, 0, 10, 0</column>
<column name="yi_fu_150">10, 0, 10, 0</column>
<column name="icmp_ln31_reg_888">64, 32, 1, 0</column>
<column name="icmp_ln45_reg_905">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nms_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, return value</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 11, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 512, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="sext_ln31">in, 58, ap_none, sext_ln31, scalar</column>
<column name="out_r">in, 64, ap_none, out_r, scalar</column>
<column name="line_buf_value_address0">out, 9, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_ce0">out, 1, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_we0">out, 3, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_d0">out, 24, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_address1">out, 9, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_ce1">out, 1, ap_memory, line_buf_value, array</column>
<column name="line_buf_value_q1">in, 24, ap_memory, line_buf_value, array</column>
<column name="line_buf_grad_address0">out, 9, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_ce0">out, 1, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_we0">out, 3, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_d0">out, 24, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_address1">out, 9, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_ce1">out, 1, ap_memory, line_buf_grad, array</column>
<column name="line_buf_grad_q1">in, 24, ap_memory, line_buf_grad, array</column>
</table>
</item>
</section>
</profile>
