Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 16:53:55 2018
| Host         : DESKTOP-5U412PN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_ADC_interface_control_sets_placed.rpt
| Design       : FPGA_ADC_interface
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              34 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------+------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+--------------------+------------------+------------------+----------------+
|  CLK_4MHZ              |                    |                  |                1 |              2 |
|  CLK_4MHZ              |                    | RESET_IBUF       |                1 |              2 |
|  clkgen1/inst/clk_out1 |                    |                  |                1 |              2 |
| ~CLK_2MHZ              |                    | RESET_IBUF       |                2 |              8 |
| ~CLK_2MHZ              | COUNTER[0]_i_1_n_0 | RESET_IBUF       |                5 |             34 |
+------------------------+--------------------+------------------+------------------+----------------+


