Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 11 19:28:40 2024
| Host         : LAPTOP-476JT8H0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tlb_top_timing_summary_routed.rpt -pb tlb_top_timing_summary_routed.pb -rpx tlb_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tlb_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.674        0.000                      0                  745        0.232        0.000                      0                  745        3.000        0.000                       0                   392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        4.674        0.000                      0                  745        0.232        0.000                      0                  745        9.500        0.000                       0                   388  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 4.737ns (31.502%)  route 10.300ns (68.498%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 f  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 f  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 f  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.319    13.587    tlb/s1_error
    SLICE_X87Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.513    14.224    tlb_s_cnt
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[0]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X85Y106        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 4.737ns (31.502%)  route 10.300ns (68.498%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 f  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 f  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 f  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.319    13.587    tlb/s1_error
    SLICE_X87Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.513    14.224    tlb_s_cnt
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[1]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X85Y106        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 4.737ns (31.502%)  route 10.300ns (68.498%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 f  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 f  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 f  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.319    13.587    tlb/s1_error
    SLICE_X87Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.513    14.224    tlb_s_cnt
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X85Y106        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_s_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        15.037ns  (logic 4.737ns (31.502%)  route 10.300ns (68.498%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 f  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 f  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 f  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.319    13.587    tlb/s1_error
    SLICE_X87Y106        LUT6 (Prop_lut6_I4_O)        0.124    13.711 r  tlb/tlb_s_cnt[3]_i_1/O
                         net (fo=4, routed)           0.513    14.224    tlb_s_cnt
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[3]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X85Y106        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_s_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            test_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        14.883ns  (logic 4.737ns (31.828%)  route 10.146ns (68.172%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=4 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 18.588 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 r  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 r  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 r  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.678    13.946    tlb/s1_error
    SLICE_X88Y106        LUT6 (Prop_lut6_I0_O)        0.124    14.070 r  tlb/test_error_i_1/O
                         net (fo=1, routed)           0.000    14.070    tlb_n_5
    SLICE_X88Y106        FDRE                                         r  test_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.540    18.588    clk_g
    SLICE_X88Y106        FDRE                                         r  test_error_reg/C
                         clock pessimism              0.571    19.159    
                         clock uncertainty           -0.084    19.076    
    SLICE_X88Y106        FDRE (Setup_fdre_C_D)        0.077    19.153    test_error_reg
  -------------------------------------------------------------------
                         required time                         19.153    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 tlb_s_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_s_test_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        14.573ns  (logic 4.737ns (32.506%)  route 9.836ns (67.494%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=5 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X85Y106        FDRE                                         r  tlb_s_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.419    -0.394 f  tlb_s_cnt_reg[2]/Q
                         net (fo=80, routed)          1.322     0.928    tlb_s_cnt_reg[2]
    SLICE_X78Y112        LUT4 (Prop_lut4_I2_O)        0.324     1.252 r  g0_b9__0/O
                         net (fo=16, routed)          1.259     2.510    tlb/tlb_s_cnt_reg[3]_i_213_3
    SLICE_X74Y108        LUT4 (Prop_lut4_I0_O)        0.332     2.842 r  tlb/tlb_s_cnt[3]_i_411/O
                         net (fo=1, routed)           0.000     2.842    tlb/tlb_s_cnt[3]_i_411_n_0
    SLICE_X74Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     3.416 r  tlb/tlb_s_cnt_reg[3]_i_207/CO[2]
                         net (fo=1, routed)           0.824     4.240    tlb/cond[13]_30
    SLICE_X81Y108        LUT5 (Prop_lut5_I4_O)        0.310     4.550 r  tlb/tlb_s_cnt[3]_i_93/O
                         net (fo=61, routed)          1.022     5.572    tlb/match1_13
    SLICE_X84Y109        LUT4 (Prop_lut4_I3_O)        0.150     5.722 r  tlb/tlb_s_cnt[3]_i_73/O
                         net (fo=2, routed)           0.785     6.507    tlb/tlb_s_cnt[3]_i_73_n_0
    SLICE_X81Y112        LUT4 (Prop_lut4_I0_O)        0.328     6.835 r  tlb/tlb_s_cnt[3]_i_77/O
                         net (fo=18, routed)          1.392     8.228    tlb/tlb_s_cnt[3]_i_77_n_0
    SLICE_X82Y104        LUT6 (Prop_lut6_I2_O)        0.124     8.352 r  tlb/tlb_s_cnt[3]_i_29/O
                         net (fo=1, routed)           0.000     8.352    tlb/tlb_s_cnt[3]_i_29_n_0
    SLICE_X82Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  tlb/tlb_s_cnt_reg[3]_i_13/O
                         net (fo=10, routed)          0.807     9.375    tlb/s1_ps[4]
    SLICE_X84Y103        LUT6 (Prop_lut6_I1_O)        0.299     9.674 r  tlb/tlb_s_cnt[3]_i_344/O
                         net (fo=2, routed)           0.974    10.648    tlb/tlb_s_cnt[3]_i_344_n_0
    SLICE_X80Y105        LUT3 (Prop_lut3_I1_O)        0.124    10.772 r  tlb/tlb_s_cnt[3]_i_182/O
                         net (fo=1, routed)           0.000    10.772    tlb/tlb_s_cnt[3]_i_182_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.285 r  tlb/tlb_s_cnt_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    11.285    tlb/tlb_s_cnt_reg[3]_i_85_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.514 f  tlb/tlb_s_cnt_reg[3]_i_30/CO[2]
                         net (fo=1, routed)           0.802    12.316    s1_error7
    SLICE_X86Y106        LUT3 (Prop_lut3_I2_O)        0.338    12.654 f  tlb_s_cnt[3]_i_15/O
                         net (fo=1, routed)           0.283    12.937    tlb/test_error_reg_1
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.332    13.269 f  tlb/tlb_s_cnt[3]_i_5/O
                         net (fo=3, routed)           0.367    13.636    tlb/s1_error
    SLICE_X87Y106        LUT4 (Prop_lut4_I1_O)        0.124    13.760 r  tlb/tlb_s_test_ok_i_1/O
                         net (fo=1, routed)           0.000    13.760    tlb_n_4
    SLICE_X87Y106        FDRE                                         r  tlb_s_test_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X87Y106        FDRE                                         r  tlb_s_test_ok_reg/C
                         clock pessimism              0.587    19.162    
                         clock uncertainty           -0.084    19.079    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.029    19.108    tlb_s_test_ok_reg
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.221ns (24.533%)  route 6.832ns (75.467%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  tlb_r_cnt_reg[1]/Q
                         net (fo=104, routed)         3.243     2.886    tlb/Q[1]
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.010 r  tlb/tlb_r_cnt[3]_i_128/O
                         net (fo=1, routed)           0.000     3.010    tlb/tlb_r_cnt[3]_i_128_n_0
    SLICE_X76Y114        MUXF7 (Prop_muxf7_I0_O)      0.209     3.219 r  tlb/tlb_r_cnt_reg[3]_i_94/O
                         net (fo=1, routed)           1.180     4.399    tlb/tlb_r_cnt_reg[3]_i_94_n_0
    SLICE_X76Y106        LUT6 (Prop_lut6_I3_O)        0.297     4.696 r  tlb/tlb_r_cnt[3]_i_59/O
                         net (fo=3, routed)           0.831     5.526    tlb/tlb_r_cnt[3]_i_59_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  tlb/tlb_r_cnt[3]_i_33/O
                         net (fo=1, routed)           0.000     5.650    tlb/tlb_r_cnt[3]_i_33_n_0
    SLICE_X77Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.051 r  tlb/tlb_r_cnt_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.051    tlb/tlb_r_cnt_reg[3]_i_14_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.208 f  tlb/tlb_r_cnt_reg[3]_i_7/CO[1]
                         net (fo=1, routed)           0.702     6.910    tlb/r_error13
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.329     7.239 f  tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.405     7.644    tlb/r_error
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.768 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.472     8.240    tlb_r_cnt
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[0]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 10.658    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.221ns (24.533%)  route 6.832ns (75.467%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  tlb_r_cnt_reg[1]/Q
                         net (fo=104, routed)         3.243     2.886    tlb/Q[1]
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.010 r  tlb/tlb_r_cnt[3]_i_128/O
                         net (fo=1, routed)           0.000     3.010    tlb/tlb_r_cnt[3]_i_128_n_0
    SLICE_X76Y114        MUXF7 (Prop_muxf7_I0_O)      0.209     3.219 r  tlb/tlb_r_cnt_reg[3]_i_94/O
                         net (fo=1, routed)           1.180     4.399    tlb/tlb_r_cnt_reg[3]_i_94_n_0
    SLICE_X76Y106        LUT6 (Prop_lut6_I3_O)        0.297     4.696 r  tlb/tlb_r_cnt[3]_i_59/O
                         net (fo=3, routed)           0.831     5.526    tlb/tlb_r_cnt[3]_i_59_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  tlb/tlb_r_cnt[3]_i_33/O
                         net (fo=1, routed)           0.000     5.650    tlb/tlb_r_cnt[3]_i_33_n_0
    SLICE_X77Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.051 r  tlb/tlb_r_cnt_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.051    tlb/tlb_r_cnt_reg[3]_i_14_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.208 f  tlb/tlb_r_cnt_reg[3]_i_7/CO[1]
                         net (fo=1, routed)           0.702     6.910    tlb/r_error13
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.329     7.239 f  tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.405     7.644    tlb/r_error
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.768 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.472     8.240    tlb_r_cnt
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 10.658    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.221ns (24.533%)  route 6.832ns (75.467%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  tlb_r_cnt_reg[1]/Q
                         net (fo=104, routed)         3.243     2.886    tlb/Q[1]
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.010 r  tlb/tlb_r_cnt[3]_i_128/O
                         net (fo=1, routed)           0.000     3.010    tlb/tlb_r_cnt[3]_i_128_n_0
    SLICE_X76Y114        MUXF7 (Prop_muxf7_I0_O)      0.209     3.219 r  tlb/tlb_r_cnt_reg[3]_i_94/O
                         net (fo=1, routed)           1.180     4.399    tlb/tlb_r_cnt_reg[3]_i_94_n_0
    SLICE_X76Y106        LUT6 (Prop_lut6_I3_O)        0.297     4.696 r  tlb/tlb_r_cnt[3]_i_59/O
                         net (fo=3, routed)           0.831     5.526    tlb/tlb_r_cnt[3]_i_59_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  tlb/tlb_r_cnt[3]_i_33/O
                         net (fo=1, routed)           0.000     5.650    tlb/tlb_r_cnt[3]_i_33_n_0
    SLICE_X77Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.051 r  tlb/tlb_r_cnt_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.051    tlb/tlb_r_cnt_reg[3]_i_14_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.208 f  tlb/tlb_r_cnt_reg[3]_i_7/CO[1]
                         net (fo=1, routed)           0.702     6.910    tlb/r_error13
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.329     7.239 f  tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.405     7.644    tlb/r_error
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.768 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.472     8.240    tlb_r_cnt
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[2]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 10.658    

Slack (MET) :             10.658ns  (required time - arrival time)
  Source:                 tlb_r_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.221ns (24.533%)  route 6.832ns (75.467%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.599     3.084    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.401 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.557    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.461 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.648    -0.813    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.357 r  tlb_r_cnt_reg[1]/Q
                         net (fo=104, routed)         3.243     2.886    tlb/Q[1]
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.124     3.010 r  tlb/tlb_r_cnt[3]_i_128/O
                         net (fo=1, routed)           0.000     3.010    tlb/tlb_r_cnt[3]_i_128_n_0
    SLICE_X76Y114        MUXF7 (Prop_muxf7_I0_O)      0.209     3.219 r  tlb/tlb_r_cnt_reg[3]_i_94/O
                         net (fo=1, routed)           1.180     4.399    tlb/tlb_r_cnt_reg[3]_i_94_n_0
    SLICE_X76Y106        LUT6 (Prop_lut6_I3_O)        0.297     4.696 r  tlb/tlb_r_cnt[3]_i_59/O
                         net (fo=3, routed)           0.831     5.526    tlb/tlb_r_cnt[3]_i_59_n_0
    SLICE_X77Y105        LUT3 (Prop_lut3_I0_O)        0.124     5.650 r  tlb/tlb_r_cnt[3]_i_33/O
                         net (fo=1, routed)           0.000     5.650    tlb/tlb_r_cnt[3]_i_33_n_0
    SLICE_X77Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.051 r  tlb/tlb_r_cnt_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.051    tlb/tlb_r_cnt_reg[3]_i_14_n_0
    SLICE_X77Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.208 f  tlb/tlb_r_cnt_reg[3]_i_7/CO[1]
                         net (fo=1, routed)           0.702     6.910    tlb/r_error13
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.329     7.239 f  tlb/tlb_r_cnt[3]_i_3/O
                         net (fo=3, routed)           0.405     7.644    tlb/r_error
    SLICE_X87Y107        LUT6 (Prop_lut6_I4_O)        0.124     7.768 r  tlb/tlb_r_cnt[3]_i_1/O
                         net (fo=4, routed)           0.472     8.240    tlb_r_cnt
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.512    22.926    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729    15.197 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.957    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         1.527    18.575    clk_g
    SLICE_X87Y105        FDRE                                         r  tlb_r_cnt_reg[3]/C
                         clock pessimism              0.612    19.187    
                         clock uncertainty           -0.084    19.104    
    SLICE_X87Y105        FDRE (Setup_fdre_C_CE)      -0.205    18.899    tlb_r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.899    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 10.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 scan_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.892%)  route 0.162ns (46.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.568    -0.610    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  scan_data_reg[1]/Q
                         net (fo=7, routed)           0.162    -0.307    scan_data_reg_n_0_[1]
    SLICE_X89Y119        LUT4 (Prop_lut4_I3_O)        0.048    -0.259 r  num_a_g[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    num_a_g[1]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.834    -0.844    clk_g
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[1]/C
                         clock pessimism              0.246    -0.598    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107    -0.491    num_a_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tlb_r_test_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tlb_r_test_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.827%)  route 0.152ns (42.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.574    -0.604    clk_g
    SLICE_X88Y106        FDRE                                         r  tlb_r_test_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  tlb_r_test_ok_reg/Q
                         net (fo=4, routed)           0.152    -0.288    tlb/tlb_r_test_ok
    SLICE_X88Y106        LUT6 (Prop_lut6_I5_O)        0.045    -0.243 r  tlb/tlb_r_test_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.243    tlb_n_6
    SLICE_X88Y106        FDRE                                         r  tlb_r_test_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.844    -0.834    clk_g
    SLICE_X88Y106        FDRE                                         r  tlb_r_test_ok_reg/C
                         clock pessimism              0.230    -0.604    
    SLICE_X88Y106        FDRE (Hold_fdre_C_D)         0.121    -0.483    tlb_r_test_ok_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 scan_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.192ns (53.030%)  route 0.170ns (46.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.568    -0.610    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  scan_data_reg[0]/Q
                         net (fo=7, routed)           0.170    -0.299    scan_data_reg_n_0_[0]
    SLICE_X89Y119        LUT4 (Prop_lut4_I3_O)        0.051    -0.248 r  num_a_g[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    num_a_g[4]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.834    -0.844    clk_g
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[4]/C
                         clock pessimism              0.246    -0.598    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107    -0.491    num_a_g_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 scan_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.568    -0.610    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  scan_data_reg[1]/Q
                         net (fo=7, routed)           0.162    -0.307    scan_data_reg_n_0_[1]
    SLICE_X89Y119        LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  num_a_g[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    num_a_g[0]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.834    -0.844    clk_g
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[0]/C
                         clock pessimism              0.246    -0.598    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.091    -0.507    num_a_g_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.160%)  route 0.144ns (40.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.567    -0.611    clk_g
    SLICE_X88Y118        FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  count_reg[17]/Q
                         net (fo=13, routed)          0.144    -0.303    sel0[0]
    SLICE_X89Y117        LUT6 (Prop_lut6_I3_O)        0.045    -0.258 r  scan_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    scan_data[3]
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.836    -0.842    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[3]/C
                         clock pessimism              0.246    -0.596    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.092    -0.504    scan_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 scan_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.238%)  route 0.170ns (47.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.568    -0.610    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  scan_data_reg[0]/Q
                         net (fo=7, routed)           0.170    -0.299    scan_data_reg_n_0_[0]
    SLICE_X89Y119        LUT4 (Prop_lut4_I3_O)        0.045    -0.254 r  num_a_g[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    num_a_g[3]_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.834    -0.844    clk_g
    SLICE_X89Y119        FDRE                                         r  num_a_g_reg[3]/C
                         clock pessimism              0.246    -0.598    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.092    -0.506    num_a_g_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.570    -0.608    clk_g
    SLICE_X88Y115        FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.330    count_reg_n_0_[6]
    SLICE_X88Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.220 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.220    count_reg[4]_i_1_n_5
    SLICE_X88Y115        FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.838    -0.840    clk_g
    SLICE_X88Y115        FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.232    -0.608    
    SLICE_X88Y115        FDRE (Hold_fdre_C_D)         0.134    -0.474    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.569    -0.609    clk_g
    SLICE_X88Y116        FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.331    count_reg_n_0_[10]
    SLICE_X88Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.221 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.221    count_reg[8]_i_1_n_5
    SLICE_X88Y116        FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.837    -0.841    clk_g
    SLICE_X88Y116        FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.232    -0.609    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.134    -0.475    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.568    -0.610    clk_g
    SLICE_X88Y117        FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.332    count_reg_n_0_[14]
    SLICE_X88Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.222 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.222    count_reg[12]_i_1_n_5
    SLICE_X88Y117        FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.836    -0.842    clk_g
    SLICE_X88Y117        FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.232    -0.610    
    SLICE_X88Y117        FDRE (Hold_fdre_C_D)         0.134    -0.476    count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scan_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.525%)  route 0.154ns (42.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.559     0.812    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.748 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.204    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.567    -0.611    clk_g
    SLICE_X88Y118        FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  count_reg[18]/Q
                         net (fo=13, routed)          0.154    -0.293    sel0[1]
    SLICE_X89Y117        LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  scan_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    scan_data[2]
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.613     1.054    clk_pll/inst/clk_in1_clk_pll
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.301 r  clk_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.707    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.678 r  clk_pll/inst/clkout1_buf/O
                         net (fo=386, routed)         0.836    -0.842    clk_g
    SLICE_X89Y117        FDRE                                         r  scan_data_reg[2]/C
                         clock pessimism              0.246    -0.596    
    SLICE_X89Y117        FDRE (Hold_fdre_C_D)         0.092    -0.504    scan_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y114    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y119    num_a_g_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X89Y119    num_a_g_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X78Y121    num_csn_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X78Y121    num_csn_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X78Y121    num_csn_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X78Y121    num_csn_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X88Y121    num_csn_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y106    tlb/gen_tlb[14].tlb_vppn_reg[14][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y106    tlb/gen_tlb[14].tlb_vppn_reg[14][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y108    tlb/gen_tlb[15].tlb_g_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y109    tlb/gen_tlb[15].tlb_vppn_reg[15][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y109    tlb/gen_tlb[15].tlb_vppn_reg[15][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X75Y101    tlb/gen_tlb[1].tlb_ppn1_reg[3][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y102    tlb/gen_tlb[1].tlb_ppn1_reg[4][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y104    tlb/gen_tlb[1].tlb_ppn1_reg[5][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X74Y103    tlb/gen_tlb[1].tlb_ppn1_reg[6][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X75Y103    tlb/gen_tlb[1].tlb_ppn1_reg[7][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y119    num_a_g_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y119    num_a_g_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y121    num_csn_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X78Y121    num_csn_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y121    num_csn_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_pll/inst/mmcm_adv_inst/CLKFBOUT



