// Seed: 2126818920
module module_0;
  wire id_1;
  assign id_2 = id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_4, id_5;
  assign id_4 = -1;
  integer id_6 (
      .id_0(id_4 - id_1),
      .id_1(""),
      .id_2(-1 - -1),
      .id_3(1),
      .id_4(-1),
      .id_5(1'd0),
      .id_6(id_4)
  );
  assign id_2 = id_5;
  wire id_7, id_8, id_9;
  reg id_10 = id_2;
  always id_4 = new;
  module_0 modCall_1 ();
endmodule
