Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 71e0261fd8cc44eda64e9be2c5e7b35d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PROMSim_behav xil_defaultlib.PROMSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PROM [prom_default]
Compiling architecture behavioral of entity xil_defaultlib.promsim
Built simulation snapshot PROMSim_behav
