
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -1445.65

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -29.68

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -29.68

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
  79.50 source latency u0.w[3][3]$_DFF_P_/CLK ^
 -67.53 target latency sa30_sr[5]$_DFF_P_/CLK ^
  -1.23 CRPR
--------------
  10.74 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         80.00   80.00 v input external delay
     1    1.26    0.00    0.00   80.00 v ld (in)
                                         ld (net)
                  0.18    0.06   80.06 v input129/A (BUFx4f_ASAP7_75t_R)
     5    7.59   14.51   13.20   93.26 v input129/Y (BUFx4f_ASAP7_75t_R)
                                         net195 (net)
                 16.87    3.03   96.28 v ld_r$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 96.28   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.99    4.41    4.41 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     2    8.70    8.67   16.61   21.02 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.33    1.20   22.23 ^ clkbuf_1_1__f_clk/A (BUFx16f_ASAP7_75t_R)
    11   43.23   27.54   21.00   43.22 ^ clkbuf_1_1__f_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 29.98    4.33   47.56 ^ clkbuf_leaf_0_clk/A (BUFx24_ASAP7_75t_R)
    50   33.69   20.59   28.38   75.94 ^ clkbuf_leaf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_0_clk (net)
                 20.60    0.33   76.27 ^ ld_r$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   76.27   clock reconvergence pessimism
                         12.58   88.84   library hold time
                                 88.84   data required time
-----------------------------------------------------------------------------
                                 88.84   data required time
                                -96.28   data arrival time
-----------------------------------------------------------------------------
                                  7.44   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa11_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.99    4.41    4.41 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     2    8.70    8.67   16.61   21.02 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.17    1.04   22.06 ^ clkbuf_1_0__f_clk/A (BUFx16f_ASAP7_75t_R)
    11   43.59   27.65   20.81   42.87 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 30.59    4.73   47.60 ^ clkbuf_leaf_11_clk/A (BUFx24_ASAP7_75t_R)
    51   33.60   20.49   28.59   76.20 ^ clkbuf_leaf_11_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_11_clk (net)
                 20.55    0.63   76.83 ^ sa11_sr[0]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    2.83   20.68   48.18  125.01 v sa11_sr[0]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00772_ (net)
                 20.68    0.12  125.13 v _19693_/A (BUFx12f_ASAP7_75t_R)
     4    4.88    6.55   16.57  141.70 v _19693_/Y (BUFx12f_ASAP7_75t_R)
                                         _11358_ (net)
                  6.81    0.65  142.35 v _19694_/B (XOR2x2_ASAP7_75t_R)
     3    5.32   23.93   35.07  177.42 ^ _19694_/Y (XOR2x2_ASAP7_75t_R)
                                         _11359_ (net)
                 23.99    0.68  178.09 ^ _22707_/B (XOR2x1_ASAP7_75t_R)
     1    1.19   16.04   21.48  199.57 ^ _22707_/Y (XOR2x1_ASAP7_75t_R)
                                         _14316_ (net)
                 16.04    0.02  199.59 ^ _22711_/B (NOR2x1_ASAP7_75t_R)
     1    1.29   13.08   11.17  210.76 v _22711_/Y (NOR2x1_ASAP7_75t_R)
                                         _14320_ (net)
                 13.08    0.02  210.78 v _22717_/A1 (OAI21x1_ASAP7_75t_R)
     2    3.09   24.36   16.10  226.88 ^ _22717_/Y (OAI21x1_ASAP7_75t_R)
                                         _14326_ (net)
                 24.39    0.54  227.42 ^ _22786_/B (XNOR2x2_ASAP7_75t_R)
     8    9.93   34.28   46.51  273.92 v _22786_/Y (XNOR2x2_ASAP7_75t_R)
                                         _14390_ (net)
                 34.31    0.62  274.55 v _22938_/A (BUFx6f_ASAP7_75t_R)
     8   11.00   14.23   23.51  298.05 v _22938_/Y (BUFx6f_ASAP7_75t_R)
                                         _15887_ (net)
                 14.27    0.42  298.47 v _31309_/B (HAxp5_ASAP7_75t_R)
     3    4.84   59.94   32.48  330.95 ^ _31309_/CON (HAxp5_ASAP7_75t_R)
                                         _00543_ (net)
     1    0.72   19.67   16.32  347.27 v _31309_/SN (HAxp5_ASAP7_75t_R)
                                         _00544_ (net)
                 19.67    0.00  347.27 v rebuffer15/A (BUFx3_ASAP7_75t_R)
     3    3.38    9.31   18.84  366.11 v rebuffer15/Y (BUFx3_ASAP7_75t_R)
                                         net468 (net)
                  9.31    0.05  366.15 v rebuffer16/A (BUFx6f_ASAP7_75t_R)
     2    4.03    6.81   13.77  379.92 v rebuffer16/Y (BUFx6f_ASAP7_75t_R)
                                         net469 (net)
                  6.81    0.03  379.96 v _22895_/A (INVx4_ASAP7_75t_R)
     3    4.26    8.50    6.46  386.42 ^ _22895_/Y (INVx4_ASAP7_75t_R)
                                         _14499_ (net)
                  8.50    0.02  386.44 ^ _22896_/B (OAI21x1_ASAP7_75t_R)
     8    9.42   53.63   24.61  411.05 v _22896_/Y (OAI21x1_ASAP7_75t_R)
                                         _14500_ (net)
                 53.70    1.13  412.18 v _23088_/A (INVx2_ASAP7_75t_R)
     2    3.33   21.97   17.81  429.99 ^ _23088_/Y (INVx2_ASAP7_75t_R)
                                         _14689_ (net)
                 21.97    0.03  430.02 ^ _23223_/B (NAND2x2_ASAP7_75t_R)
     3    3.11   14.52   12.16  442.18 v _23223_/Y (NAND2x2_ASAP7_75t_R)
                                         _14822_ (net)
                 14.52    0.09  442.27 v _23224_/B (NAND2x1_ASAP7_75t_R)
     1    1.28   18.73   12.02  454.29 ^ _23224_/Y (NAND2x1_ASAP7_75t_R)
                                         _14823_ (net)
                 18.73    0.01  454.30 ^ _23225_/A1 (OAI21x1_ASAP7_75t_R)
     1    1.17   12.45    8.60  462.90 v _23225_/Y (OAI21x1_ASAP7_75t_R)
                                         _14824_ (net)
                 12.45    0.02  462.92 v _23228_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.30   16.93   10.83  473.75 ^ _23228_/Y (OAI21x1_ASAP7_75t_R)
                                         _14827_ (net)
                 16.93    0.01  473.77 ^ _23229_/A1 (OAI21x1_ASAP7_75t_R)
     1    1.32   14.99    8.78  482.55 v _23229_/Y (OAI21x1_ASAP7_75t_R)
                                         _14828_ (net)
                 14.99    0.03  482.58 v _23258_/A1 (OAI22x1_ASAP7_75t_R)
     1    1.52   21.24   11.64  494.22 ^ _23258_/Y (OAI22x1_ASAP7_75t_R)
                                         _00076_ (net)
                 21.25    0.18  494.40 ^ sa10_sr[4]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                494.40   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.98    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                 12.34    3.89  403.89 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     2    7.38    7.87   15.90  419.80 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  8.25    0.84  420.63 ^ clkbuf_1_0__f_clk/A (BUFx16f_ASAP7_75t_R)
    11   36.98   24.08   19.66  440.30 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 24.61    2.06  442.35 ^ clkbuf_leaf_16_clk/A (BUFx24_ASAP7_75t_R)
    51   28.57   18.18   26.15  468.50 ^ clkbuf_leaf_16_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_16_clk (net)
                 18.24    0.61  469.11 ^ sa10_sr[4]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          2.58  471.69   clock reconvergence pessimism
                         -6.96  464.73   library setup time
                                464.73   data required time
-----------------------------------------------------------------------------
                                464.73   data required time
                               -494.40   data arrival time
-----------------------------------------------------------------------------
                                -29.68   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa11_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.64    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                 13.99    4.41    4.41 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     2    8.70    8.67   16.61   21.02 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.17    1.04   22.06 ^ clkbuf_1_0__f_clk/A (BUFx16f_ASAP7_75t_R)
    11   43.59   27.65   20.81   42.87 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 30.59    4.73   47.60 ^ clkbuf_leaf_11_clk/A (BUFx24_ASAP7_75t_R)
    51   33.60   20.49   28.59   76.20 ^ clkbuf_leaf_11_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_11_clk (net)
                 20.55    0.63   76.83 ^ sa11_sr[0]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
     1    2.83   20.68   48.18  125.01 v sa11_sr[0]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _00772_ (net)
                 20.68    0.12  125.13 v _19693_/A (BUFx12f_ASAP7_75t_R)
     4    4.88    6.55   16.57  141.70 v _19693_/Y (BUFx12f_ASAP7_75t_R)
                                         _11358_ (net)
                  6.81    0.65  142.35 v _19694_/B (XOR2x2_ASAP7_75t_R)
     3    5.32   23.93   35.07  177.42 ^ _19694_/Y (XOR2x2_ASAP7_75t_R)
                                         _11359_ (net)
                 23.99    0.68  178.09 ^ _22707_/B (XOR2x1_ASAP7_75t_R)
     1    1.19   16.04   21.48  199.57 ^ _22707_/Y (XOR2x1_ASAP7_75t_R)
                                         _14316_ (net)
                 16.04    0.02  199.59 ^ _22711_/B (NOR2x1_ASAP7_75t_R)
     1    1.29   13.08   11.17  210.76 v _22711_/Y (NOR2x1_ASAP7_75t_R)
                                         _14320_ (net)
                 13.08    0.02  210.78 v _22717_/A1 (OAI21x1_ASAP7_75t_R)
     2    3.09   24.36   16.10  226.88 ^ _22717_/Y (OAI21x1_ASAP7_75t_R)
                                         _14326_ (net)
                 24.39    0.54  227.42 ^ _22786_/B (XNOR2x2_ASAP7_75t_R)
     8    9.93   34.28   46.51  273.92 v _22786_/Y (XNOR2x2_ASAP7_75t_R)
                                         _14390_ (net)
                 34.31    0.62  274.55 v _22938_/A (BUFx6f_ASAP7_75t_R)
     8   11.00   14.23   23.51  298.05 v _22938_/Y (BUFx6f_ASAP7_75t_R)
                                         _15887_ (net)
                 14.27    0.42  298.47 v _31309_/B (HAxp5_ASAP7_75t_R)
     3    4.84   59.94   32.48  330.95 ^ _31309_/CON (HAxp5_ASAP7_75t_R)
                                         _00543_ (net)
     1    0.72   19.67   16.32  347.27 v _31309_/SN (HAxp5_ASAP7_75t_R)
                                         _00544_ (net)
                 19.67    0.00  347.27 v rebuffer15/A (BUFx3_ASAP7_75t_R)
     3    3.38    9.31   18.84  366.11 v rebuffer15/Y (BUFx3_ASAP7_75t_R)
                                         net468 (net)
                  9.31    0.05  366.15 v rebuffer16/A (BUFx6f_ASAP7_75t_R)
     2    4.03    6.81   13.77  379.92 v rebuffer16/Y (BUFx6f_ASAP7_75t_R)
                                         net469 (net)
                  6.81    0.03  379.96 v _22895_/A (INVx4_ASAP7_75t_R)
     3    4.26    8.50    6.46  386.42 ^ _22895_/Y (INVx4_ASAP7_75t_R)
                                         _14499_ (net)
                  8.50    0.02  386.44 ^ _22896_/B (OAI21x1_ASAP7_75t_R)
     8    9.42   53.63   24.61  411.05 v _22896_/Y (OAI21x1_ASAP7_75t_R)
                                         _14500_ (net)
                 53.70    1.13  412.18 v _23088_/A (INVx2_ASAP7_75t_R)
     2    3.33   21.97   17.81  429.99 ^ _23088_/Y (INVx2_ASAP7_75t_R)
                                         _14689_ (net)
                 21.97    0.03  430.02 ^ _23223_/B (NAND2x2_ASAP7_75t_R)
     3    3.11   14.52   12.16  442.18 v _23223_/Y (NAND2x2_ASAP7_75t_R)
                                         _14822_ (net)
                 14.52    0.09  442.27 v _23224_/B (NAND2x1_ASAP7_75t_R)
     1    1.28   18.73   12.02  454.29 ^ _23224_/Y (NAND2x1_ASAP7_75t_R)
                                         _14823_ (net)
                 18.73    0.01  454.30 ^ _23225_/A1 (OAI21x1_ASAP7_75t_R)
     1    1.17   12.45    8.60  462.90 v _23225_/Y (OAI21x1_ASAP7_75t_R)
                                         _14824_ (net)
                 12.45    0.02  462.92 v _23228_/A2 (OAI21x1_ASAP7_75t_R)
     1    1.30   16.93   10.83  473.75 ^ _23228_/Y (OAI21x1_ASAP7_75t_R)
                                         _14827_ (net)
                 16.93    0.01  473.77 ^ _23229_/A1 (OAI21x1_ASAP7_75t_R)
     1    1.32   14.99    8.78  482.55 v _23229_/Y (OAI21x1_ASAP7_75t_R)
                                         _14828_ (net)
                 14.99    0.03  482.58 v _23258_/A1 (OAI22x1_ASAP7_75t_R)
     1    1.52   21.24   11.64  494.22 ^ _23258_/Y (OAI22x1_ASAP7_75t_R)
                                         _00076_ (net)
                 21.25    0.18  494.40 ^ sa10_sr[4]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                494.40   data arrival time

                        400.00  400.00   clock clk (rise edge)
                          0.00  400.00   clock source latency
     1    7.98    0.00    0.00  400.00 ^ clk (in)
                                         clk (net)
                 12.34    3.89  403.89 ^ clkbuf_0_clk/A (BUFx16f_ASAP7_75t_R)
     2    7.38    7.87   15.90  419.80 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  8.25    0.84  420.63 ^ clkbuf_1_0__f_clk/A (BUFx16f_ASAP7_75t_R)
    11   36.98   24.08   19.66  440.30 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 24.61    2.06  442.35 ^ clkbuf_leaf_16_clk/A (BUFx24_ASAP7_75t_R)
    51   28.57   18.18   26.15  468.50 ^ clkbuf_leaf_16_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_leaf_16_clk (net)
                 18.24    0.61  469.11 ^ sa10_sr[4]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          2.58  471.69   clock reconvergence pessimism
                         -6.96  464.73   library setup time
                                464.73   data required time
-----------------------------------------------------------------------------
                                464.73   data required time
                               -494.40   data arrival time
-----------------------------------------------------------------------------
                                -29.68   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
172.42779541015625

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5388

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.4780654013156891

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0207

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 105

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa11_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  21.02   21.02 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  21.85   42.87 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
  33.32   76.20 ^ clkbuf_leaf_11_clk/Y (BUFx24_ASAP7_75t_R)
   0.63   76.83 ^ sa11_sr[0]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  48.18  125.01 v sa11_sr[0]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  16.69  141.70 v _19693_/Y (BUFx12f_ASAP7_75t_R)
  35.72  177.42 ^ _19694_/Y (XOR2x2_ASAP7_75t_R)
  22.15  199.57 ^ _22707_/Y (XOR2x1_ASAP7_75t_R)
  11.19  210.76 v _22711_/Y (NOR2x1_ASAP7_75t_R)
  16.11  226.88 ^ _22717_/Y (OAI21x1_ASAP7_75t_R)
  47.04  273.92 v _22786_/Y (XNOR2x2_ASAP7_75t_R)
  24.13  298.05 v _22938_/Y (BUFx6f_ASAP7_75t_R)
  32.89  330.95 ^ _31309_/CON (HAxp5_ASAP7_75t_R)
  16.32  347.27 v _31309_/SN (HAxp5_ASAP7_75t_R)
  18.84  366.11 v rebuffer15/Y (BUFx3_ASAP7_75t_R)
  13.81  379.92 v rebuffer16/Y (BUFx6f_ASAP7_75t_R)
   6.50  386.42 ^ _22895_/Y (INVx4_ASAP7_75t_R)
  24.63  411.05 v _22896_/Y (OAI21x1_ASAP7_75t_R)
  18.94  429.99 ^ _23088_/Y (INVx2_ASAP7_75t_R)
  12.19  442.18 v _23223_/Y (NAND2x2_ASAP7_75t_R)
  12.11  454.29 ^ _23224_/Y (NAND2x1_ASAP7_75t_R)
   8.61  462.90 v _23225_/Y (OAI21x1_ASAP7_75t_R)
  10.85  473.75 ^ _23228_/Y (OAI21x1_ASAP7_75t_R)
   8.80  482.55 v _23229_/Y (OAI21x1_ASAP7_75t_R)
  11.67  494.22 ^ _23258_/Y (OAI22x1_ASAP7_75t_R)
   0.18  494.40 ^ sa10_sr[4]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
         494.40   data arrival time

 400.00  400.00   clock clk (rise edge)
   0.00  400.00   clock source latency
   0.00  400.00 ^ clk (in)
  19.80  419.80 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  20.50  440.30 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
  28.21  468.50 ^ clkbuf_leaf_16_clk/Y (BUFx24_ASAP7_75t_R)
   0.61  469.11 ^ sa10_sr[4]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
   2.58  471.69   clock reconvergence pessimism
  -6.96  464.73   library setup time
         464.73   data required time
---------------------------------------------------------
         464.73   data required time
        -494.40   data arrival time
---------------------------------------------------------
         -29.68   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: text_out[77]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  19.80   19.80 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  20.50   40.30 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
  29.39   69.68 ^ clkbuf_leaf_17_clk/Y (BUFx24_ASAP7_75t_R)
   0.15   69.84 ^ u0.w[1][13]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  45.24  115.08 ^ u0.w[1][13]$_DFF_P_/QN (DFFHQNx2_ASAP7_75t_R)
  10.46  125.53 v _30685_/Y (XOR2x1_ASAP7_75t_R)
   0.02  125.55 v text_out[77]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
         125.55   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  21.02   21.02 ^ clkbuf_0_clk/Y (BUFx16f_ASAP7_75t_R)
  21.85   42.87 ^ clkbuf_1_0__f_clk/Y (BUFx16f_ASAP7_75t_R)
  33.32   76.20 ^ clkbuf_leaf_11_clk/Y (BUFx24_ASAP7_75t_R)
   1.47   77.66 ^ text_out[77]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.58   75.09   clock reconvergence pessimism
  11.36   86.45   library hold time
          86.45   data required time
---------------------------------------------------------
          86.45   data required time
        -125.55   data arrival time
---------------------------------------------------------
          39.10   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
73.9448

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
76.2673

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
494.4015

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-29.6763

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-6.002470

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.74e-03   1.19e-03   1.06e-07   5.93e-03   4.1%
Combinational          5.31e-02   8.26e-02   1.27e-06   1.36e-01  94.5%
Clock                  9.62e-04   1.03e-03   1.65e-08   1.99e-03   1.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.88e-02   8.49e-02   1.39e-06   1.44e-01 100.0%
                          40.9%      59.1%       0.0%
