
/* ============================================================================
 *
 *            TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION
 *
 *  Property of Texas Instruments
 *  For Unrestricted Internal Use Only
 *  Unauthorized reproduction and/or distribution is strictly prohibited.
 *  This product is protected under copyright law and trade secret law
 *  as an unpublished work.
 *  Created 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved.
 *
 */

/**
 *  @Component:   EDEN_TEST_DONE
 *
 *  @Filename:    eden_test_done_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
 *//* ====================================================================== */

#ifndef __EDEN_TEST_DONE_CRED_H
#define __EDEN_TEST_DONE_CRED_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
 * Instance GEM_TEST_DONE of component EDEN_TEST_DONE mapped in EDEN at address 0x8032200
 * Instance EVE_TEST_DONE of component EDEN_TEST_DONE mapped in EDEN at address 0x8032800
 */

 /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
 *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

/*
 *  List of Register arrays for component EDEN_TEST_DONE
 *
 */


/*
 *  List of bundle arrays for component EDEN_TEST_DONE
 *
 */

/*
 *  List of bundles for component EDEN_TEST_DONE
 *
 */


/*
 * List of registers for component EDEN_TEST_DONE
 *
 */

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE1                              0x0ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED1
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED1                            0x4ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE2                              0x10ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED2
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED2                            0x14ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE3                              0x20ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED3
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED3                            0x24ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE4
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE4                              0x30ul

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED4
 *
 * @BRIEF        Register description is not available
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED4                            0x34ul


/*
 * List of register bitfields for component EDEN_TEST_DONE
 *
 */
 
/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE1__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE1__RSVD                   BITFIELD(31, 1)
#define EDEN_TEST_DONE__DONE1__RSVD__POS              1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE1__DONE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE1__DONE                   BITFIELD(0, 0)
#define EDEN_TEST_DONE__DONE1__DONE__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED1__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED1__RSVD                 BITFIELD(31, 1)
#define EDEN_TEST_DONE__PASSED1__RSVD__POS            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED1__PASSED   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED1__PASSED               BITFIELD(0, 0)
#define EDEN_TEST_DONE__PASSED1__PASSED__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE2__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE2__RSVD                   BITFIELD(31, 1)
#define EDEN_TEST_DONE__DONE2__RSVD__POS              1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE2__DONE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE2__DONE                   BITFIELD(0, 0)
#define EDEN_TEST_DONE__DONE2__DONE__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED2__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED2__RSVD                 BITFIELD(31, 1)
#define EDEN_TEST_DONE__PASSED2__RSVD__POS            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED2__PASSED   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED2__PASSED               BITFIELD(0, 0)
#define EDEN_TEST_DONE__PASSED2__PASSED__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE3__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE3__RSVD                   BITFIELD(31, 1)
#define EDEN_TEST_DONE__DONE3__RSVD__POS              1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE3__DONE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE3__DONE                   BITFIELD(0, 0)
#define EDEN_TEST_DONE__DONE3__DONE__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED3__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED3__RSVD                 BITFIELD(31, 1)
#define EDEN_TEST_DONE__PASSED3__RSVD__POS            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED3__PASSED   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED3__PASSED               BITFIELD(0, 0)
#define EDEN_TEST_DONE__PASSED3__PASSED__POS          0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE4__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE4__RSVD                   BITFIELD(31, 1)
#define EDEN_TEST_DONE__DONE4__RSVD__POS              1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__DONE4__DONE   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__DONE4__DONE                   BITFIELD(0, 0)
#define EDEN_TEST_DONE__DONE4__DONE__POS              0

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED4__RSVD   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED4__RSVD                 BITFIELD(31, 1)
#define EDEN_TEST_DONE__PASSED4__RSVD__POS            1

/*-------------------------------------------------------------------------*//**
 * @DEFINITION   EDEN_TEST_DONE__PASSED4__PASSED   
 *
 * @BRIEF        Bitfield description is not available - (RW) 
 *
 *//*------------------------------------------------------------------------ */
#define EDEN_TEST_DONE__PASSED4__PASSED               BITFIELD(0, 0)
#define EDEN_TEST_DONE__PASSED4__PASSED__POS          0


/*
 * List of register bitfields values for component EDEN_TEST_DONE
 *
 */


#ifdef __cplusplus
}
#endif
#endif  /* __EDEN_TEST_DONE_CRED_H */
 
