# Generated by Yosys 0.47 (git sha1 647d61dd9, clang++ 18.1.3 -fPIC -O3)
autoidx 664
attribute \blackbox 1
module \avsddac
  wire width 10 input 1 \D
  wire output 2 \OUT
  wire input 6 \VDDA
  wire input 3 \VREFH
  wire input 4 \VREFL
  wire input 5 \VSSA
end
attribute \blackbox 1
module \avsdpll
  wire output 1 \CLK
  wire input 3 \ENb_CP
  wire input 4 \ENb_VCO
  wire input 6 \GND
  wire input 5 \REF
  wire input 2 \VCO_IN
  wire input 7 \VDD
end
attribute \hdlname "clk_gate"
attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.1-36.10"
module \clk_gate
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.42-33.50"
  wire input 2 \free_clk
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.52-33.59"
  wire input 3 \func_en
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.25-33.34"
  wire output 1 \gated_clk
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.69-33.84"
  wire input 5 \gating_override
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/clk_gate.v:33.61-33.67"
  wire input 4 \pwr_en
  connect \gated_clk \free_clk
end
attribute \hdlname "rvmyth"
attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:14.4-315.13"
module \rvmyth
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$662
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$653
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$656
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$659
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[10][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[11][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[12][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[13][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[14][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[15][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Dmem_value_a4[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[10][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[11][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[12][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[13][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[14][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[15][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  wire width 32 $0\CPU_Dmem_value_a5[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Imem_instr_a1[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[10][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[11][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[12][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[13][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[14][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[15][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[16][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[17][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[18][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[19][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[20][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[21][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[22][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[23][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[24][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[25][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[26][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[27][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[28][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[29][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[30][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[31][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\CPU_Xreg_value_a3[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[10][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[11][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[12][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[13][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[14][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[15][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[16][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[17][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[18][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[19][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[20][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[21][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[22][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[23][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[24][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[25][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[26][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[27][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[28][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[29][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[30][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[31][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  wire width 32 $0\CPU_Xreg_value_a4[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[10][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[11][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[12][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[13][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[14][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[15][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[16][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[17][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[18][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[19][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[20][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[21][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[22][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[23][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[24][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[25][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[26][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[27][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[28][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[29][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[30][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[31][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  wire width 32 $0\CPU_Xreg_value_a5[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:443.7-443.78"
  wire width 32 $0\CPU_br_tgt_pc_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:446.7-446.105"
  wire width 32 $0\CPU_dmem_rd_data_a5[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:449.7-449.84"
  wire width 32 $0\CPU_imem_rd_addr_a1[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:452.7-452.68"
  wire $0\CPU_imem_rd_en_a1[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:455.7-455.66"
  wire width 32 $0\CPU_imm_a2[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:456.7-456.66"
  wire width 32 $0\CPU_imm_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:459.7-459.72"
  wire width 32 $0\CPU_inc_pc_a2[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:460.7-460.72"
  wire width 32 $0\CPU_inc_pc_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:463.7-463.60"
  wire $0\CPU_is_add_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:464.7-464.60"
  wire $0\CPU_is_add_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:467.7-467.62"
  wire $0\CPU_is_addi_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:468.7-468.62"
  wire $0\CPU_is_addi_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:471.7-471.60"
  wire $0\CPU_is_and_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:472.7-472.60"
  wire $0\CPU_is_and_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:475.7-475.62"
  wire $0\CPU_is_andi_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:476.7-476.62"
  wire $0\CPU_is_andi_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:479.7-479.64"
  wire $0\CPU_is_auipc_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:480.7-480.64"
  wire $0\CPU_is_auipc_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:483.7-483.60"
  wire $0\CPU_is_beq_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:484.7-484.60"
  wire $0\CPU_is_beq_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:485.7-485.60"
  wire $0\CPU_is_beq_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:486.7-486.60"
  wire $0\CPU_is_beq_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:489.7-489.60"
  wire $0\CPU_is_bge_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:490.7-490.60"
  wire $0\CPU_is_bge_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:491.7-491.60"
  wire $0\CPU_is_bge_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:492.7-492.60"
  wire $0\CPU_is_bge_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:495.7-495.62"
  wire $0\CPU_is_bgeu_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:496.7-496.62"
  wire $0\CPU_is_bgeu_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:497.7-497.62"
  wire $0\CPU_is_bgeu_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:498.7-498.62"
  wire $0\CPU_is_bgeu_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:501.7-501.60"
  wire $0\CPU_is_blt_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:502.7-502.60"
  wire $0\CPU_is_blt_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:503.7-503.60"
  wire $0\CPU_is_blt_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:504.7-504.60"
  wire $0\CPU_is_blt_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:507.7-507.62"
  wire $0\CPU_is_bltu_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:508.7-508.62"
  wire $0\CPU_is_bltu_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:509.7-509.62"
  wire $0\CPU_is_bltu_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:510.7-510.62"
  wire $0\CPU_is_bltu_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:513.7-513.60"
  wire $0\CPU_is_bne_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:514.7-514.60"
  wire $0\CPU_is_bne_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:515.7-515.60"
  wire $0\CPU_is_bne_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:516.7-516.60"
  wire $0\CPU_is_bne_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:519.7-519.60"
  wire $0\CPU_is_jal_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:520.7-520.60"
  wire $0\CPU_is_jal_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:523.7-523.62"
  wire $0\CPU_is_jalr_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:524.7-524.62"
  wire $0\CPU_is_jalr_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:527.7-527.62"
  wire $0\CPU_is_jump_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:528.7-528.62"
  wire $0\CPU_is_jump_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:531.7-531.62"
  wire $0\CPU_is_load_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:532.7-532.62"
  wire $0\CPU_is_load_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:535.7-535.60"
  wire $0\CPU_is_lui_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:536.7-536.60"
  wire $0\CPU_is_lui_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:539.7-539.58"
  wire $0\CPU_is_or_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:540.7-540.58"
  wire $0\CPU_is_or_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:543.7-543.60"
  wire $0\CPU_is_ori_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:544.7-544.60"
  wire $0\CPU_is_ori_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:547.7-547.68"
  wire $0\CPU_is_s_instr_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:548.7-548.68"
  wire $0\CPU_is_s_instr_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:549.7-549.68"
  wire $0\CPU_is_s_instr_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:552.7-552.58"
  wire $0\CPU_is_sb_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:553.7-553.58"
  wire $0\CPU_is_sb_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:554.7-554.58"
  wire $0\CPU_is_sb_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:555.7-555.58"
  wire $0\CPU_is_sb_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:558.7-558.58"
  wire $0\CPU_is_sh_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:559.7-559.58"
  wire $0\CPU_is_sh_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:560.7-560.58"
  wire $0\CPU_is_sh_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:561.7-561.58"
  wire $0\CPU_is_sh_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:564.7-564.60"
  wire $0\CPU_is_sll_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:565.7-565.60"
  wire $0\CPU_is_sll_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:568.7-568.62"
  wire $0\CPU_is_slli_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:569.7-569.62"
  wire $0\CPU_is_slli_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:572.7-572.60"
  wire $0\CPU_is_slt_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:573.7-573.60"
  wire $0\CPU_is_slt_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:576.7-576.62"
  wire $0\CPU_is_slti_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:577.7-577.62"
  wire $0\CPU_is_slti_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:580.7-580.64"
  wire $0\CPU_is_sltiu_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:581.7-581.64"
  wire $0\CPU_is_sltiu_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:584.7-584.62"
  wire $0\CPU_is_sltu_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:585.7-585.62"
  wire $0\CPU_is_sltu_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:588.7-588.60"
  wire $0\CPU_is_sra_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:589.7-589.60"
  wire $0\CPU_is_sra_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:592.7-592.62"
  wire $0\CPU_is_srai_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:593.7-593.62"
  wire $0\CPU_is_srai_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:596.7-596.60"
  wire $0\CPU_is_srl_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:597.7-597.60"
  wire $0\CPU_is_srl_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:600.7-600.62"
  wire $0\CPU_is_srli_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:601.7-601.62"
  wire $0\CPU_is_srli_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:604.7-604.60"
  wire $0\CPU_is_sub_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:605.7-605.60"
  wire $0\CPU_is_sub_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:608.7-608.58"
  wire $0\CPU_is_sw_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:609.7-609.58"
  wire $0\CPU_is_sw_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:610.7-610.58"
  wire $0\CPU_is_sw_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:611.7-611.58"
  wire $0\CPU_is_sw_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:614.7-614.60"
  wire $0\CPU_is_xor_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:615.7-615.60"
  wire $0\CPU_is_xor_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:618.7-618.62"
  wire $0\CPU_is_xori_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:619.7-619.62"
  wire $0\CPU_is_xori_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:622.7-622.82"
  wire width 32 $0\CPU_jalr_tgt_pc_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:625.7-625.64"
  wire width 32 $0\CPU_pc_a1[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:626.7-626.64"
  wire width 32 $0\CPU_pc_a2[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:627.7-627.64"
  wire width 32 $0\CPU_pc_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:630.7-630.81"
  wire width 5 $0\CPU_rd_a2[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:631.7-631.79"
  wire width 5 $0\CPU_rd_a3[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:632.7-632.79"
  wire width 5 $0\CPU_rd_a4[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:633.7-633.79"
  wire width 5 $0\CPU_rd_a5[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:636.7-636.64"
  wire $0\CPU_rd_valid_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:637.7-637.64"
  wire $0\CPU_rd_valid_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:638.7-638.64"
  wire $0\CPU_rd_valid_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:641.7-641.58"
  wire $0\CPU_reset_a1[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:642.7-642.58"
  wire $0\CPU_reset_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:643.7-643.58"
  wire $0\CPU_reset_a3[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:644.7-644.58"
  wire $0\CPU_reset_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:647.7-647.70"
  wire width 4 $0\CPU_result_a4[3:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:650.7-650.84"
  wire width 5 $0\CPU_rs1_a2[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:653.7-653.66"
  wire $0\CPU_rs1_valid_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:656.7-656.84"
  wire width 5 $0\CPU_rs2_a2[4:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:659.7-659.66"
  wire $0\CPU_rs2_valid_a2[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:662.7-662.80"
  wire width 32 $0\CPU_src1_value_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:665.7-665.80"
  wire width 32 $0\CPU_src2_value_a3[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:666.7-666.80"
  wire width 32 $0\CPU_src2_value_a4[31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:669.7-669.58"
  wire $0\CPU_valid_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:672.7-672.68"
  wire $0\CPU_valid_jump_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:673.7-673.68"
  wire $0\CPU_valid_jump_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:676.7-676.68"
  wire $0\CPU_valid_load_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:677.7-677.68"
  wire $0\CPU_valid_load_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:680.7-680.76"
  wire $0\CPU_valid_taken_br_a4[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:681.7-681.76"
  wire $0\CPU_valid_taken_br_a5[0:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:239.7-241.10"
  wire width 10 $0\OUT[9:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[0][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[1][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[2][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[3][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[4][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[5][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[6][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[7][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[8][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $0\instrs[9][31:0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158.42-158.64"
  wire width 32 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158$215_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161.44-161.74"
  wire width 32 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161$216_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173.56-173.86"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$225_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174.42-174.79"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$226_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193.44-193.66"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$246_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194.42-194.55"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$247_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195.43-195.56"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$248_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.66-196.96"
  wire width 64 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$250_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57.39-57.56"
  wire width 32 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57$140_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179.42-179.79"
  wire width 64 $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$231_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180.43-180.73"
  wire width 64 $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$232_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103.33-103.72"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103$181_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104.33-104.72"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104$182_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105.33-105.72"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105$183_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106.33-106.72"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106$184_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107.34-107.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107$185_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108.34-108.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108$186_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111.33-111.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111$187_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112.34-112.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112$188_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113.32-113.68"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113$189_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114.33-114.72"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114$190_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115.33-115.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115$191_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116.34-116.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116$192_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117.33-117.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117$193_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118.34-118.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118$194_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119.33-119.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119$195_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120.34-120.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120$196_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121.35-121.74"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121$197_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122.34-122.70"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122$198_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123.34-123.70"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123$199_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124.34-124.70"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124$200_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125.33-125.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125$201_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126.33-126.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126$202_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127.34-127.70"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127$203_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128.33-128.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128$204_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129.33-129.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129$205_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132.34-132.68"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132$206_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135.32-135.71"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135$207_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136.32-136.71"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136$208_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137.32-137.71"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137$209_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140.33-140.67"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140$210_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141.35-141.69"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141$211_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142.33-142.67"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142$212_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143.34-143.73"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143$213_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.45-164.68"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$217_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.45-165.68"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$220_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.45-182.84"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$234_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.44-188.90"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$241_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206.52-206.90"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$286_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$397_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$401_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$405_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$409_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$413_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$417_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$421_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$425_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$429_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$433_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$437_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$441_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$445_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$449_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$453_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$457_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$461_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$465_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$469_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$473_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$477_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$481_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$485_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$489_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$493_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$497_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$501_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$505_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$509_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$513_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$517_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$521_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$523_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$525_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$527_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$529_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$531_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$533_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$535_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$537_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$539_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$541_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$543_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$545_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$547_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$549_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$551_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$553_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-59.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$141_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60.24-60.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60$142_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61.24-61.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61$144_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62.24-62.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62$146_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63.24-63.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63$148_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-64.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$150_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65.24-65.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65$151_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66.24-66.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66$153_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67.24-67.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67$155_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68.37-68.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68$157_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69.37-69.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$158_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70.24-70.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70$159_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71.37-71.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$161_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72.24-72.53"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72$162_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73.37-73.66"
  wire $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73$164_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.44-182.139"
  wire width 64 $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$235_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183.26-196.104"
  wire width 64 $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$266_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.43-188.144"
  wire width 64 $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$242_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189.26-196.104"
  wire width 64 $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$259_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.26-196.104"
  wire width 64 $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$251_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.40-209.78"
  wire $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$291_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211.40-211.78"
  wire $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$295_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.44-164.88"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$218_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.44-165.88"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$221_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.36-199.67"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$278_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.36-199.88"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$280_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213.41-213.72"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213$302_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216.37-216.67"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216$303_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220.37-220.67"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220$310_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224.37-224.70"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224$311_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$396_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$398_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$400_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$402_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$404_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$406_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$408_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$410_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$412_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$414_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$416_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$418_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$420_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$422_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$424_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$426_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$428_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$430_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$432_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$434_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$436_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$438_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$440_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$442_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$444_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$446_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$448_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$450_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$452_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$454_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$456_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$458_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$460_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$462_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$464_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$466_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$468_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$470_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$472_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$474_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$476_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$478_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$480_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$482_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$484_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$486_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$488_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$490_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$492_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$494_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$496_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$498_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$500_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$502_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$504_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$506_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$508_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$510_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$512_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$514_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$516_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$518_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$520_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$522_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$524_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$526_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$528_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$530_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$532_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$534_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$536_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$538_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$540_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$542_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$544_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$546_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$548_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$550_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$552_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$554_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49.23-49.57"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$132_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50.23-50.58"
  wire $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$133_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201.46-201.59"
  wire $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$282_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203.43-203.56"
  wire $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$284_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.32-217.165"
  wire $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$309_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52.37-52.50"
  wire $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52$139_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145.34-145.65"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145$214_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.27-196.62"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$249_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.35-199.110"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$281_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.80"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$304_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.101"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$305_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.122"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$306_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.143"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$307_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.164"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$308_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-60.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$143_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-61.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$145_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-62.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$147_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-63.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$149_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-65.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$152_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-66.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$154_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-67.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$156_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69.37-70.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$160_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71.37-72.53"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$163_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81.36-81.74"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$170_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81.36-81.95"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$171_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.74"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$172_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.95"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$173_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.116"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$174_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.73"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$175_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.94"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$176_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.115"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$177_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.77"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$178_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.98"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$179_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.119"
  wire $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$180_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170.38-170.75"
  wire $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170$223_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171.39-171.69"
  wire $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171$224_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.40-208.77"
  wire $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$288_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210.40-210.77"
  wire $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$294_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270.51-270.75"
  wire $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$313_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 4 $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_ADDR
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 4 $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_ADDR
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_ADDR
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 5 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_ADDR
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  wire width 32 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.71-199.88"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$279_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207.39-207.77"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$287_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.82-208.128"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$289_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.83-209.129"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$292_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$395_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$399_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$403_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$407_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$411_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$415_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$419_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$423_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$427_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$431_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$435_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$439_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$443_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$447_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$451_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$455_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$459_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$463_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$467_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$471_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$475_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$479_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$483_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$487_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$491_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$495_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$499_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$503_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$507_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$511_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$515_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  wire $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$519_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175.41-175.78"
  wire width 64 $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$227_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176.42-176.72"
  wire width 64 $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$228_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184.43-184.79"
  wire width 64 $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$237_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187.42-187.85"
  wire width 64 $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$240_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185.43-185.79"
  wire width 64 $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$238_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186.44-186.111"
  wire width 64 $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$239_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190.42-190.85"
  wire width 64 $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$244_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191.43-191.117"
  wire width 64 $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$245_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181.42-181.79"
  wire width 64 $sub$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$233_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.43-164.132"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$219_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.43-165.132"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$222_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173.39-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$277_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$276_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$275_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$274_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$273_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$272_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$271_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$270_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$269_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.44-182.139"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$236_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$268_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$267_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$265_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$264_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$263_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$262_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.43-188.144"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$243_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$261_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$260_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$258_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$257_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192$256_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$255_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$254_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$253_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.26-196.104"
  wire width 64 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$252_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201.46-201.93"
  wire width 5 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$283_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203.43-203.101"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$285_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206.35-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$301_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207.22-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$300_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.22-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$299_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.22-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$298_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210.22-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$297_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211.22-211.86"
  wire $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$296_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270.51-270.124"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$314_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$557_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$559_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$561_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$563_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$565_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$567_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$569_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$571_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$573_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$575_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$577_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$579_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$581_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$583_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$585_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$587_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$589_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$591_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$593_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$595_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$597_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$599_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$601_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$603_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$605_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$607_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$609_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$611_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$613_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$615_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$617_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$619_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$556_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$558_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$560_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$562_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$564_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$566_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$568_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$570_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$572_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$574_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$576_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$578_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$580_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$582_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$584_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$586_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$588_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$590_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$592_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$594_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$596_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$598_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$600_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$602_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$604_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$606_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$608_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$610_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$612_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$614_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$616_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$618_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$621_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$623_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$625_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$627_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$629_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$631_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$633_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$635_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$637_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$639_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$641_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$643_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$645_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$647_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$649_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$651_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$620_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$622_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$624_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$626_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$628_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$630_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$632_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$634_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$636_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$638_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$640_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$642_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$644_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$646_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$648_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$650_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46.35-50.96"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46$138_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47.22-50.96"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47$137_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48.22-50.96"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48$136_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49.22-50.96"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$135_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50.22-50.96"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$134_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75.36-79.146"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75$169_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76.23-79.146"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76$168_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77.23-79.146"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77$167_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78.23-79.146"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78$166_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79.23-79.146"
  wire width 32 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79$165_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177.42-177.79"
  wire width 64 $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$229_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178.43-178.73"
  wire width 64 $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$230_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.39-208.129"
  wire $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$290_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.39-209.130"
  wire $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$293_Y
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:16.13-16.16"
  wire input 2 \CLK
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[10]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[11]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[12]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[13]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[14]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[15]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:411.13-411.30"
  wire width 32 \CPU_Dmem_value_a4[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[10]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[11]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[12]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[13]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[14]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[15]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:412.13-412.30"
  wire width 32 \CPU_Dmem_value_a5[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:415.13-415.30"
  wire width 32 \CPU_Imem_instr_a1[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[10]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[11]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[12]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[13]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[14]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[15]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[16]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[17]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[18]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[19]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[20]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[21]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[22]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[23]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[24]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[25]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[26]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[27]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[28]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[29]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[30]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[31]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:418.13-418.30"
  wire width 32 \CPU_Xreg_value_a3[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[10]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[11]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[12]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[13]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[14]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[15]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[16]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[17]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[18]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[19]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[20]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[21]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[22]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[23]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[24]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[25]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[26]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[27]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[28]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[29]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[30]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[31]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:419.13-419.30"
  wire width 32 \CPU_Xreg_value_a4[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[10]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[11]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[12]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[13]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[14]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[15]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[16]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[17]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[18]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[19]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[20]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[21]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[22]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[23]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[24]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[25]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[26]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[27]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[28]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[29]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[30]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[31]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:420.13-420.30"
  wire width 32 \CPU_Xreg_value_a5[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:20.13-20.29"
  wire width 32 \CPU_br_tgt_pc_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:21.13-21.29"
  wire width 32 \CPU_br_tgt_pc_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:24.6-24.20"
  wire \CPU_clk_lik_a0
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:27.13-27.28"
  wire width 11 \CPU_dec_bits_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:30.12-30.28"
  wire width 4 \CPU_dmem_addr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:34.13-34.32"
  wire width 32 \CPU_dmem_rd_data_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:37.6-37.23"
  wire \CPU_dmem_rd_en_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:40.13-40.32"
  wire width 32 \CPU_dmem_wr_data_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:43.6-43.23"
  wire \CPU_dmem_wr_en_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:46.12-46.25"
  wire width 3 \CPU_funct3_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:49.6-49.25"
  wire \CPU_funct3_valid_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:52.12-52.25"
  wire width 7 \CPU_funct7_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:55.6-55.25"
  wire \CPU_funct7_valid_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:58.13-58.32"
  wire width 32 \CPU_imem_rd_addr_a0
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:59.13-59.32"
  wire width 32 \CPU_imem_rd_addr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:62.13-62.32"
  wire width 32 \CPU_imem_rd_data_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:65.6-65.23"
  wire \CPU_imem_rd_en_a0
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:66.6-66.23"
  wire \CPU_imem_rd_en_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:69.13-69.23"
  wire width 32 \CPU_imm_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:70.13-70.23"
  wire width 32 \CPU_imm_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:71.13-71.23"
  wire width 32 \CPU_imm_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:74.13-74.26"
  wire width 32 \CPU_inc_pc_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:75.13-75.26"
  wire width 32 \CPU_inc_pc_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:76.13-76.26"
  wire width 32 \CPU_inc_pc_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:79.13-79.25"
  wire width 32 \CPU_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:82.6-82.19"
  wire \CPU_is_add_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:83.6-83.19"
  wire \CPU_is_add_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:84.6-84.19"
  wire \CPU_is_add_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:87.6-87.20"
  wire \CPU_is_addi_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:88.6-88.20"
  wire \CPU_is_addi_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:89.6-89.20"
  wire \CPU_is_addi_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:92.6-92.19"
  wire \CPU_is_and_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:93.6-93.19"
  wire \CPU_is_and_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:94.6-94.19"
  wire \CPU_is_and_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:97.6-97.20"
  wire \CPU_is_andi_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:98.6-98.20"
  wire \CPU_is_andi_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:99.6-99.20"
  wire \CPU_is_andi_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:102.6-102.21"
  wire \CPU_is_auipc_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:103.6-103.21"
  wire \CPU_is_auipc_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:104.6-104.21"
  wire \CPU_is_auipc_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:107.6-107.23"
  wire \CPU_is_b_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:110.6-110.19"
  wire \CPU_is_beq_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:111.6-111.19"
  wire \CPU_is_beq_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:112.6-112.19"
  wire \CPU_is_beq_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:113.6-113.19"
  wire \CPU_is_beq_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:114.6-114.19"
  wire \CPU_is_beq_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:117.6-117.19"
  wire \CPU_is_bge_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:118.6-118.19"
  wire \CPU_is_bge_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:119.6-119.19"
  wire \CPU_is_bge_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:120.6-120.19"
  wire \CPU_is_bge_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:121.6-121.19"
  wire \CPU_is_bge_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:124.6-124.20"
  wire \CPU_is_bgeu_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:125.6-125.20"
  wire \CPU_is_bgeu_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:126.6-126.20"
  wire \CPU_is_bgeu_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:127.6-127.20"
  wire \CPU_is_bgeu_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:128.6-128.20"
  wire \CPU_is_bgeu_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:131.6-131.19"
  wire \CPU_is_blt_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:132.6-132.19"
  wire \CPU_is_blt_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:133.6-133.19"
  wire \CPU_is_blt_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:134.6-134.19"
  wire \CPU_is_blt_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:135.6-135.19"
  wire \CPU_is_blt_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:138.6-138.20"
  wire \CPU_is_bltu_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:139.6-139.20"
  wire \CPU_is_bltu_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:140.6-140.20"
  wire \CPU_is_bltu_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:141.6-141.20"
  wire \CPU_is_bltu_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:142.6-142.20"
  wire \CPU_is_bltu_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:145.6-145.19"
  wire \CPU_is_bne_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:146.6-146.19"
  wire \CPU_is_bne_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:147.6-147.19"
  wire \CPU_is_bne_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:148.6-148.19"
  wire \CPU_is_bne_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:149.6-149.19"
  wire \CPU_is_bne_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:152.6-152.23"
  wire \CPU_is_i_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:155.6-155.23"
  wire \CPU_is_j_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:158.6-158.19"
  wire \CPU_is_jal_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:159.6-159.19"
  wire \CPU_is_jal_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:160.6-160.19"
  wire \CPU_is_jal_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:163.6-163.20"
  wire \CPU_is_jalr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:164.6-164.20"
  wire \CPU_is_jalr_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:165.6-165.20"
  wire \CPU_is_jalr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:168.6-168.20"
  wire \CPU_is_jump_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:169.6-169.20"
  wire \CPU_is_jump_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:170.6-170.20"
  wire \CPU_is_jump_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:173.6-173.20"
  wire \CPU_is_load_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:174.6-174.20"
  wire \CPU_is_load_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:175.6-175.20"
  wire \CPU_is_load_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:178.6-178.19"
  wire \CPU_is_lui_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:179.6-179.19"
  wire \CPU_is_lui_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:180.6-180.19"
  wire \CPU_is_lui_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:183.6-183.18"
  wire \CPU_is_or_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:184.6-184.18"
  wire \CPU_is_or_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:185.6-185.18"
  wire \CPU_is_or_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:188.6-188.19"
  wire \CPU_is_ori_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:189.6-189.19"
  wire \CPU_is_ori_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:190.6-190.19"
  wire \CPU_is_ori_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:193.6-193.23"
  wire \CPU_is_r_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:196.6-196.23"
  wire \CPU_is_s_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:197.6-197.23"
  wire \CPU_is_s_instr_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:198.6-198.23"
  wire \CPU_is_s_instr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:199.6-199.23"
  wire \CPU_is_s_instr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:202.6-202.18"
  wire \CPU_is_sb_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:203.6-203.18"
  wire \CPU_is_sb_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:204.6-204.18"
  wire \CPU_is_sb_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:205.6-205.18"
  wire \CPU_is_sb_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:206.6-206.18"
  wire \CPU_is_sb_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:209.6-209.18"
  wire \CPU_is_sh_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:210.6-210.18"
  wire \CPU_is_sh_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:211.6-211.18"
  wire \CPU_is_sh_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:212.6-212.18"
  wire \CPU_is_sh_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:213.6-213.18"
  wire \CPU_is_sh_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:216.6-216.19"
  wire \CPU_is_sll_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:217.6-217.19"
  wire \CPU_is_sll_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:218.6-218.19"
  wire \CPU_is_sll_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:221.6-221.20"
  wire \CPU_is_slli_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:222.6-222.20"
  wire \CPU_is_slli_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:223.6-223.20"
  wire \CPU_is_slli_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:226.6-226.19"
  wire \CPU_is_slt_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:227.6-227.19"
  wire \CPU_is_slt_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:228.6-228.19"
  wire \CPU_is_slt_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:231.6-231.20"
  wire \CPU_is_slti_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:232.6-232.20"
  wire \CPU_is_slti_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:233.6-233.20"
  wire \CPU_is_slti_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:236.6-236.21"
  wire \CPU_is_sltiu_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:237.6-237.21"
  wire \CPU_is_sltiu_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:238.6-238.21"
  wire \CPU_is_sltiu_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:241.6-241.20"
  wire \CPU_is_sltu_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:242.6-242.20"
  wire \CPU_is_sltu_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:243.6-243.20"
  wire \CPU_is_sltu_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:246.6-246.19"
  wire \CPU_is_sra_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:247.6-247.19"
  wire \CPU_is_sra_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:248.6-248.19"
  wire \CPU_is_sra_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:251.6-251.20"
  wire \CPU_is_srai_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:252.6-252.20"
  wire \CPU_is_srai_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:253.6-253.20"
  wire \CPU_is_srai_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:256.6-256.19"
  wire \CPU_is_srl_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:257.6-257.19"
  wire \CPU_is_srl_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:258.6-258.19"
  wire \CPU_is_srl_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:261.6-261.20"
  wire \CPU_is_srli_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:262.6-262.20"
  wire \CPU_is_srli_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:263.6-263.20"
  wire \CPU_is_srli_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:266.6-266.19"
  wire \CPU_is_sub_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:267.6-267.19"
  wire \CPU_is_sub_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:268.6-268.19"
  wire \CPU_is_sub_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:271.6-271.18"
  wire \CPU_is_sw_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:272.6-272.18"
  wire \CPU_is_sw_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:273.6-273.18"
  wire \CPU_is_sw_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:274.6-274.18"
  wire \CPU_is_sw_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:275.6-275.18"
  wire \CPU_is_sw_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:278.6-278.23"
  wire \CPU_is_u_instr_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:281.6-281.19"
  wire \CPU_is_xor_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:282.6-282.19"
  wire \CPU_is_xor_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:283.6-283.19"
  wire \CPU_is_xor_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:286.6-286.20"
  wire \CPU_is_xori_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:287.6-287.20"
  wire \CPU_is_xori_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:288.6-288.20"
  wire \CPU_is_xori_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:291.13-291.31"
  wire width 32 \CPU_jalr_tgt_pc_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:292.13-292.31"
  wire width 32 \CPU_jalr_tgt_pc_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:295.13-295.27"
  wire width 32 \CPU_ld_data_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:298.12-298.25"
  wire width 7 \CPU_opcode_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:301.13-301.22"
  wire width 32 \CPU_pc_a0
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:302.13-302.22"
  wire width 32 \CPU_pc_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:303.13-303.22"
  wire width 32 \CPU_pc_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:304.13-304.22"
  wire width 32 \CPU_pc_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:308.12-308.21"
  wire width 5 \CPU_rd_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:309.12-309.21"
  wire width 5 \CPU_rd_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:310.12-310.21"
  wire width 5 \CPU_rd_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:311.12-311.21"
  wire width 5 \CPU_rd_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:314.6-314.21"
  wire \CPU_rd_valid_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:315.6-315.21"
  wire \CPU_rd_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:316.6-316.21"
  wire \CPU_rd_valid_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:317.6-317.21"
  wire \CPU_rd_valid_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:320.6-320.18"
  wire \CPU_reset_a0
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:321.6-321.18"
  wire \CPU_reset_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:322.6-322.18"
  wire \CPU_reset_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:323.6-323.18"
  wire \CPU_reset_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:324.6-324.18"
  wire \CPU_reset_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:327.13-327.26"
  wire width 32 \CPU_result_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:328.12-328.25"
  wire width 4 offset 2 \CPU_result_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:331.13-331.31"
  wire width 32 \CPU_rf_rd_data1_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:334.13-334.31"
  wire width 32 \CPU_rf_rd_data2_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:337.6-337.22"
  wire \CPU_rf_rd_en1_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:340.6-340.22"
  wire \CPU_rf_rd_en2_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:343.12-343.31"
  wire width 5 \CPU_rf_rd_index1_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:346.12-346.31"
  wire width 5 \CPU_rf_rd_index2_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:349.13-349.30"
  wire width 32 \CPU_rf_wr_data_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:352.6-352.21"
  wire \CPU_rf_wr_en_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:355.12-355.30"
  wire width 5 \CPU_rf_wr_index_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:359.12-359.22"
  wire width 5 \CPU_rs1_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:362.6-362.22"
  wire \CPU_rs1_valid_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:363.6-363.22"
  wire \CPU_rs1_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:367.12-367.22"
  wire width 5 \CPU_rs2_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:370.6-370.22"
  wire \CPU_rs2_valid_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:371.6-371.22"
  wire \CPU_rs2_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:374.6-374.25"
  wire \CPU_sltiu_result_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:377.6-377.24"
  wire \CPU_sltu_result_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:380.13-380.30"
  wire width 32 \CPU_src1_value_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:381.13-381.30"
  wire width 32 \CPU_src1_value_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:384.13-384.30"
  wire width 32 \CPU_src2_value_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:385.13-385.30"
  wire width 32 \CPU_src2_value_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:386.13-386.30"
  wire width 32 \CPU_src2_value_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:389.6-389.21"
  wire \CPU_taken_br_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:392.6-392.18"
  wire \CPU_valid_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:393.6-393.18"
  wire \CPU_valid_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:396.6-396.23"
  wire \CPU_valid_jump_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:397.6-397.23"
  wire \CPU_valid_jump_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:398.6-398.23"
  wire \CPU_valid_jump_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:401.6-401.23"
  wire \CPU_valid_load_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:402.6-402.23"
  wire \CPU_valid_load_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:403.6-403.23"
  wire \CPU_valid_load_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:406.6-406.27"
  wire \CPU_valid_taken_br_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:407.6-407.27"
  wire \CPU_valid_taken_br_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:408.6-408.27"
  wire \CPU_valid_taken_br_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[0].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[10].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[11].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[12].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[13].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[14].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[15].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[1].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[2].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[3].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[4].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[5].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[6].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[7].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[8].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:299.21-299.29"
  wire \L1_CPU_Dmem[9].L1_wr_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[0].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[10].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[11].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[12].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[13].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[14].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[15].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[16].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[17].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[18].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[19].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[1].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[20].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[21].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[22].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[23].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[24].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[25].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[26].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[27].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[28].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[29].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[2].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[30].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[31].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[3].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[4].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[5].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[6].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[7].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[8].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:279.21-279.29"
  wire \L1_CPU_Xreg[9].L1_wr_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:15.24-15.27"
  wire width 10 output 1 \OUT
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:19.9-19.12"
  wire \clk
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:428.6-428.28"
  wire \clkP_CPU_dmem_rd_en_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:429.6-429.26"
  wire \clkP_CPU_rd_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:430.6-430.26"
  wire \clkP_CPU_rd_valid_a3
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:431.6-431.26"
  wire \clkP_CPU_rd_valid_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:432.6-432.26"
  wire \clkP_CPU_rd_valid_a5
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:433.6-433.27"
  wire \clkP_CPU_rs1_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:434.6-434.27"
  wire \clkP_CPU_rs2_valid_a2
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[0]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[1]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[2]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[3]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[4]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[5]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[6]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[7]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[8]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:254.28-254.34"
  wire width 32 \instrs[9]
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:17.13-17.18"
  wire input 3 \reset
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:33.13-33.34"
  wire width 32 \w_CPU_dmem_rd_data_a4
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:307.12-307.23"
  wire width 5 \w_CPU_rd_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:358.12-358.24"
  wire width 5 \w_CPU_rs1_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:366.12-366.24"
  wire width 5 \w_CPU_rs2_a1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158.42-158.64"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_pc_a2
    connect \B \CPU_imm_a2
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158$215_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161.44-161.74"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_src1_value_a2
    connect \B \CPU_imm_a2
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161$216_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173.56-173.86"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$225_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174.42-174.79"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$226_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193.44-193.66"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$246_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194.42-194.55"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B 4
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$247_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195.43-195.56"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_pc_a3
    connect \B 4
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$248_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.66-196.96"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$250_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57.39-57.56"
  cell $add $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \CPU_pc_a1
    connect \B 4
    connect \Y $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57$140_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179.42-179.79"
  cell $and $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$231_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180.43-180.73"
  cell $and $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$232_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103.33-103.72"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0001100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103$181_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104.33-104.72"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0011100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104$182_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105.33-105.72"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1001100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105$183_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106.33-106.72"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1011100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106$184_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107.34-107.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1101100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107$185_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108.34-108.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1111100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108$186_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111.33-111.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00000110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111$187_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112.34-112.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0000010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112$188_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113.32-113.68"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01100110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113$189_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114.33-114.72"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1100010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114$190_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115.33-115.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01000110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115$191_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116.34-116.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116$192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1000010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116$192_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117.33-117.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01110110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117$193_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118.34-118.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'1110010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118$194_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119.33-119.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'10000110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119$195_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120.34-120.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0100010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120$196_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121.35-121.74"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0110010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121$197_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122.34-122.70"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00010010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122$198_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123.34-123.70"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01010010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123$199_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124.34-124.70"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'11010010011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124$200_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125.33-125.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00010110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125$201_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126.33-126.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00100110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126$202_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127.34-127.70"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'00110110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127$203_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128.33-128.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128$204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'01010110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128$204_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129.33-129.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1
    connect \B 11'11010110011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129$205_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132.34-132.68"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0000011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132$206_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135.32-135.71"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0000100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135$207_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136.32-136.71"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0010100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136$208_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137.32-137.71"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0100100011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137$209_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140.33-140.67"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140$210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0110111
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140$210_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141.35-141.69"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'0010111
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141$211_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142.33-142.67"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [6:0]
    connect \B 7'1101111
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142$212_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143.34-143.73"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \CPU_dec_bits_a1 [9:0]
    connect \B 10'0001100111
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143$213_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.45-164.68"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B \CPU_rs1_a2
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$217_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.45-165.68"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B \CPU_rs2_a2
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$220_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.45-182.84"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_imm_a3 [31]
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$234_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.44-188.90"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$241_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206.52-206.90"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$286_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 0
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$397_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 1
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$401_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 2
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$405_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 3
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$409_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 4
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$413_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$417_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 6
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$421_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 7
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$425_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 8
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$429_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 9
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$433_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 10
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$437_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 11
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$441_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 12
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$445_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 13
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$449_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 14
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$453_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 15
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$457_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 16
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$461_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 17
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$465_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 18
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$469_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 19
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$473_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 20
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$477_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 21
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$481_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 22
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$485_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 23
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$489_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 24
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$493_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 25
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$497_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 26
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$501_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 27
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$505_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 28
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$509_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 29
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$513_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 30
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$517_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.86-281.112"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 31
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$521_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 0
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$523_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 1
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$525_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 2
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$527_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 3
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$529_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 4
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$531_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 5
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$533_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 6
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$535_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 7
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$537_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 8
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$539_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 9
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$541_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 10
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$543_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 11
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$545_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 12
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$547_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 13
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$549_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 14
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$551_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.56-301.80"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_addr_a4
    connect \B 15
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$553_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-59.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00000
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$141_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60.24-60.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00001
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60$142_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61.24-61.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00100
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61$144_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62.24-62.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00110
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62$146_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63.24-63.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11001
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63$148_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-64.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$150_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65.24-65.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'10100
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65$151_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66.24-66.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01100
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66$153_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67.24-67.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67$155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01101
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67$155_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68.37-68.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11000
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68$157_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69.37-69.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'00101
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$158_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70.24-70.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70$159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01101
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70$159_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71.37-71.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01000
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$161_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72.24-72.53"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'01001
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72$162_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73.37-73.66"
  cell $eq $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73$164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_instr_a1 [6:2]
    connect \B 5'11011
    connect \Y $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73$164_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.44-182.139"
  cell $pos $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltiu_result_a3
    connect \Y $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$235_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183.26-196.104"
  cell $pos $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltiu_result_a3
    connect \Y $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$266_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.43-188.144"
  cell $pos $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltu_result_a3
    connect \Y $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$242_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189.26-196.104"
  cell $pos $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \CPU_sltu_result_a3
    connect \Y $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$259_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.26-196.104"
  cell $pos $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 32'x
    connect \Y $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$251_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.40-209.78"
  cell $ge $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$291_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211.40-211.78"
  cell $ge $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$295_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.44-164.88"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$217_Y
    connect \B \CPU_rf_wr_en_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$218_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.44-165.88"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$220_Y
    connect \B \CPU_rf_wr_en_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$221_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.36-199.67"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_valid_a3
    connect \B \CPU_valid_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$278_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.36-199.88"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$278_Y
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$279_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$280_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213.41-213.72"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_taken_br_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213$302_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216.37-216.67"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_is_load_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216$303_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220.37-220.67"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \B \CPU_is_jump_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220$310_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224.37-224.70"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a4
    connect \B \CPU_is_s_instr_a4
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224$311_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$395_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$396_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$396_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$397_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$398_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$399_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$400_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$400_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$401_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$402_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$403_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$404_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$404_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$405_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$406_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$407_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$408_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$408_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$409_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$410_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$411_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$412_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$412_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$413_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$414_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$415_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$416_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$416_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$417_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$418_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$419_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$420_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$420_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$421_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$422_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$423_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$424_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$424_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$425_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$426_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$427_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$428_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$428_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$429_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$430_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$431_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$432_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$432_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$433_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$434_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$435_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$436_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$436_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$437_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$438_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$439_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$440_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$440_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$441_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$442_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$443_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$444_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$444_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$445_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$446_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$447_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$448_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$448_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$449_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$450_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$451_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$452_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$452_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$453_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$454_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$455_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$456_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$456_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$457_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$458_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$459_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$460_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$460_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$461_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$462_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$463_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$464_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$464_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$465_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$466_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$467_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$468_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$468_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$469_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$470_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$471_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$472_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$472_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$473_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$474_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$475_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$476_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$476_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$477_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$478_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$479_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$480_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$480_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$481_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$482_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$483_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$484_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$484_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$485_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$486_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$487_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$488_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$488_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$489_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$490_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$491_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$492_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$492_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$493_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$494_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$495_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$496_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$496_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$497_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$498_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$499_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$500_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$500_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$501_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$502_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$503_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$504_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$504_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$505_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$506_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$507_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$508_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$508_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$509_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$510_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$511_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$512_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$512_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$513_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$514_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$515_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$516_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$516_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$517_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$518_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_en_a3
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$519_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$520_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.34-281.113"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$520_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$521_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$522_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$523_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$524_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$525_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$526_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$527_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$528_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$529_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$530_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$531_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$532_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$533_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$534_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$535_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$536_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$537_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$538_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$539_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$540_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$541_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$542_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$543_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$544_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$545_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$546_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$547_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$548_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$549_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$550_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$551_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$552_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301.34-301.81"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_dmem_wr_en_a4
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$553_Y
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$554_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49.23-49.57"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_jump_a3
    connect \B \CPU_is_jal_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$132_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50.23-50.58"
  cell $logic_and $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_jump_a3
    connect \B \CPU_is_jalr_a3
    connect \Y $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$133_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201.46-201.59"
  cell $logic_not $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \Y $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$282_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203.43-203.56"
  cell $logic_not $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_a3
    connect \Y $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$284_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.32-217.165"
  cell $logic_not $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$308_Y
    connect \Y $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$309_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52.37-52.50"
  cell $logic_not $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_reset_a0
    connect \Y $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52$139_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145.34-145.65"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_jal_a1
    connect \B \CPU_is_jalr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145$214_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.27-196.62"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_load_a3
    connect \B \CPU_is_s_instr_a3
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$249_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.35-199.110"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$280_Y
    connect \B \CPU_valid_load_a5
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$281_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.80"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_valid_taken_br_a4
    connect \B \CPU_valid_taken_br_a5
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$304_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.101"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$304_Y
    connect \B \CPU_valid_load_a4
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$305_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.122"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$305_Y
    connect \B \CPU_valid_load_a5
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$306_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.143"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$306_Y
    connect \B \CPU_valid_jump_a4
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$307_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217.34-217.164"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$307_Y
    connect \B \CPU_valid_jump_a5
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$308_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-60.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$141_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:60$142_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$143_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-61.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$143_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:61$144_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$145_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-62.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$145_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:62$146_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$147_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59.37-63.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$147_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:63$148_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$149_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-65.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$150_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:65$151_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$152_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-66.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$152_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:66$153_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$154_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64.37-67.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$154_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:67$155_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$156_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69.37-70.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$158_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:70$159_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$160_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71.37-72.53"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$161_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:72$162_Y
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$163_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81.36-81.74"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$170_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81.36-81.95"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$170_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$171_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.74"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$172_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.95"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$172_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$173_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82.36-82.116"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$173_Y
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$174_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.73"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$175_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.94"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$175_Y
    connect \B \CPU_is_u_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$176_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83.35-83.115"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$176_Y
    connect \B \CPU_is_j_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$177_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.77"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_is_r_instr_a1
    connect \B \CPU_is_s_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$178_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.98"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$178_Y
    connect \B \CPU_is_b_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$179_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84.39-84.119"
  cell $logic_or $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$179_Y
    connect \B \CPU_is_i_instr_a1
    connect \Y $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$180_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170.38-170.75"
  cell $lt $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170$223_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171.39-171.69"
  cell $lt $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171$224_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.40-208.77"
  cell $lt $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$288_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210.40-210.77"
  cell $lt $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$294_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270.51-270.75"
  cell $lt $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_imem_rd_addr_a1
    connect \B 10
    connect \Y $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$313_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199.71-199.88"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rd_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$279_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207.39-207.77"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$287_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.82-208.128"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$289_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.83-209.129"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CPU_src1_value_a3 [31]
    connect \B \CPU_src2_value_a3 [31]
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$292_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$395_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$399_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$403_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$407_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$411_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$415_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$419_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$423_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$427_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$431_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$435_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$439_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$443_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$447_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$451_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$455_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$459_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$463_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$467_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$471_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$475_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$479_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$483_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$487_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$491_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$495_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$499_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$503_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$507_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$511_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$515_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281.54-281.80"
  cell $ne $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \CPU_rf_wr_index_a3
    connect \B 5'00000
    connect \Y $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$519_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175.41-175.78"
  cell $or $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$227_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176.42-176.72"
  cell $or $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$228_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184.43-184.79"
  cell $shl $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3 [5:0]
    connect \Y $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$237_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187.42-187.85"
  cell $shl $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3 [4:0]
    connect \Y $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$240_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185.43-185.79"
  cell $shr $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3 [5:0]
    connect \Y $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$238_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186.44-186.111"
  cell $shr $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }
    connect \B \CPU_imm_a3 [4:0]
    connect \Y $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$239_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190.42-190.85"
  cell $shr $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3 [5:0]
    connect \Y $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$244_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191.43-191.117"
  cell $shr $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 64
    connect \A { \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 [31] \CPU_src1_value_a3 }
    connect \B \CPU_src2_value_a3 [4:0]
    connect \Y $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$245_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181.42-181.79"
  cell $sub $sub$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $sub$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$233_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164.43-164.132"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$219
    parameter \WIDTH 32
    connect \A \CPU_rf_rd_data1_a2
    connect \B \CPU_result_a3
    connect \S $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$218_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$219_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165.43-165.132"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$222
    parameter \WIDTH 32
    connect \A \CPU_rf_rd_data2_a2
    connect \B \CPU_result_a3
    connect \S $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$221_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$222_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173.39-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$277
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$276_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$225_Y
    connect \S \CPU_is_addi_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$277_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$276
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$275_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$226_Y
    connect \S \CPU_is_add_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:174$276_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$275
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$274_Y
    connect \B $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$227_Y
    connect \S \CPU_is_or_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:175$275_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$274
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$273_Y
    connect \B $or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$228_Y
    connect \S \CPU_is_ori_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:176$274_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$273
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$272_Y
    connect \B $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$229_Y
    connect \S \CPU_is_xor_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$273_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$272
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$271_Y
    connect \B $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$230_Y
    connect \S \CPU_is_xori_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$272_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$271
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$270_Y
    connect \B $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$231_Y
    connect \S \CPU_is_and_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:179$271_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$270
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$269_Y
    connect \B $and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$232_Y
    connect \S \CPU_is_andi_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:180$270_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$269
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$268_Y
    connect \B $sub$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$233_Y
    connect \S \CPU_is_sub_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:181$269_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.44-182.139"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$236
    parameter \WIDTH 64
    connect \A { 63'000000000000000000000000000000000000000000000000000000000000000 \CPU_src1_value_a3 [31] }
    connect \B $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$235_Y
    connect \S $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$234_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$236_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$268
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$267_Y
    connect \B $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$236_Y
    connect \S \CPU_is_slti_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:182$268_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$267
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$265_Y
    connect \B $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$266_Y
    connect \S \CPU_is_sltiu_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:183$267_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$265
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$264_Y
    connect \B $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$237_Y
    connect \S \CPU_is_slli_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:184$265_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$264
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$263_Y
    connect \B $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$238_Y
    connect \S \CPU_is_srli_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:185$264_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$263
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$262_Y
    connect \B $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$239_Y
    connect \S \CPU_is_srai_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:186$263_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$262
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$261_Y
    connect \B $shl$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$240_Y
    connect \S \CPU_is_sll_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:187$262_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.43-188.144"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$243
    parameter \WIDTH 64
    connect \A { 63'000000000000000000000000000000000000000000000000000000000000000 \CPU_src1_value_a3 [31] }
    connect \B $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$242_Y
    connect \S $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$241_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$243_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$261
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$260_Y
    connect \B $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$243_Y
    connect \S \CPU_is_slt_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:188$261_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$260
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$258_Y
    connect \B $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$259_Y
    connect \S \CPU_is_sltu_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:189$260_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$258
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$257_Y
    connect \B $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$244_Y
    connect \S \CPU_is_srl_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:190$258_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$257
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192$256_Y
    connect \B $shr$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$245_Y
    connect \S \CPU_is_sra_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:191$257_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192$256
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$255_Y
    connect \B { 32'00000000000000000000000000000000 \CPU_imm_a3 [31:12] 12'000000000000 }
    connect \S \CPU_is_lui_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:192$256_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$255
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$254_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$246_Y
    connect \S \CPU_is_auipc_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:193$255_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$254
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$253_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$247_Y
    connect \S \CPU_is_jal_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:194$254_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$253
    parameter \WIDTH 64
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$252_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$248_Y
    connect \S \CPU_is_jalr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:195$253_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196.26-196.104"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$252
    parameter \WIDTH 64
    connect \A $extend$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$251_Y
    connect \B $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$250_Y
    connect \S $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$249_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:196$252_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201.46-201.93"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$283
    parameter \WIDTH 5
    connect \A \CPU_rd_a3
    connect \B \CPU_rd_a5
    connect \S $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$282_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$283_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203.43-203.101"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$285
    parameter \WIDTH 32
    connect \A \CPU_result_a3
    connect \B \CPU_ld_data_a5
    connect \S $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$284_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$285_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206.35-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$301
    parameter \WIDTH 1
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$300_Y
    connect \B $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$286_Y
    connect \S \CPU_is_beq_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$301_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207.22-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$300
    parameter \WIDTH 1
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$299_Y
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$287_Y
    connect \S \CPU_is_bne_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:207$300_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.22-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$299
    parameter \WIDTH 1
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$298_Y
    connect \B $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$290_Y
    connect \S \CPU_is_blt_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$299_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.22-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$298
    parameter \WIDTH 1
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$297_Y
    connect \B $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$293_Y
    connect \S \CPU_is_bge_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$298_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210.22-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$297
    parameter \WIDTH 1
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$296_Y
    connect \B $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$294_Y
    connect \S \CPU_is_bltu_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:210$297_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211.22-211.86"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$296
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$295_Y
    connect \S \CPU_is_bgeu_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:211$296_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270.51-270.124"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$314
    parameter \WIDTH 32
    connect \A 0
    connect \B $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA
    connect \S $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$313_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$314_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$557
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$556_Y
    connect \B 0
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$557_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$559
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$558_Y
    connect \B 1
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$559_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$561
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$560_Y
    connect \B 2
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$561_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$563
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$562_Y
    connect \B 3
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$563_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$565
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$564_Y
    connect \B 4
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$565_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$567
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$566_Y
    connect \B 5
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$567_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$569
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$568_Y
    connect \B 6
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$569_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$571
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$570_Y
    connect \B 7
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$571_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$573
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$572_Y
    connect \B 8
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$573_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$575
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$574_Y
    connect \B 9
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$575_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$577
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$576_Y
    connect \B 10
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$577_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$579
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$578_Y
    connect \B 11
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$579_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$581
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$580_Y
    connect \B 12
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$581_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$583
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$582_Y
    connect \B 13
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$583_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$585
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$584_Y
    connect \B 14
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$585_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$587
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$586_Y
    connect \B 15
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$587_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$589
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$588_Y
    connect \B 16
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$589_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$591
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$590_Y
    connect \B 17
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$591_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$593
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$592_Y
    connect \B 18
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$593_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$595
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$594_Y
    connect \B 19
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$595_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$597
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$596_Y
    connect \B 20
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$597_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$599
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$598_Y
    connect \B 21
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$599_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$601
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$600_Y
    connect \B 22
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$601_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$603
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$602_Y
    connect \B 23
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$603_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$605
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$604_Y
    connect \B 24
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$605_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$607
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$606_Y
    connect \B 25
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$607_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$609
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$608_Y
    connect \B 26
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$609_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$611
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$610_Y
    connect \B 27
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$611_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$613
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$612_Y
    connect \B 28
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$613_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$615
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$614_Y
    connect \B 29
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$615_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$617
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$616_Y
    connect \B 30
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$617_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282.55-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$619
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$618_Y
    connect \B 31
    connect \S \CPU_reset_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$619_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$556
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[0]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[0].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$556_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$558
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[1]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[1].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$558_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$560
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[2]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[2].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$560_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$562
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[3]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[3].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$562_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$564
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[4]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[4].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$564_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$566
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[5]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[5].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$566_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$568
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[6]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[6].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$568_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$570
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[7]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[7].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$570_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$572
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[8]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[8].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$572_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$574
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[9]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[9].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$574_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$576
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[10]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[10].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$576_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$578
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[11]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[11].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$578_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$580
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[12]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[12].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$580_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$582
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[13]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[13].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$582_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$584
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[14]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[14].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$584_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$586
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[15]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[15].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$586_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$588
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[16]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[16].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$588_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$590
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[17]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[17].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$590_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$592
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[18]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[18].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$592_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$594
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[19]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[19].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$594_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$596
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[20]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[20].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$596_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$598
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[21]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[21].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$598_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$600
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[22]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[22].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$600_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$602
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[23]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[23].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$602_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$604
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[24]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[24].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$604_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$606
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[25]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[25].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$606_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$608
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[26]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[26].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$608_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$610
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[27]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[27].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$610_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$612
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[28]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[28].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$612_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$614
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[29]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[29].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$614_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$616
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[30]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[30].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$616_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283.31-284.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$618
    parameter \WIDTH 32
    connect \A \CPU_Xreg_value_a4[31]
    connect \B \CPU_rf_wr_data_a3
    connect \S \L1_CPU_Xreg[31].L1_wr_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:283$618_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$621
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$620_Y
    connect \B 0
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$621_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$623
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$622_Y
    connect \B 1
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$623_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$625
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$624_Y
    connect \B 2
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$625_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$627
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$626_Y
    connect \B 3
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$627_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$629
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$628_Y
    connect \B 4
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$629_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$631
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$630_Y
    connect \B 5
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$631_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$633
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$632_Y
    connect \B 6
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$633_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$635
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$634_Y
    connect \B 7
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$635_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$637
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$636_Y
    connect \B 8
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$637_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$639
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$638_Y
    connect \B 9
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$639_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$641
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$640_Y
    connect \B 10
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$641_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$643
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$642_Y
    connect \B 11
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$643_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$645
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$644_Y
    connect \B 12
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$645_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$647
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$646_Y
    connect \B 13
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$647_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$649
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$648_Y
    connect \B 14
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$649_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302.55-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$651
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$650_Y
    connect \B 15
    connect \S \CPU_reset_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$651_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$620
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[0]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[0].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$620_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$622
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[1]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[1].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$622_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$624
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[2]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[2].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$624_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$626
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[3]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[3].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$626_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$628
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[4]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[4].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$628_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$630
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[5]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[5].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$630_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$632
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[6]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[6].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$632_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$634
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[7]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[7].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$634_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$636
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[8]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[8].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$636_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$638
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[9]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[9].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$638_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$640
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[10]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[10].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$640_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$642
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[11]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[11].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$642_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$644
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[12]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[12].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$644_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$646
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[13]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[13].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$646_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$648
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[14]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[14].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$648_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303.31-304.75"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$650
    parameter \WIDTH 32
    connect \A \CPU_Dmem_value_a5[15]
    connect \B \CPU_dmem_wr_data_a4
    connect \S \L1_CPU_Dmem[15].L1_wr_a4
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:303$650_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46.35-50.96"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46$138
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47$137_Y
    connect \B 0
    connect \S \CPU_reset_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46$138_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47.22-50.96"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47$137
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48$136_Y
    connect \B \CPU_br_tgt_pc_a3
    connect \S \CPU_valid_taken_br_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:47$137_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48.22-50.96"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48$136
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$135_Y
    connect \B \CPU_inc_pc_a3
    connect \S \CPU_valid_load_a3
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:48$136_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49.22-50.96"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$135
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$134_Y
    connect \B \CPU_br_tgt_pc_a3
    connect \S $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$132_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:49$135_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50.22-50.96"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$134
    parameter \WIDTH 32
    connect \A \CPU_inc_pc_a1
    connect \B \CPU_jalr_tgt_pc_a3
    connect \S $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$133_Y
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:50$134_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75.36-79.146"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75$169
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76$168_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31:20] }
    connect \S \CPU_is_i_instr_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75$169_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76.23-79.146"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76$168
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77$167_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31:25] \CPU_instr_a1 [11:7] }
    connect \S \CPU_is_s_instr_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:76$168_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77.23-79.146"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77$167
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78$166_Y
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [7] \CPU_instr_a1 [30:25] \CPU_instr_a1 [11:8] 1'0 }
    connect \S \CPU_is_b_instr_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:77$167_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78.23-79.146"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78$166
    parameter \WIDTH 32
    connect \A $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79$165_Y
    connect \B { \CPU_instr_a1 [31:12] 12'000000000000 }
    connect \S \CPU_is_u_instr_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:78$166_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79.23-79.146"
  cell $mux $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79$165
    parameter \WIDTH 32
    connect \A 0
    connect \B { \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [31] \CPU_instr_a1 [19:12] \CPU_instr_a1 [20] \CPU_instr_a1 [30:21] 1'0 }
    connect \S \CPU_is_j_instr_a1
    connect \Y $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:79$165_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177.42-177.79"
  cell $xor $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_src2_value_a3
    connect \Y $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:177$229_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178.43-178.73"
  cell $xor $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A \CPU_src1_value_a3
    connect \B \CPU_imm_a3
    connect \Y $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:178$230_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208.39-208.129"
  cell $xor $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$288_Y
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$289_Y
    connect \Y $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:208$290_Y
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209.39-209.130"
  cell $xor $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ge$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$291_Y
    connect \B $ne$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$292_Y
    connect \Y $xor$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:209$293_Y
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:716.16-716.102"
  cell \clk_gate \gen_clkP_CPU_dmem_rd_en_a5
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_dmem_rd_en_a5
    connect \gating_override 1'0
    connect \pwr_en \CPU_dmem_rd_en_a4
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:717.16-717.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a1
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:718.16-718.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a3
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a3
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a2
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:719.16-719.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a4
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a4
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a3
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:720.16-720.96"
  cell \clk_gate \gen_clkP_CPU_rd_valid_a5
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rd_valid_a5
    connect \gating_override 1'0
    connect \pwr_en \CPU_rd_valid_a4
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:721.16-721.99"
  cell \clk_gate \gen_clkP_CPU_rs1_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rs1_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rs1_valid_a1
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:722.16-722.99"
  cell \clk_gate \gen_clkP_CPU_rs2_valid_a2
    connect \free_clk \clk
    connect \func_en 1'1
    connect \gated_clk \clkP_CPU_rs2_valid_a2
    connect \gating_override 1'0
    connect \pwr_en \CPU_rs2_valid_a1
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0$555
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\instrs[0][31:0] 1331
    assign $0\instrs[1][31:0] 329523
    assign $0\instrs[2][31:0] 10814995
    assign $0\instrs[3][31:0] 329395
    assign $0\instrs[4][31:0] 15107891
    assign $0\instrs[5][31:0] 1476243
    assign $0\instrs[6][31:0] 32'11111110110001101100110011100011
    assign $0\instrs[7][31:0] 460083
    assign $0\instrs[8][31:0] 10496035
    assign $0\instrs[9][31:0] 16787587
    assign $0\CPU_Imem_instr_a1[0][31:0] 1331
    assign $0\CPU_Imem_instr_a1[1][31:0] 329523
    assign $0\CPU_Imem_instr_a1[2][31:0] 10814995
    assign $0\CPU_Imem_instr_a1[3][31:0] 329395
    assign $0\CPU_Imem_instr_a1[4][31:0] 15107891
    assign $0\CPU_Imem_instr_a1[5][31:0] 1476243
    assign $0\CPU_Imem_instr_a1[6][31:0] 32'11111110110001101100110011100011
    assign $0\CPU_Imem_instr_a1[7][31:0] 460083
    assign $0\CPU_Imem_instr_a1[8][31:0] 10496035
    assign $0\CPU_Imem_instr_a1[9][31:0] 16787587
    assign $0\CPU_Xreg_value_a3[0][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$557_Y
    assign $0\CPU_Xreg_value_a3[1][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$559_Y
    assign $0\CPU_Xreg_value_a3[2][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$561_Y
    assign $0\CPU_Xreg_value_a3[3][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$563_Y
    assign $0\CPU_Xreg_value_a3[4][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$565_Y
    assign $0\CPU_Xreg_value_a3[5][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$567_Y
    assign $0\CPU_Xreg_value_a3[6][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$569_Y
    assign $0\CPU_Xreg_value_a3[7][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$571_Y
    assign $0\CPU_Xreg_value_a3[8][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$573_Y
    assign $0\CPU_Xreg_value_a3[9][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$575_Y
    assign $0\CPU_Xreg_value_a3[10][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$577_Y
    assign $0\CPU_Xreg_value_a3[11][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$579_Y
    assign $0\CPU_Xreg_value_a3[12][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$581_Y
    assign $0\CPU_Xreg_value_a3[13][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$583_Y
    assign $0\CPU_Xreg_value_a3[14][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$585_Y
    assign $0\CPU_Xreg_value_a3[15][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$587_Y
    assign $0\CPU_Xreg_value_a3[16][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$589_Y
    assign $0\CPU_Xreg_value_a3[17][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$591_Y
    assign $0\CPU_Xreg_value_a3[18][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$593_Y
    assign $0\CPU_Xreg_value_a3[19][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$595_Y
    assign $0\CPU_Xreg_value_a3[20][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$597_Y
    assign $0\CPU_Xreg_value_a3[21][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$599_Y
    assign $0\CPU_Xreg_value_a3[22][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$601_Y
    assign $0\CPU_Xreg_value_a3[23][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$603_Y
    assign $0\CPU_Xreg_value_a3[24][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$605_Y
    assign $0\CPU_Xreg_value_a3[25][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$607_Y
    assign $0\CPU_Xreg_value_a3[26][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$609_Y
    assign $0\CPU_Xreg_value_a3[27][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$611_Y
    assign $0\CPU_Xreg_value_a3[28][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$613_Y
    assign $0\CPU_Xreg_value_a3[29][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$615_Y
    assign $0\CPU_Xreg_value_a3[30][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$617_Y
    assign $0\CPU_Xreg_value_a3[31][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:282$619_Y
    assign $0\CPU_Dmem_value_a4[0][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$621_Y
    assign $0\CPU_Dmem_value_a4[1][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$623_Y
    assign $0\CPU_Dmem_value_a4[2][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$625_Y
    assign $0\CPU_Dmem_value_a4[3][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$627_Y
    assign $0\CPU_Dmem_value_a4[4][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$629_Y
    assign $0\CPU_Dmem_value_a4[5][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$631_Y
    assign $0\CPU_Dmem_value_a4[6][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$633_Y
    assign $0\CPU_Dmem_value_a4[7][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$635_Y
    assign $0\CPU_Dmem_value_a4[8][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$637_Y
    assign $0\CPU_Dmem_value_a4[9][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$639_Y
    assign $0\CPU_Dmem_value_a4[10][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$641_Y
    assign $0\CPU_Dmem_value_a4[11][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$643_Y
    assign $0\CPU_Dmem_value_a4[12][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$645_Y
    assign $0\CPU_Dmem_value_a4[13][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$647_Y
    assign $0\CPU_Dmem_value_a4[14][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$649_Y
    assign $0\CPU_Dmem_value_a4[15][31:0] $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:302$651_Y
    sync always
      update \CPU_Dmem_value_a4[0] $0\CPU_Dmem_value_a4[0][31:0]
      update \CPU_Dmem_value_a4[1] $0\CPU_Dmem_value_a4[1][31:0]
      update \CPU_Dmem_value_a4[2] $0\CPU_Dmem_value_a4[2][31:0]
      update \CPU_Dmem_value_a4[3] $0\CPU_Dmem_value_a4[3][31:0]
      update \CPU_Dmem_value_a4[4] $0\CPU_Dmem_value_a4[4][31:0]
      update \CPU_Dmem_value_a4[5] $0\CPU_Dmem_value_a4[5][31:0]
      update \CPU_Dmem_value_a4[6] $0\CPU_Dmem_value_a4[6][31:0]
      update \CPU_Dmem_value_a4[7] $0\CPU_Dmem_value_a4[7][31:0]
      update \CPU_Dmem_value_a4[8] $0\CPU_Dmem_value_a4[8][31:0]
      update \CPU_Dmem_value_a4[9] $0\CPU_Dmem_value_a4[9][31:0]
      update \CPU_Dmem_value_a4[10] $0\CPU_Dmem_value_a4[10][31:0]
      update \CPU_Dmem_value_a4[11] $0\CPU_Dmem_value_a4[11][31:0]
      update \CPU_Dmem_value_a4[12] $0\CPU_Dmem_value_a4[12][31:0]
      update \CPU_Dmem_value_a4[13] $0\CPU_Dmem_value_a4[13][31:0]
      update \CPU_Dmem_value_a4[14] $0\CPU_Dmem_value_a4[14][31:0]
      update \CPU_Dmem_value_a4[15] $0\CPU_Dmem_value_a4[15][31:0]
      update \CPU_Imem_instr_a1[0] $0\CPU_Imem_instr_a1[0][31:0]
      update \CPU_Imem_instr_a1[1] $0\CPU_Imem_instr_a1[1][31:0]
      update \CPU_Imem_instr_a1[2] $0\CPU_Imem_instr_a1[2][31:0]
      update \CPU_Imem_instr_a1[3] $0\CPU_Imem_instr_a1[3][31:0]
      update \CPU_Imem_instr_a1[4] $0\CPU_Imem_instr_a1[4][31:0]
      update \CPU_Imem_instr_a1[5] $0\CPU_Imem_instr_a1[5][31:0]
      update \CPU_Imem_instr_a1[6] $0\CPU_Imem_instr_a1[6][31:0]
      update \CPU_Imem_instr_a1[7] $0\CPU_Imem_instr_a1[7][31:0]
      update \CPU_Imem_instr_a1[8] $0\CPU_Imem_instr_a1[8][31:0]
      update \CPU_Imem_instr_a1[9] $0\CPU_Imem_instr_a1[9][31:0]
      update \CPU_Xreg_value_a3[0] $0\CPU_Xreg_value_a3[0][31:0]
      update \CPU_Xreg_value_a3[1] $0\CPU_Xreg_value_a3[1][31:0]
      update \CPU_Xreg_value_a3[2] $0\CPU_Xreg_value_a3[2][31:0]
      update \CPU_Xreg_value_a3[3] $0\CPU_Xreg_value_a3[3][31:0]
      update \CPU_Xreg_value_a3[4] $0\CPU_Xreg_value_a3[4][31:0]
      update \CPU_Xreg_value_a3[5] $0\CPU_Xreg_value_a3[5][31:0]
      update \CPU_Xreg_value_a3[6] $0\CPU_Xreg_value_a3[6][31:0]
      update \CPU_Xreg_value_a3[7] $0\CPU_Xreg_value_a3[7][31:0]
      update \CPU_Xreg_value_a3[8] $0\CPU_Xreg_value_a3[8][31:0]
      update \CPU_Xreg_value_a3[9] $0\CPU_Xreg_value_a3[9][31:0]
      update \CPU_Xreg_value_a3[10] $0\CPU_Xreg_value_a3[10][31:0]
      update \CPU_Xreg_value_a3[11] $0\CPU_Xreg_value_a3[11][31:0]
      update \CPU_Xreg_value_a3[12] $0\CPU_Xreg_value_a3[12][31:0]
      update \CPU_Xreg_value_a3[13] $0\CPU_Xreg_value_a3[13][31:0]
      update \CPU_Xreg_value_a3[14] $0\CPU_Xreg_value_a3[14][31:0]
      update \CPU_Xreg_value_a3[15] $0\CPU_Xreg_value_a3[15][31:0]
      update \CPU_Xreg_value_a3[16] $0\CPU_Xreg_value_a3[16][31:0]
      update \CPU_Xreg_value_a3[17] $0\CPU_Xreg_value_a3[17][31:0]
      update \CPU_Xreg_value_a3[18] $0\CPU_Xreg_value_a3[18][31:0]
      update \CPU_Xreg_value_a3[19] $0\CPU_Xreg_value_a3[19][31:0]
      update \CPU_Xreg_value_a3[20] $0\CPU_Xreg_value_a3[20][31:0]
      update \CPU_Xreg_value_a3[21] $0\CPU_Xreg_value_a3[21][31:0]
      update \CPU_Xreg_value_a3[22] $0\CPU_Xreg_value_a3[22][31:0]
      update \CPU_Xreg_value_a3[23] $0\CPU_Xreg_value_a3[23][31:0]
      update \CPU_Xreg_value_a3[24] $0\CPU_Xreg_value_a3[24][31:0]
      update \CPU_Xreg_value_a3[25] $0\CPU_Xreg_value_a3[25][31:0]
      update \CPU_Xreg_value_a3[26] $0\CPU_Xreg_value_a3[26][31:0]
      update \CPU_Xreg_value_a3[27] $0\CPU_Xreg_value_a3[27][31:0]
      update \CPU_Xreg_value_a3[28] $0\CPU_Xreg_value_a3[28][31:0]
      update \CPU_Xreg_value_a3[29] $0\CPU_Xreg_value_a3[29][31:0]
      update \CPU_Xreg_value_a3[30] $0\CPU_Xreg_value_a3[30][31:0]
      update \CPU_Xreg_value_a3[31] $0\CPU_Xreg_value_a3[31][31:0]
      update \instrs[0] $0\instrs[0][31:0]
      update \instrs[1] $0\instrs[1][31:0]
      update \instrs[2] $0\instrs[2][31:0]
      update \instrs[3] $0\instrs[3][31:0]
      update \instrs[4] $0\instrs[4][31:0]
      update \instrs[5] $0\instrs[5][31:0]
      update \instrs[6] $0\instrs[6][31:0]
      update \instrs[7] $0\instrs[7][31:0]
      update \instrs[8] $0\instrs[8][31:0]
      update \instrs[9] $0\instrs[9][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0$652
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$653 $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654
    attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_ADDR
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[0]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[1]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[2]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[3]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[4]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[5]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[6]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[7]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[8]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 \CPU_Imem_instr_a1[9]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$654 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA $0$mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_DATA[31:0]$653
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0$655
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$656 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657
    attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_ADDR
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[0]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[1]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[2]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[3]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[4]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[5]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[6]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[7]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[8]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[9]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[10]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[11]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[12]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[13]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[14]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[15]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[16]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[17]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[18]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[19]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[20]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[21]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[22]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[23]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[24]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[25]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[26]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[27]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[28]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[29]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[30]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 \CPU_Xreg_value_a4[31]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$657 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA[31:0]$656
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0$658
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$659 $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660
    attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_ADDR
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[0]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[1]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[2]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[3]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[4]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[5]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[6]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'00111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[7]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[8]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[9]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[10]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[11]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[12]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[13]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[14]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'01111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[15]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[16]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[17]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[18]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[19]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[20]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[21]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[22]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'10111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[23]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[24]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[25]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[26]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[27]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[28]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[29]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[30]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 5'11111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 \CPU_Xreg_value_a4[31]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$660 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA $0$mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA[31:0]$659
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0$661
    assign { } { }
    assign $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$662 $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663
    attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
    switch $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_ADDR
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[0]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[1]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[2]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[3]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[4]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[5]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[6]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'0111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[7]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1000
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[8]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1001
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[9]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1010
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[10]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1011
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[11]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1100
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[12]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1101
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[13]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1110
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[14]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 4'1111
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 \CPU_Dmem_value_a5[15]
      attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$663 32'x
    end
    sync always
      update $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA $0$mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA[31:0]$662
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:443.7-443.78"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:443$5
    assign { } { }
    assign $0\CPU_br_tgt_pc_a3[31:0] \CPU_br_tgt_pc_a2
    sync posedge \clk
      update \CPU_br_tgt_pc_a3 $0\CPU_br_tgt_pc_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:446.7-446.105"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:446$6
    assign { } { }
    assign $0\CPU_dmem_rd_data_a5[31:0] \w_CPU_dmem_rd_data_a4
    sync posedge \clkP_CPU_dmem_rd_en_a5
      update \CPU_dmem_rd_data_a5 $0\CPU_dmem_rd_data_a5[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:449.7-449.84"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:449$7
    assign { } { }
    assign $0\CPU_imem_rd_addr_a1[31:0] \CPU_imem_rd_addr_a0
    sync posedge \clk
      update \CPU_imem_rd_addr_a1 $0\CPU_imem_rd_addr_a1[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:452.7-452.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:452$8
    assign { } { }
    assign $0\CPU_imem_rd_en_a1[0:0] \CPU_imem_rd_en_a0
    sync posedge \clk
      update \CPU_imem_rd_en_a1 $0\CPU_imem_rd_en_a1[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:455.7-455.66"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:455$9
    assign { } { }
    assign $0\CPU_imm_a2[31:0] \CPU_imm_a1
    sync posedge \clk
      update \CPU_imm_a2 $0\CPU_imm_a2[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:456.7-456.66"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:456$10
    assign { } { }
    assign $0\CPU_imm_a3[31:0] \CPU_imm_a2
    sync posedge \clk
      update \CPU_imm_a3 $0\CPU_imm_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:459.7-459.72"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:459$11
    assign { } { }
    assign $0\CPU_inc_pc_a2[31:0] \CPU_inc_pc_a1
    sync posedge \clk
      update \CPU_inc_pc_a2 $0\CPU_inc_pc_a2[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:460.7-460.72"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:460$12
    assign { } { }
    assign $0\CPU_inc_pc_a3[31:0] \CPU_inc_pc_a2
    sync posedge \clk
      update \CPU_inc_pc_a3 $0\CPU_inc_pc_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:463.7-463.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:463$13
    assign { } { }
    assign $0\CPU_is_add_a2[0:0] \CPU_is_add_a1
    sync posedge \clk
      update \CPU_is_add_a2 $0\CPU_is_add_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:464.7-464.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:464$14
    assign { } { }
    assign $0\CPU_is_add_a3[0:0] \CPU_is_add_a2
    sync posedge \clk
      update \CPU_is_add_a3 $0\CPU_is_add_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:467.7-467.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:467$15
    assign { } { }
    assign $0\CPU_is_addi_a2[0:0] \CPU_is_addi_a1
    sync posedge \clk
      update \CPU_is_addi_a2 $0\CPU_is_addi_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:468.7-468.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:468$16
    assign { } { }
    assign $0\CPU_is_addi_a3[0:0] \CPU_is_addi_a2
    sync posedge \clk
      update \CPU_is_addi_a3 $0\CPU_is_addi_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:471.7-471.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:471$17
    assign { } { }
    assign $0\CPU_is_and_a2[0:0] \CPU_is_and_a1
    sync posedge \clk
      update \CPU_is_and_a2 $0\CPU_is_and_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:472.7-472.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:472$18
    assign { } { }
    assign $0\CPU_is_and_a3[0:0] \CPU_is_and_a2
    sync posedge \clk
      update \CPU_is_and_a3 $0\CPU_is_and_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:475.7-475.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:475$19
    assign { } { }
    assign $0\CPU_is_andi_a2[0:0] \CPU_is_andi_a1
    sync posedge \clk
      update \CPU_is_andi_a2 $0\CPU_is_andi_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:476.7-476.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:476$20
    assign { } { }
    assign $0\CPU_is_andi_a3[0:0] \CPU_is_andi_a2
    sync posedge \clk
      update \CPU_is_andi_a3 $0\CPU_is_andi_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:479.7-479.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:479$21
    assign { } { }
    assign $0\CPU_is_auipc_a2[0:0] \CPU_is_auipc_a1
    sync posedge \clk
      update \CPU_is_auipc_a2 $0\CPU_is_auipc_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:480.7-480.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:480$22
    assign { } { }
    assign $0\CPU_is_auipc_a3[0:0] \CPU_is_auipc_a2
    sync posedge \clk
      update \CPU_is_auipc_a3 $0\CPU_is_auipc_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:483.7-483.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:483$23
    assign { } { }
    assign $0\CPU_is_beq_a2[0:0] \CPU_is_beq_a1
    sync posedge \clk
      update \CPU_is_beq_a2 $0\CPU_is_beq_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:484.7-484.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:484$24
    assign { } { }
    assign $0\CPU_is_beq_a3[0:0] \CPU_is_beq_a2
    sync posedge \clk
      update \CPU_is_beq_a3 $0\CPU_is_beq_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:485.7-485.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:485$25
    assign { } { }
    assign $0\CPU_is_beq_a4[0:0] \CPU_is_beq_a3
    sync posedge \clk
      update \CPU_is_beq_a4 $0\CPU_is_beq_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:486.7-486.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:486$26
    assign { } { }
    assign $0\CPU_is_beq_a5[0:0] \CPU_is_beq_a4
    sync posedge \clk
      update \CPU_is_beq_a5 $0\CPU_is_beq_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:489.7-489.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:489$27
    assign { } { }
    assign $0\CPU_is_bge_a2[0:0] \CPU_is_bge_a1
    sync posedge \clk
      update \CPU_is_bge_a2 $0\CPU_is_bge_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:490.7-490.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:490$28
    assign { } { }
    assign $0\CPU_is_bge_a3[0:0] \CPU_is_bge_a2
    sync posedge \clk
      update \CPU_is_bge_a3 $0\CPU_is_bge_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:491.7-491.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:491$29
    assign { } { }
    assign $0\CPU_is_bge_a4[0:0] \CPU_is_bge_a3
    sync posedge \clk
      update \CPU_is_bge_a4 $0\CPU_is_bge_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:492.7-492.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:492$30
    assign { } { }
    assign $0\CPU_is_bge_a5[0:0] \CPU_is_bge_a4
    sync posedge \clk
      update \CPU_is_bge_a5 $0\CPU_is_bge_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:495.7-495.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:495$31
    assign { } { }
    assign $0\CPU_is_bgeu_a2[0:0] \CPU_is_bgeu_a1
    sync posedge \clk
      update \CPU_is_bgeu_a2 $0\CPU_is_bgeu_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:496.7-496.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:496$32
    assign { } { }
    assign $0\CPU_is_bgeu_a3[0:0] \CPU_is_bgeu_a2
    sync posedge \clk
      update \CPU_is_bgeu_a3 $0\CPU_is_bgeu_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:497.7-497.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:497$33
    assign { } { }
    assign $0\CPU_is_bgeu_a4[0:0] \CPU_is_bgeu_a3
    sync posedge \clk
      update \CPU_is_bgeu_a4 $0\CPU_is_bgeu_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:498.7-498.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:498$34
    assign { } { }
    assign $0\CPU_is_bgeu_a5[0:0] \CPU_is_bgeu_a4
    sync posedge \clk
      update \CPU_is_bgeu_a5 $0\CPU_is_bgeu_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:501.7-501.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:501$35
    assign { } { }
    assign $0\CPU_is_blt_a2[0:0] \CPU_is_blt_a1
    sync posedge \clk
      update \CPU_is_blt_a2 $0\CPU_is_blt_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:502.7-502.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:502$36
    assign { } { }
    assign $0\CPU_is_blt_a3[0:0] \CPU_is_blt_a2
    sync posedge \clk
      update \CPU_is_blt_a3 $0\CPU_is_blt_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:503.7-503.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:503$37
    assign { } { }
    assign $0\CPU_is_blt_a4[0:0] \CPU_is_blt_a3
    sync posedge \clk
      update \CPU_is_blt_a4 $0\CPU_is_blt_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:504.7-504.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:504$38
    assign { } { }
    assign $0\CPU_is_blt_a5[0:0] \CPU_is_blt_a4
    sync posedge \clk
      update \CPU_is_blt_a5 $0\CPU_is_blt_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:507.7-507.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:507$39
    assign { } { }
    assign $0\CPU_is_bltu_a2[0:0] \CPU_is_bltu_a1
    sync posedge \clk
      update \CPU_is_bltu_a2 $0\CPU_is_bltu_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:508.7-508.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:508$40
    assign { } { }
    assign $0\CPU_is_bltu_a3[0:0] \CPU_is_bltu_a2
    sync posedge \clk
      update \CPU_is_bltu_a3 $0\CPU_is_bltu_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:509.7-509.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:509$41
    assign { } { }
    assign $0\CPU_is_bltu_a4[0:0] \CPU_is_bltu_a3
    sync posedge \clk
      update \CPU_is_bltu_a4 $0\CPU_is_bltu_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:510.7-510.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:510$42
    assign { } { }
    assign $0\CPU_is_bltu_a5[0:0] \CPU_is_bltu_a4
    sync posedge \clk
      update \CPU_is_bltu_a5 $0\CPU_is_bltu_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:513.7-513.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:513$43
    assign { } { }
    assign $0\CPU_is_bne_a2[0:0] \CPU_is_bne_a1
    sync posedge \clk
      update \CPU_is_bne_a2 $0\CPU_is_bne_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:514.7-514.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:514$44
    assign { } { }
    assign $0\CPU_is_bne_a3[0:0] \CPU_is_bne_a2
    sync posedge \clk
      update \CPU_is_bne_a3 $0\CPU_is_bne_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:515.7-515.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:515$45
    assign { } { }
    assign $0\CPU_is_bne_a4[0:0] \CPU_is_bne_a3
    sync posedge \clk
      update \CPU_is_bne_a4 $0\CPU_is_bne_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:516.7-516.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:516$46
    assign { } { }
    assign $0\CPU_is_bne_a5[0:0] \CPU_is_bne_a4
    sync posedge \clk
      update \CPU_is_bne_a5 $0\CPU_is_bne_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:519.7-519.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:519$47
    assign { } { }
    assign $0\CPU_is_jal_a2[0:0] \CPU_is_jal_a1
    sync posedge \clk
      update \CPU_is_jal_a2 $0\CPU_is_jal_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:520.7-520.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:520$48
    assign { } { }
    assign $0\CPU_is_jal_a3[0:0] \CPU_is_jal_a2
    sync posedge \clk
      update \CPU_is_jal_a3 $0\CPU_is_jal_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:523.7-523.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:523$49
    assign { } { }
    assign $0\CPU_is_jalr_a2[0:0] \CPU_is_jalr_a1
    sync posedge \clk
      update \CPU_is_jalr_a2 $0\CPU_is_jalr_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:524.7-524.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:524$50
    assign { } { }
    assign $0\CPU_is_jalr_a3[0:0] \CPU_is_jalr_a2
    sync posedge \clk
      update \CPU_is_jalr_a3 $0\CPU_is_jalr_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:527.7-527.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:527$51
    assign { } { }
    assign $0\CPU_is_jump_a2[0:0] \CPU_is_jump_a1
    sync posedge \clk
      update \CPU_is_jump_a2 $0\CPU_is_jump_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:528.7-528.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:528$52
    assign { } { }
    assign $0\CPU_is_jump_a3[0:0] \CPU_is_jump_a2
    sync posedge \clk
      update \CPU_is_jump_a3 $0\CPU_is_jump_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:531.7-531.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:531$53
    assign { } { }
    assign $0\CPU_is_load_a2[0:0] \CPU_is_load_a1
    sync posedge \clk
      update \CPU_is_load_a2 $0\CPU_is_load_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:532.7-532.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:532$54
    assign { } { }
    assign $0\CPU_is_load_a3[0:0] \CPU_is_load_a2
    sync posedge \clk
      update \CPU_is_load_a3 $0\CPU_is_load_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:535.7-535.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:535$55
    assign { } { }
    assign $0\CPU_is_lui_a2[0:0] \CPU_is_lui_a1
    sync posedge \clk
      update \CPU_is_lui_a2 $0\CPU_is_lui_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:536.7-536.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:536$56
    assign { } { }
    assign $0\CPU_is_lui_a3[0:0] \CPU_is_lui_a2
    sync posedge \clk
      update \CPU_is_lui_a3 $0\CPU_is_lui_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:539.7-539.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:539$57
    assign { } { }
    assign $0\CPU_is_or_a2[0:0] \CPU_is_or_a1
    sync posedge \clk
      update \CPU_is_or_a2 $0\CPU_is_or_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:540.7-540.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:540$58
    assign { } { }
    assign $0\CPU_is_or_a3[0:0] \CPU_is_or_a2
    sync posedge \clk
      update \CPU_is_or_a3 $0\CPU_is_or_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:543.7-543.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:543$59
    assign { } { }
    assign $0\CPU_is_ori_a2[0:0] \CPU_is_ori_a1
    sync posedge \clk
      update \CPU_is_ori_a2 $0\CPU_is_ori_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:544.7-544.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:544$60
    assign { } { }
    assign $0\CPU_is_ori_a3[0:0] \CPU_is_ori_a2
    sync posedge \clk
      update \CPU_is_ori_a3 $0\CPU_is_ori_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:547.7-547.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:547$61
    assign { } { }
    assign $0\CPU_is_s_instr_a2[0:0] \CPU_is_s_instr_a1
    sync posedge \clk
      update \CPU_is_s_instr_a2 $0\CPU_is_s_instr_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:548.7-548.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:548$62
    assign { } { }
    assign $0\CPU_is_s_instr_a3[0:0] \CPU_is_s_instr_a2
    sync posedge \clk
      update \CPU_is_s_instr_a3 $0\CPU_is_s_instr_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:549.7-549.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:549$63
    assign { } { }
    assign $0\CPU_is_s_instr_a4[0:0] \CPU_is_s_instr_a3
    sync posedge \clk
      update \CPU_is_s_instr_a4 $0\CPU_is_s_instr_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:552.7-552.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:552$64
    assign { } { }
    assign $0\CPU_is_sb_a2[0:0] \CPU_is_sb_a1
    sync posedge \clk
      update \CPU_is_sb_a2 $0\CPU_is_sb_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:553.7-553.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:553$65
    assign { } { }
    assign $0\CPU_is_sb_a3[0:0] \CPU_is_sb_a2
    sync posedge \clk
      update \CPU_is_sb_a3 $0\CPU_is_sb_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:554.7-554.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:554$66
    assign { } { }
    assign $0\CPU_is_sb_a4[0:0] \CPU_is_sb_a3
    sync posedge \clk
      update \CPU_is_sb_a4 $0\CPU_is_sb_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:555.7-555.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:555$67
    assign { } { }
    assign $0\CPU_is_sb_a5[0:0] \CPU_is_sb_a4
    sync posedge \clk
      update \CPU_is_sb_a5 $0\CPU_is_sb_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:558.7-558.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:558$68
    assign { } { }
    assign $0\CPU_is_sh_a2[0:0] \CPU_is_sh_a1
    sync posedge \clk
      update \CPU_is_sh_a2 $0\CPU_is_sh_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:559.7-559.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:559$69
    assign { } { }
    assign $0\CPU_is_sh_a3[0:0] \CPU_is_sh_a2
    sync posedge \clk
      update \CPU_is_sh_a3 $0\CPU_is_sh_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:560.7-560.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:560$70
    assign { } { }
    assign $0\CPU_is_sh_a4[0:0] \CPU_is_sh_a3
    sync posedge \clk
      update \CPU_is_sh_a4 $0\CPU_is_sh_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:561.7-561.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:561$71
    assign { } { }
    assign $0\CPU_is_sh_a5[0:0] \CPU_is_sh_a4
    sync posedge \clk
      update \CPU_is_sh_a5 $0\CPU_is_sh_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:564.7-564.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:564$72
    assign { } { }
    assign $0\CPU_is_sll_a2[0:0] \CPU_is_sll_a1
    sync posedge \clk
      update \CPU_is_sll_a2 $0\CPU_is_sll_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:565.7-565.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:565$73
    assign { } { }
    assign $0\CPU_is_sll_a3[0:0] \CPU_is_sll_a2
    sync posedge \clk
      update \CPU_is_sll_a3 $0\CPU_is_sll_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:568.7-568.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:568$74
    assign { } { }
    assign $0\CPU_is_slli_a2[0:0] \CPU_is_slli_a1
    sync posedge \clk
      update \CPU_is_slli_a2 $0\CPU_is_slli_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:569.7-569.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:569$75
    assign { } { }
    assign $0\CPU_is_slli_a3[0:0] \CPU_is_slli_a2
    sync posedge \clk
      update \CPU_is_slli_a3 $0\CPU_is_slli_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:572.7-572.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:572$76
    assign { } { }
    assign $0\CPU_is_slt_a2[0:0] \CPU_is_slt_a1
    sync posedge \clk
      update \CPU_is_slt_a2 $0\CPU_is_slt_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:573.7-573.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:573$77
    assign { } { }
    assign $0\CPU_is_slt_a3[0:0] \CPU_is_slt_a2
    sync posedge \clk
      update \CPU_is_slt_a3 $0\CPU_is_slt_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:576.7-576.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:576$78
    assign { } { }
    assign $0\CPU_is_slti_a2[0:0] \CPU_is_slti_a1
    sync posedge \clk
      update \CPU_is_slti_a2 $0\CPU_is_slti_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:577.7-577.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:577$79
    assign { } { }
    assign $0\CPU_is_slti_a3[0:0] \CPU_is_slti_a2
    sync posedge \clk
      update \CPU_is_slti_a3 $0\CPU_is_slti_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:580.7-580.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:580$80
    assign { } { }
    assign $0\CPU_is_sltiu_a2[0:0] \CPU_is_sltiu_a1
    sync posedge \clk
      update \CPU_is_sltiu_a2 $0\CPU_is_sltiu_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:581.7-581.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:581$81
    assign { } { }
    assign $0\CPU_is_sltiu_a3[0:0] \CPU_is_sltiu_a2
    sync posedge \clk
      update \CPU_is_sltiu_a3 $0\CPU_is_sltiu_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:584.7-584.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:584$82
    assign { } { }
    assign $0\CPU_is_sltu_a2[0:0] \CPU_is_sltu_a1
    sync posedge \clk
      update \CPU_is_sltu_a2 $0\CPU_is_sltu_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:585.7-585.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:585$83
    assign { } { }
    assign $0\CPU_is_sltu_a3[0:0] \CPU_is_sltu_a2
    sync posedge \clk
      update \CPU_is_sltu_a3 $0\CPU_is_sltu_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:588.7-588.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:588$84
    assign { } { }
    assign $0\CPU_is_sra_a2[0:0] \CPU_is_sra_a1
    sync posedge \clk
      update \CPU_is_sra_a2 $0\CPU_is_sra_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:589.7-589.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:589$85
    assign { } { }
    assign $0\CPU_is_sra_a3[0:0] \CPU_is_sra_a2
    sync posedge \clk
      update \CPU_is_sra_a3 $0\CPU_is_sra_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:592.7-592.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:592$86
    assign { } { }
    assign $0\CPU_is_srai_a2[0:0] \CPU_is_srai_a1
    sync posedge \clk
      update \CPU_is_srai_a2 $0\CPU_is_srai_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:593.7-593.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:593$87
    assign { } { }
    assign $0\CPU_is_srai_a3[0:0] \CPU_is_srai_a2
    sync posedge \clk
      update \CPU_is_srai_a3 $0\CPU_is_srai_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:596.7-596.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:596$88
    assign { } { }
    assign $0\CPU_is_srl_a2[0:0] \CPU_is_srl_a1
    sync posedge \clk
      update \CPU_is_srl_a2 $0\CPU_is_srl_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:597.7-597.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:597$89
    assign { } { }
    assign $0\CPU_is_srl_a3[0:0] \CPU_is_srl_a2
    sync posedge \clk
      update \CPU_is_srl_a3 $0\CPU_is_srl_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:600.7-600.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:600$90
    assign { } { }
    assign $0\CPU_is_srli_a2[0:0] \CPU_is_srli_a1
    sync posedge \clk
      update \CPU_is_srli_a2 $0\CPU_is_srli_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:601.7-601.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:601$91
    assign { } { }
    assign $0\CPU_is_srli_a3[0:0] \CPU_is_srli_a2
    sync posedge \clk
      update \CPU_is_srli_a3 $0\CPU_is_srli_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:604.7-604.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:604$92
    assign { } { }
    assign $0\CPU_is_sub_a2[0:0] \CPU_is_sub_a1
    sync posedge \clk
      update \CPU_is_sub_a2 $0\CPU_is_sub_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:605.7-605.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:605$93
    assign { } { }
    assign $0\CPU_is_sub_a3[0:0] \CPU_is_sub_a2
    sync posedge \clk
      update \CPU_is_sub_a3 $0\CPU_is_sub_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:608.7-608.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:608$94
    assign { } { }
    assign $0\CPU_is_sw_a2[0:0] \CPU_is_sw_a1
    sync posedge \clk
      update \CPU_is_sw_a2 $0\CPU_is_sw_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:609.7-609.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:609$95
    assign { } { }
    assign $0\CPU_is_sw_a3[0:0] \CPU_is_sw_a2
    sync posedge \clk
      update \CPU_is_sw_a3 $0\CPU_is_sw_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:610.7-610.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:610$96
    assign { } { }
    assign $0\CPU_is_sw_a4[0:0] \CPU_is_sw_a3
    sync posedge \clk
      update \CPU_is_sw_a4 $0\CPU_is_sw_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:611.7-611.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:611$97
    assign { } { }
    assign $0\CPU_is_sw_a5[0:0] \CPU_is_sw_a4
    sync posedge \clk
      update \CPU_is_sw_a5 $0\CPU_is_sw_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:614.7-614.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:614$98
    assign { } { }
    assign $0\CPU_is_xor_a2[0:0] \CPU_is_xor_a1
    sync posedge \clk
      update \CPU_is_xor_a2 $0\CPU_is_xor_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:615.7-615.60"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:615$99
    assign { } { }
    assign $0\CPU_is_xor_a3[0:0] \CPU_is_xor_a2
    sync posedge \clk
      update \CPU_is_xor_a3 $0\CPU_is_xor_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:618.7-618.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:618$100
    assign { } { }
    assign $0\CPU_is_xori_a2[0:0] \CPU_is_xori_a1
    sync posedge \clk
      update \CPU_is_xori_a2 $0\CPU_is_xori_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:619.7-619.62"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:619$101
    assign { } { }
    assign $0\CPU_is_xori_a3[0:0] \CPU_is_xori_a2
    sync posedge \clk
      update \CPU_is_xori_a3 $0\CPU_is_xori_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:622.7-622.82"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:622$102
    assign { } { }
    assign $0\CPU_jalr_tgt_pc_a3[31:0] \CPU_jalr_tgt_pc_a2
    sync posedge \clk
      update \CPU_jalr_tgt_pc_a3 $0\CPU_jalr_tgt_pc_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:625.7-625.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:625$103
    assign { } { }
    assign $0\CPU_pc_a1[31:0] \CPU_pc_a0
    sync posedge \clk
      update \CPU_pc_a1 $0\CPU_pc_a1[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:626.7-626.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:626$104
    assign { } { }
    assign $0\CPU_pc_a2[31:0] \CPU_pc_a1
    sync posedge \clk
      update \CPU_pc_a2 $0\CPU_pc_a2[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:627.7-627.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:627$105
    assign { } { }
    assign $0\CPU_pc_a3[31:0] \CPU_pc_a2
    sync posedge \clk
      update \CPU_pc_a3 $0\CPU_pc_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:630.7-630.81"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:630$106
    assign { } { }
    assign $0\CPU_rd_a2[4:0] \w_CPU_rd_a1
    sync posedge \clkP_CPU_rd_valid_a2
      update \CPU_rd_a2 $0\CPU_rd_a2[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:631.7-631.79"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:631$107
    assign { } { }
    assign $0\CPU_rd_a3[4:0] \CPU_rd_a2
    sync posedge \clkP_CPU_rd_valid_a3
      update \CPU_rd_a3 $0\CPU_rd_a3[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:632.7-632.79"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:632$108
    assign { } { }
    assign $0\CPU_rd_a4[4:0] \CPU_rd_a3
    sync posedge \clkP_CPU_rd_valid_a4
      update \CPU_rd_a4 $0\CPU_rd_a4[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:633.7-633.79"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:633$109
    assign { } { }
    assign $0\CPU_rd_a5[4:0] \CPU_rd_a4
    sync posedge \clkP_CPU_rd_valid_a5
      update \CPU_rd_a5 $0\CPU_rd_a5[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:636.7-636.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:636$110
    assign { } { }
    assign $0\CPU_rd_valid_a2[0:0] \CPU_rd_valid_a1
    sync posedge \clk
      update \CPU_rd_valid_a2 $0\CPU_rd_valid_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:637.7-637.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:637$111
    assign { } { }
    assign $0\CPU_rd_valid_a3[0:0] \CPU_rd_valid_a2
    sync posedge \clk
      update \CPU_rd_valid_a3 $0\CPU_rd_valid_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:638.7-638.64"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:638$112
    assign { } { }
    assign $0\CPU_rd_valid_a4[0:0] \CPU_rd_valid_a3
    sync posedge \clk
      update \CPU_rd_valid_a4 $0\CPU_rd_valid_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:641.7-641.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:641$113
    assign { } { }
    assign $0\CPU_reset_a1[0:0] \CPU_reset_a0
    sync posedge \clk
      update \CPU_reset_a1 $0\CPU_reset_a1[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:642.7-642.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:642$114
    assign { } { }
    assign $0\CPU_reset_a2[0:0] \CPU_reset_a1
    sync posedge \clk
      update \CPU_reset_a2 $0\CPU_reset_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:643.7-643.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:643$115
    assign { } { }
    assign $0\CPU_reset_a3[0:0] \CPU_reset_a2
    sync posedge \clk
      update \CPU_reset_a3 $0\CPU_reset_a3[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:644.7-644.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:644$116
    assign { } { }
    assign $0\CPU_reset_a4[0:0] \CPU_reset_a3
    sync posedge \clk
      update \CPU_reset_a4 $0\CPU_reset_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:647.7-647.70"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:647$117
    assign { } { }
    assign $0\CPU_result_a4[3:0] \CPU_result_a3 [5:2]
    sync posedge \clk
      update \CPU_result_a4 $0\CPU_result_a4[3:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:650.7-650.84"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:650$118
    assign { } { }
    assign $0\CPU_rs1_a2[4:0] \w_CPU_rs1_a1
    sync posedge \clkP_CPU_rs1_valid_a2
      update \CPU_rs1_a2 $0\CPU_rs1_a2[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:653.7-653.66"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:653$119
    assign { } { }
    assign $0\CPU_rs1_valid_a2[0:0] \CPU_rs1_valid_a1
    sync posedge \clk
      update \CPU_rs1_valid_a2 $0\CPU_rs1_valid_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:656.7-656.84"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:656$120
    assign { } { }
    assign $0\CPU_rs2_a2[4:0] \w_CPU_rs2_a1
    sync posedge \clkP_CPU_rs2_valid_a2
      update \CPU_rs2_a2 $0\CPU_rs2_a2[4:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:659.7-659.66"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:659$121
    assign { } { }
    assign $0\CPU_rs2_valid_a2[0:0] \CPU_rs2_valid_a1
    sync posedge \clk
      update \CPU_rs2_valid_a2 $0\CPU_rs2_valid_a2[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:662.7-662.80"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:662$122
    assign { } { }
    assign $0\CPU_src1_value_a3[31:0] \CPU_src1_value_a2
    sync posedge \clk
      update \CPU_src1_value_a3 $0\CPU_src1_value_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:665.7-665.80"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:665$123
    assign { } { }
    assign $0\CPU_src2_value_a3[31:0] \CPU_src2_value_a2
    sync posedge \clk
      update \CPU_src2_value_a3 $0\CPU_src2_value_a3[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:666.7-666.80"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:666$124
    assign { } { }
    assign $0\CPU_src2_value_a4[31:0] \CPU_src2_value_a3
    sync posedge \clk
      update \CPU_src2_value_a4 $0\CPU_src2_value_a4[31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:669.7-669.58"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:669$125
    assign { } { }
    assign $0\CPU_valid_a4[0:0] \CPU_valid_a3
    sync posedge \clk
      update \CPU_valid_a4 $0\CPU_valid_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:672.7-672.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:672$126
    assign { } { }
    assign $0\CPU_valid_jump_a4[0:0] \CPU_valid_jump_a3
    sync posedge \clk
      update \CPU_valid_jump_a4 $0\CPU_valid_jump_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:673.7-673.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:673$127
    assign { } { }
    assign $0\CPU_valid_jump_a5[0:0] \CPU_valid_jump_a4
    sync posedge \clk
      update \CPU_valid_jump_a5 $0\CPU_valid_jump_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:676.7-676.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:676$128
    assign { } { }
    assign $0\CPU_valid_load_a4[0:0] \CPU_valid_load_a3
    sync posedge \clk
      update \CPU_valid_load_a4 $0\CPU_valid_load_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:677.7-677.68"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:677$129
    assign { } { }
    assign $0\CPU_valid_load_a5[0:0] \CPU_valid_load_a4
    sync posedge \clk
      update \CPU_valid_load_a5 $0\CPU_valid_load_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:680.7-680.76"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:680$130
    assign { } { }
    assign $0\CPU_valid_taken_br_a4[0:0] \CPU_valid_taken_br_a3
    sync posedge \clk
      update \CPU_valid_taken_br_a4 $0\CPU_valid_taken_br_a4[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:681.7-681.76"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:681$131
    assign { } { }
    assign $0\CPU_valid_taken_br_a5[0:0] \CPU_valid_taken_br_a4
    sync posedge \clk
      update \CPU_valid_taken_br_a5 $0\CPU_valid_taken_br_a5[0:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$315
    assign { } { }
    assign $0\CPU_Dmem_value_a5[0][31:0] \CPU_Dmem_value_a4[0]
    sync posedge \clk
      update \CPU_Dmem_value_a5[0] $0\CPU_Dmem_value_a5[0][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$316
    assign { } { }
    assign $0\CPU_Dmem_value_a5[1][31:0] \CPU_Dmem_value_a4[1]
    sync posedge \clk
      update \CPU_Dmem_value_a5[1] $0\CPU_Dmem_value_a5[1][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$317
    assign { } { }
    assign $0\CPU_Dmem_value_a5[2][31:0] \CPU_Dmem_value_a4[2]
    sync posedge \clk
      update \CPU_Dmem_value_a5[2] $0\CPU_Dmem_value_a5[2][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$318
    assign { } { }
    assign $0\CPU_Dmem_value_a5[3][31:0] \CPU_Dmem_value_a4[3]
    sync posedge \clk
      update \CPU_Dmem_value_a5[3] $0\CPU_Dmem_value_a5[3][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$319
    assign { } { }
    assign $0\CPU_Dmem_value_a5[4][31:0] \CPU_Dmem_value_a4[4]
    sync posedge \clk
      update \CPU_Dmem_value_a5[4] $0\CPU_Dmem_value_a5[4][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$320
    assign { } { }
    assign $0\CPU_Dmem_value_a5[5][31:0] \CPU_Dmem_value_a4[5]
    sync posedge \clk
      update \CPU_Dmem_value_a5[5] $0\CPU_Dmem_value_a5[5][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$321
    assign { } { }
    assign $0\CPU_Dmem_value_a5[6][31:0] \CPU_Dmem_value_a4[6]
    sync posedge \clk
      update \CPU_Dmem_value_a5[6] $0\CPU_Dmem_value_a5[6][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$322
    assign { } { }
    assign $0\CPU_Dmem_value_a5[7][31:0] \CPU_Dmem_value_a4[7]
    sync posedge \clk
      update \CPU_Dmem_value_a5[7] $0\CPU_Dmem_value_a5[7][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$323
    assign { } { }
    assign $0\CPU_Dmem_value_a5[8][31:0] \CPU_Dmem_value_a4[8]
    sync posedge \clk
      update \CPU_Dmem_value_a5[8] $0\CPU_Dmem_value_a5[8][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$324
    assign { } { }
    assign $0\CPU_Dmem_value_a5[9][31:0] \CPU_Dmem_value_a4[9]
    sync posedge \clk
      update \CPU_Dmem_value_a5[9] $0\CPU_Dmem_value_a5[9][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$325
    assign { } { }
    assign $0\CPU_Dmem_value_a5[10][31:0] \CPU_Dmem_value_a4[10]
    sync posedge \clk
      update \CPU_Dmem_value_a5[10] $0\CPU_Dmem_value_a5[10][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$326
    assign { } { }
    assign $0\CPU_Dmem_value_a5[11][31:0] \CPU_Dmem_value_a4[11]
    sync posedge \clk
      update \CPU_Dmem_value_a5[11] $0\CPU_Dmem_value_a5[11][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$327
    assign { } { }
    assign $0\CPU_Dmem_value_a5[12][31:0] \CPU_Dmem_value_a4[12]
    sync posedge \clk
      update \CPU_Dmem_value_a5[12] $0\CPU_Dmem_value_a5[12][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$328
    assign { } { }
    assign $0\CPU_Dmem_value_a5[13][31:0] \CPU_Dmem_value_a4[13]
    sync posedge \clk
      update \CPU_Dmem_value_a5[13] $0\CPU_Dmem_value_a5[13][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$329
    assign { } { }
    assign $0\CPU_Dmem_value_a5[14][31:0] \CPU_Dmem_value_a4[14]
    sync posedge \clk
      update \CPU_Dmem_value_a5[14] $0\CPU_Dmem_value_a5[14][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689.10-689.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:689$330
    assign { } { }
    assign $0\CPU_Dmem_value_a5[15][31:0] \CPU_Dmem_value_a4[15]
    sync posedge \clk
      update \CPU_Dmem_value_a5[15] $0\CPU_Dmem_value_a5[15][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$331
    assign { } { }
    assign $0\CPU_Xreg_value_a4[0][31:0] \CPU_Xreg_value_a3[0]
    sync posedge \clk
      update \CPU_Xreg_value_a4[0] $0\CPU_Xreg_value_a4[0][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$333
    assign { } { }
    assign $0\CPU_Xreg_value_a4[1][31:0] \CPU_Xreg_value_a3[1]
    sync posedge \clk
      update \CPU_Xreg_value_a4[1] $0\CPU_Xreg_value_a4[1][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$335
    assign { } { }
    assign $0\CPU_Xreg_value_a4[2][31:0] \CPU_Xreg_value_a3[2]
    sync posedge \clk
      update \CPU_Xreg_value_a4[2] $0\CPU_Xreg_value_a4[2][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$337
    assign { } { }
    assign $0\CPU_Xreg_value_a4[3][31:0] \CPU_Xreg_value_a3[3]
    sync posedge \clk
      update \CPU_Xreg_value_a4[3] $0\CPU_Xreg_value_a4[3][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$339
    assign { } { }
    assign $0\CPU_Xreg_value_a4[4][31:0] \CPU_Xreg_value_a3[4]
    sync posedge \clk
      update \CPU_Xreg_value_a4[4] $0\CPU_Xreg_value_a4[4][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$341
    assign { } { }
    assign $0\CPU_Xreg_value_a4[5][31:0] \CPU_Xreg_value_a3[5]
    sync posedge \clk
      update \CPU_Xreg_value_a4[5] $0\CPU_Xreg_value_a4[5][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$343
    assign { } { }
    assign $0\CPU_Xreg_value_a4[6][31:0] \CPU_Xreg_value_a3[6]
    sync posedge \clk
      update \CPU_Xreg_value_a4[6] $0\CPU_Xreg_value_a4[6][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$345
    assign { } { }
    assign $0\CPU_Xreg_value_a4[7][31:0] \CPU_Xreg_value_a3[7]
    sync posedge \clk
      update \CPU_Xreg_value_a4[7] $0\CPU_Xreg_value_a4[7][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$347
    assign { } { }
    assign $0\CPU_Xreg_value_a4[8][31:0] \CPU_Xreg_value_a3[8]
    sync posedge \clk
      update \CPU_Xreg_value_a4[8] $0\CPU_Xreg_value_a4[8][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$349
    assign { } { }
    assign $0\CPU_Xreg_value_a4[9][31:0] \CPU_Xreg_value_a3[9]
    sync posedge \clk
      update \CPU_Xreg_value_a4[9] $0\CPU_Xreg_value_a4[9][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$351
    assign { } { }
    assign $0\CPU_Xreg_value_a4[10][31:0] \CPU_Xreg_value_a3[10]
    sync posedge \clk
      update \CPU_Xreg_value_a4[10] $0\CPU_Xreg_value_a4[10][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$353
    assign { } { }
    assign $0\CPU_Xreg_value_a4[11][31:0] \CPU_Xreg_value_a3[11]
    sync posedge \clk
      update \CPU_Xreg_value_a4[11] $0\CPU_Xreg_value_a4[11][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$355
    assign { } { }
    assign $0\CPU_Xreg_value_a4[12][31:0] \CPU_Xreg_value_a3[12]
    sync posedge \clk
      update \CPU_Xreg_value_a4[12] $0\CPU_Xreg_value_a4[12][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$357
    assign { } { }
    assign $0\CPU_Xreg_value_a4[13][31:0] \CPU_Xreg_value_a3[13]
    sync posedge \clk
      update \CPU_Xreg_value_a4[13] $0\CPU_Xreg_value_a4[13][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$359
    assign { } { }
    assign $0\CPU_Xreg_value_a4[14][31:0] \CPU_Xreg_value_a3[14]
    sync posedge \clk
      update \CPU_Xreg_value_a4[14] $0\CPU_Xreg_value_a4[14][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$361
    assign { } { }
    assign $0\CPU_Xreg_value_a4[15][31:0] \CPU_Xreg_value_a3[15]
    sync posedge \clk
      update \CPU_Xreg_value_a4[15] $0\CPU_Xreg_value_a4[15][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$363
    assign { } { }
    assign $0\CPU_Xreg_value_a4[16][31:0] \CPU_Xreg_value_a3[16]
    sync posedge \clk
      update \CPU_Xreg_value_a4[16] $0\CPU_Xreg_value_a4[16][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$365
    assign { } { }
    assign $0\CPU_Xreg_value_a4[17][31:0] \CPU_Xreg_value_a3[17]
    sync posedge \clk
      update \CPU_Xreg_value_a4[17] $0\CPU_Xreg_value_a4[17][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$367
    assign { } { }
    assign $0\CPU_Xreg_value_a4[18][31:0] \CPU_Xreg_value_a3[18]
    sync posedge \clk
      update \CPU_Xreg_value_a4[18] $0\CPU_Xreg_value_a4[18][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$369
    assign { } { }
    assign $0\CPU_Xreg_value_a4[19][31:0] \CPU_Xreg_value_a3[19]
    sync posedge \clk
      update \CPU_Xreg_value_a4[19] $0\CPU_Xreg_value_a4[19][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$371
    assign { } { }
    assign $0\CPU_Xreg_value_a4[20][31:0] \CPU_Xreg_value_a3[20]
    sync posedge \clk
      update \CPU_Xreg_value_a4[20] $0\CPU_Xreg_value_a4[20][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$373
    assign { } { }
    assign $0\CPU_Xreg_value_a4[21][31:0] \CPU_Xreg_value_a3[21]
    sync posedge \clk
      update \CPU_Xreg_value_a4[21] $0\CPU_Xreg_value_a4[21][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$375
    assign { } { }
    assign $0\CPU_Xreg_value_a4[22][31:0] \CPU_Xreg_value_a3[22]
    sync posedge \clk
      update \CPU_Xreg_value_a4[22] $0\CPU_Xreg_value_a4[22][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$377
    assign { } { }
    assign $0\CPU_Xreg_value_a4[23][31:0] \CPU_Xreg_value_a3[23]
    sync posedge \clk
      update \CPU_Xreg_value_a4[23] $0\CPU_Xreg_value_a4[23][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$379
    assign { } { }
    assign $0\CPU_Xreg_value_a4[24][31:0] \CPU_Xreg_value_a3[24]
    sync posedge \clk
      update \CPU_Xreg_value_a4[24] $0\CPU_Xreg_value_a4[24][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$381
    assign { } { }
    assign $0\CPU_Xreg_value_a4[25][31:0] \CPU_Xreg_value_a3[25]
    sync posedge \clk
      update \CPU_Xreg_value_a4[25] $0\CPU_Xreg_value_a4[25][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$383
    assign { } { }
    assign $0\CPU_Xreg_value_a4[26][31:0] \CPU_Xreg_value_a3[26]
    sync posedge \clk
      update \CPU_Xreg_value_a4[26] $0\CPU_Xreg_value_a4[26][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$385
    assign { } { }
    assign $0\CPU_Xreg_value_a4[27][31:0] \CPU_Xreg_value_a3[27]
    sync posedge \clk
      update \CPU_Xreg_value_a4[27] $0\CPU_Xreg_value_a4[27][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$387
    assign { } { }
    assign $0\CPU_Xreg_value_a4[28][31:0] \CPU_Xreg_value_a3[28]
    sync posedge \clk
      update \CPU_Xreg_value_a4[28] $0\CPU_Xreg_value_a4[28][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$389
    assign { } { }
    assign $0\CPU_Xreg_value_a4[29][31:0] \CPU_Xreg_value_a3[29]
    sync posedge \clk
      update \CPU_Xreg_value_a4[29] $0\CPU_Xreg_value_a4[29][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$391
    assign { } { }
    assign $0\CPU_Xreg_value_a4[30][31:0] \CPU_Xreg_value_a3[30]
    sync posedge \clk
      update \CPU_Xreg_value_a4[30] $0\CPU_Xreg_value_a4[30][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698.10-698.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:698$393
    assign { } { }
    assign $0\CPU_Xreg_value_a4[31][31:0] \CPU_Xreg_value_a3[31]
    sync posedge \clk
      update \CPU_Xreg_value_a4[31] $0\CPU_Xreg_value_a4[31][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$332
    assign { } { }
    assign $0\CPU_Xreg_value_a5[0][31:0] \CPU_Xreg_value_a4[0]
    sync posedge \clk
      update \CPU_Xreg_value_a5[0] $0\CPU_Xreg_value_a5[0][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$334
    assign { } { }
    assign $0\CPU_Xreg_value_a5[1][31:0] \CPU_Xreg_value_a4[1]
    sync posedge \clk
      update \CPU_Xreg_value_a5[1] $0\CPU_Xreg_value_a5[1][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$336
    assign { } { }
    assign $0\CPU_Xreg_value_a5[2][31:0] \CPU_Xreg_value_a4[2]
    sync posedge \clk
      update \CPU_Xreg_value_a5[2] $0\CPU_Xreg_value_a5[2][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$338
    assign { } { }
    assign $0\CPU_Xreg_value_a5[3][31:0] \CPU_Xreg_value_a4[3]
    sync posedge \clk
      update \CPU_Xreg_value_a5[3] $0\CPU_Xreg_value_a5[3][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$340
    assign { } { }
    assign $0\CPU_Xreg_value_a5[4][31:0] \CPU_Xreg_value_a4[4]
    sync posedge \clk
      update \CPU_Xreg_value_a5[4] $0\CPU_Xreg_value_a5[4][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$342
    assign { } { }
    assign $0\CPU_Xreg_value_a5[5][31:0] \CPU_Xreg_value_a4[5]
    sync posedge \clk
      update \CPU_Xreg_value_a5[5] $0\CPU_Xreg_value_a5[5][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$344
    assign { } { }
    assign $0\CPU_Xreg_value_a5[6][31:0] \CPU_Xreg_value_a4[6]
    sync posedge \clk
      update \CPU_Xreg_value_a5[6] $0\CPU_Xreg_value_a5[6][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$346
    assign { } { }
    assign $0\CPU_Xreg_value_a5[7][31:0] \CPU_Xreg_value_a4[7]
    sync posedge \clk
      update \CPU_Xreg_value_a5[7] $0\CPU_Xreg_value_a5[7][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$348
    assign { } { }
    assign $0\CPU_Xreg_value_a5[8][31:0] \CPU_Xreg_value_a4[8]
    sync posedge \clk
      update \CPU_Xreg_value_a5[8] $0\CPU_Xreg_value_a5[8][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$350
    assign { } { }
    assign $0\CPU_Xreg_value_a5[9][31:0] \CPU_Xreg_value_a4[9]
    sync posedge \clk
      update \CPU_Xreg_value_a5[9] $0\CPU_Xreg_value_a5[9][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$352
    assign { } { }
    assign $0\CPU_Xreg_value_a5[10][31:0] \CPU_Xreg_value_a4[10]
    sync posedge \clk
      update \CPU_Xreg_value_a5[10] $0\CPU_Xreg_value_a5[10][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$354
    assign { } { }
    assign $0\CPU_Xreg_value_a5[11][31:0] \CPU_Xreg_value_a4[11]
    sync posedge \clk
      update \CPU_Xreg_value_a5[11] $0\CPU_Xreg_value_a5[11][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$356
    assign { } { }
    assign $0\CPU_Xreg_value_a5[12][31:0] \CPU_Xreg_value_a4[12]
    sync posedge \clk
      update \CPU_Xreg_value_a5[12] $0\CPU_Xreg_value_a5[12][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$358
    assign { } { }
    assign $0\CPU_Xreg_value_a5[13][31:0] \CPU_Xreg_value_a4[13]
    sync posedge \clk
      update \CPU_Xreg_value_a5[13] $0\CPU_Xreg_value_a5[13][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$360
    assign { } { }
    assign $0\CPU_Xreg_value_a5[14][31:0] \CPU_Xreg_value_a4[14]
    sync posedge \clk
      update \CPU_Xreg_value_a5[14] $0\CPU_Xreg_value_a5[14][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$362
    assign { } { }
    assign $0\CPU_Xreg_value_a5[15][31:0] \CPU_Xreg_value_a4[15]
    sync posedge \clk
      update \CPU_Xreg_value_a5[15] $0\CPU_Xreg_value_a5[15][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$364
    assign { } { }
    assign $0\CPU_Xreg_value_a5[16][31:0] \CPU_Xreg_value_a4[16]
    sync posedge \clk
      update \CPU_Xreg_value_a5[16] $0\CPU_Xreg_value_a5[16][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$366
    assign { } { }
    assign $0\CPU_Xreg_value_a5[17][31:0] \CPU_Xreg_value_a4[17]
    sync posedge \clk
      update \CPU_Xreg_value_a5[17] $0\CPU_Xreg_value_a5[17][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$368
    assign { } { }
    assign $0\CPU_Xreg_value_a5[18][31:0] \CPU_Xreg_value_a4[18]
    sync posedge \clk
      update \CPU_Xreg_value_a5[18] $0\CPU_Xreg_value_a5[18][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$370
    assign { } { }
    assign $0\CPU_Xreg_value_a5[19][31:0] \CPU_Xreg_value_a4[19]
    sync posedge \clk
      update \CPU_Xreg_value_a5[19] $0\CPU_Xreg_value_a5[19][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$372
    assign { } { }
    assign $0\CPU_Xreg_value_a5[20][31:0] \CPU_Xreg_value_a4[20]
    sync posedge \clk
      update \CPU_Xreg_value_a5[20] $0\CPU_Xreg_value_a5[20][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$374
    assign { } { }
    assign $0\CPU_Xreg_value_a5[21][31:0] \CPU_Xreg_value_a4[21]
    sync posedge \clk
      update \CPU_Xreg_value_a5[21] $0\CPU_Xreg_value_a5[21][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$376
    assign { } { }
    assign $0\CPU_Xreg_value_a5[22][31:0] \CPU_Xreg_value_a4[22]
    sync posedge \clk
      update \CPU_Xreg_value_a5[22] $0\CPU_Xreg_value_a5[22][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$378
    assign { } { }
    assign $0\CPU_Xreg_value_a5[23][31:0] \CPU_Xreg_value_a4[23]
    sync posedge \clk
      update \CPU_Xreg_value_a5[23] $0\CPU_Xreg_value_a5[23][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$380
    assign { } { }
    assign $0\CPU_Xreg_value_a5[24][31:0] \CPU_Xreg_value_a4[24]
    sync posedge \clk
      update \CPU_Xreg_value_a5[24] $0\CPU_Xreg_value_a5[24][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$382
    assign { } { }
    assign $0\CPU_Xreg_value_a5[25][31:0] \CPU_Xreg_value_a4[25]
    sync posedge \clk
      update \CPU_Xreg_value_a5[25] $0\CPU_Xreg_value_a5[25][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$384
    assign { } { }
    assign $0\CPU_Xreg_value_a5[26][31:0] \CPU_Xreg_value_a4[26]
    sync posedge \clk
      update \CPU_Xreg_value_a5[26] $0\CPU_Xreg_value_a5[26][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$386
    assign { } { }
    assign $0\CPU_Xreg_value_a5[27][31:0] \CPU_Xreg_value_a4[27]
    sync posedge \clk
      update \CPU_Xreg_value_a5[27] $0\CPU_Xreg_value_a5[27][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$388
    assign { } { }
    assign $0\CPU_Xreg_value_a5[28][31:0] \CPU_Xreg_value_a4[28]
    sync posedge \clk
      update \CPU_Xreg_value_a5[28] $0\CPU_Xreg_value_a5[28][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$390
    assign { } { }
    assign $0\CPU_Xreg_value_a5[29][31:0] \CPU_Xreg_value_a4[29]
    sync posedge \clk
      update \CPU_Xreg_value_a5[29] $0\CPU_Xreg_value_a5[29][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$392
    assign { } { }
    assign $0\CPU_Xreg_value_a5[30][31:0] \CPU_Xreg_value_a4[30]
    sync posedge \clk
      update \CPU_Xreg_value_a5[30] $0\CPU_Xreg_value_a5[30][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699.10-699.95"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/include/rvmyth_gen.v:699$394
    assign { } { }
    assign $0\CPU_Xreg_value_a5[31][31:0] \CPU_Xreg_value_a4[31]
    sync posedge \clk
      update \CPU_Xreg_value_a5[31] $0\CPU_Xreg_value_a5[31][31:0]
  end
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:239.7-241.10"
  process $proc$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:239$312
    assign { } { }
    assign $0\OUT[9:0] \CPU_Xreg_value_a5[14] [9:0]
    sync posedge \CLK
      update \OUT $0\OUT[9:0]
  end
  connect \clk \CLK
  connect \CPU_reset_a0 \reset
  connect \CPU_clk_lik_a0 \clk
  connect \CPU_pc_a0 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:46$138_Y
  connect \CPU_imem_rd_en_a0 $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:52$139_Y
  connect \CPU_imem_rd_addr_a0 { 28'0000000000000000000000000000 \CPU_pc_a0 [5:2] }
  connect \CPU_instr_a1 \CPU_imem_rd_data_a1
  connect \CPU_inc_pc_a1 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:57$140_Y
  connect \CPU_is_i_instr_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:59$149_Y
  connect \CPU_is_r_instr_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:64$156_Y
  connect \CPU_is_b_instr_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:68$157_Y
  connect \CPU_is_u_instr_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:69$160_Y
  connect \CPU_is_s_instr_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:71$163_Y
  connect \CPU_is_j_instr_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:73$164_Y
  connect \CPU_imm_a1 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:75$169_Y
  connect \CPU_rs2_valid_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:81$171_Y
  connect \CPU_rs1_valid_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:82$174_Y
  connect \CPU_rd_valid_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:83$177_Y
  connect \CPU_funct3_valid_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:84$180_Y
  connect \CPU_funct7_valid_a1 \CPU_is_r_instr_a1
  connect \w_CPU_rs2_a1 \CPU_instr_a1 [24:20]
  connect \w_CPU_rs1_a1 \CPU_instr_a1 [19:15]
  connect \w_CPU_rd_a1 \CPU_instr_a1 [11:7]
  connect \CPU_funct3_a1 \CPU_instr_a1 [14:12]
  connect \CPU_funct7_a1 \CPU_instr_a1 [31:25]
  connect \CPU_opcode_a1 \CPU_instr_a1 [6:0]
  connect \CPU_dec_bits_a1 { \CPU_funct7_a1 [5] \CPU_funct3_a1 \CPU_opcode_a1 }
  connect \CPU_is_beq_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:103$181_Y
  connect \CPU_is_bne_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:104$182_Y
  connect \CPU_is_blt_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:105$183_Y
  connect \CPU_is_bge_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:106$184_Y
  connect \CPU_is_bltu_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:107$185_Y
  connect \CPU_is_bgeu_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:108$186_Y
  connect \CPU_is_add_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:111$187_Y
  connect \CPU_is_addi_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:112$188_Y
  connect \CPU_is_or_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:113$189_Y
  connect \CPU_is_ori_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:114$190_Y
  connect \CPU_is_xor_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:115$191_Y
  connect \CPU_is_xori_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:116$192_Y
  connect \CPU_is_and_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:117$193_Y
  connect \CPU_is_andi_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:118$194_Y
  connect \CPU_is_sub_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:119$195_Y
  connect \CPU_is_slti_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:120$196_Y
  connect \CPU_is_sltiu_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:121$197_Y
  connect \CPU_is_slli_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:122$198_Y
  connect \CPU_is_srli_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:123$199_Y
  connect \CPU_is_srai_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:124$200_Y
  connect \CPU_is_sll_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:125$201_Y
  connect \CPU_is_slt_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:126$202_Y
  connect \CPU_is_sltu_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:127$203_Y
  connect \CPU_is_srl_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:128$204_Y
  connect \CPU_is_sra_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:129$205_Y
  connect \CPU_is_load_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:132$206_Y
  connect \CPU_is_sb_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:135$207_Y
  connect \CPU_is_sh_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:136$208_Y
  connect \CPU_is_sw_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:137$209_Y
  connect \CPU_is_lui_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:140$210_Y
  connect \CPU_is_auipc_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:141$211_Y
  connect \CPU_is_jal_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:142$212_Y
  connect \CPU_is_jalr_a1 $eq$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:143$213_Y
  connect \CPU_is_jump_a1 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:145$214_Y
  connect \CPU_rf_rd_en1_a2 \CPU_rs1_valid_a2
  connect \CPU_rf_rd_index1_a2 \CPU_rs1_a2
  connect \CPU_rf_rd_en2_a2 \CPU_rs2_valid_a2
  connect \CPU_rf_rd_index2_a2 \CPU_rs2_a2
  connect \CPU_br_tgt_pc_a2 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:158$215_Y
  connect \CPU_jalr_tgt_pc_a2 $add$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:161$216_Y
  connect \CPU_src1_value_a2 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:164$219_Y
  connect \CPU_src2_value_a2 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:165$222_Y
  connect \CPU_sltu_result_a3 $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:170$223_Y
  connect \CPU_sltiu_result_a3 $lt$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:171$224_Y
  connect \CPU_result_a3 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:173$277_Y [31:0]
  connect \CPU_rf_wr_en_a3 $logic_or$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:199$281_Y
  connect \CPU_rf_wr_index_a3 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:201$283_Y
  connect \CPU_rf_wr_data_a3 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:203$285_Y
  connect \CPU_taken_br_a3 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:206$301_Y
  connect \CPU_valid_taken_br_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:213$302_Y
  connect \CPU_valid_load_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:216$303_Y
  connect \CPU_valid_a3 $logic_not$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:217$309_Y
  connect \CPU_valid_jump_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:220$310_Y
  connect \CPU_dmem_rd_en_a4 \CPU_valid_load_a4
  connect \CPU_dmem_wr_en_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:224$311_Y
  connect \CPU_dmem_addr_a4 \CPU_result_a4
  connect \CPU_dmem_wr_data_a4 \CPU_src2_value_a4
  connect \CPU_ld_data_a5 \CPU_dmem_rd_data_a5
  connect \CPU_imem_rd_data_a1 $ternary$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$314_Y
  connect \CPU_rf_rd_data1_a2 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_DATA
  connect \CPU_rf_rd_data2_a2 $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_DATA
  connect \w_CPU_dmem_rd_data_a4 $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_DATA
  connect \L1_CPU_Xreg[0].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$398_Y
  connect \L1_CPU_Xreg[1].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$402_Y
  connect \L1_CPU_Xreg[2].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$406_Y
  connect \L1_CPU_Xreg[3].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$410_Y
  connect \L1_CPU_Xreg[4].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$414_Y
  connect \L1_CPU_Xreg[5].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$418_Y
  connect \L1_CPU_Xreg[6].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$422_Y
  connect \L1_CPU_Xreg[7].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$426_Y
  connect \L1_CPU_Xreg[8].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$430_Y
  connect \L1_CPU_Xreg[9].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$434_Y
  connect \L1_CPU_Xreg[10].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$438_Y
  connect \L1_CPU_Xreg[11].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$442_Y
  connect \L1_CPU_Xreg[12].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$446_Y
  connect \L1_CPU_Xreg[13].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$450_Y
  connect \L1_CPU_Xreg[14].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$454_Y
  connect \L1_CPU_Xreg[15].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$458_Y
  connect \L1_CPU_Xreg[16].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$462_Y
  connect \L1_CPU_Xreg[17].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$466_Y
  connect \L1_CPU_Xreg[18].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$470_Y
  connect \L1_CPU_Xreg[19].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$474_Y
  connect \L1_CPU_Xreg[20].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$478_Y
  connect \L1_CPU_Xreg[21].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$482_Y
  connect \L1_CPU_Xreg[22].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$486_Y
  connect \L1_CPU_Xreg[23].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$490_Y
  connect \L1_CPU_Xreg[24].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$494_Y
  connect \L1_CPU_Xreg[25].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$498_Y
  connect \L1_CPU_Xreg[26].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$502_Y
  connect \L1_CPU_Xreg[27].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$506_Y
  connect \L1_CPU_Xreg[28].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$510_Y
  connect \L1_CPU_Xreg[29].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$514_Y
  connect \L1_CPU_Xreg[30].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$518_Y
  connect \L1_CPU_Xreg[31].L1_wr_a3 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:281$522_Y
  connect \L1_CPU_Dmem[0].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$524_Y
  connect \L1_CPU_Dmem[1].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$526_Y
  connect \L1_CPU_Dmem[2].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$528_Y
  connect \L1_CPU_Dmem[3].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$530_Y
  connect \L1_CPU_Dmem[4].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$532_Y
  connect \L1_CPU_Dmem[5].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$534_Y
  connect \L1_CPU_Dmem[6].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$536_Y
  connect \L1_CPU_Dmem[7].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$538_Y
  connect \L1_CPU_Dmem[8].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$540_Y
  connect \L1_CPU_Dmem[9].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$542_Y
  connect \L1_CPU_Dmem[10].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$544_Y
  connect \L1_CPU_Dmem[11].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$546_Y
  connect \L1_CPU_Dmem[12].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$548_Y
  connect \L1_CPU_Dmem[13].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$550_Y
  connect \L1_CPU_Dmem[14].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$552_Y
  connect \L1_CPU_Dmem[15].L1_wr_a4 $logic_and$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:301$554_Y
  connect $mem2reg_rd$\CPU_Imem_instr_a1$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:270$1_ADDR \CPU_imem_rd_addr_a1 [3:0]
  connect $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:288$2_ADDR \CPU_rf_rd_index1_a2
  connect $mem2reg_rd$\CPU_Xreg_value_a4$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:290$3_ADDR \CPU_rf_rd_index2_a2
  connect $mem2reg_rd$\CPU_Dmem_value_a5$/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v:308$4_ADDR \CPU_dmem_addr_a4
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2111oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a211oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21bo_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21boi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a21oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a221oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a222oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire input 7 \C2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a22oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2o_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a2bb2oi_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a311oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a31oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a32oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41o_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__a41oi_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_0
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_1
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_2
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and2b_4
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_1
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_2
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and3b_4
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_1
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_2
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4b_4
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_1
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_2
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__and4bb_4
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_12
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_6
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__buf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufbuf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufbuf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufinv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__bufinv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkbuf_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s15_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s18_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s25_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkdlybuf4s50_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinvlp_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__clkinvlp_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__conb_1
  wire output 1 \HI
  wire output 2 \LO
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_12
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_3
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_4
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_6
end
attribute \blackbox 1
module \sky130_fd_sc_hd__decap_8
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbn_2
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfbbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfrtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfsbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfsbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfstp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__diode_2
  wire input 1 \DIODE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_2
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlclkp_4
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbn_1
  wire input 1 \D
  wire input 5 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbn_2
  wire input 1 \D
  wire input 5 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbp_1
  wire input 1 \D
  wire input 5 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrbp_2
  wire input 1 \D
  wire input 5 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
  wire input 4 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_1
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_2
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtn_4
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_1
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_2
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlrtp_4
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire input 3 \RESET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbn_1
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbn_2
  wire input 1 \D
  wire input 4 \GATE_N
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxbp_1
  wire input 1 \D
  wire input 4 \GATE
  wire output 2 \Q
  wire output 3 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_1
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_2
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtn_4
  wire input 1 \D
  wire input 3 \GATE_N
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlxtp_1
  wire input 1 \D
  wire input 3 \GATE
  wire output 2 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd1_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd2_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlygate4sd3_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s2s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s4s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__dlymetal6s6s_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_1
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_2
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_4
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ebufn_8
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__edfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
end
attribute \blackbox 1
module \sky130_fd_sc_hd__edfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_0
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_1
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_2
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_4
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvn_8
  wire input 1 \A
  wire input 2 \TE_B
  wire output 3 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_1
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_2
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_4
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__einvp_8
  wire input 1 \A
  wire input 3 \TE
  wire output 2 \Z
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fa_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fah_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CI
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fahcin_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CIN
  wire output 4 \COUT
  wire output 5 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__fahcon_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \CI
  wire output 5 \COUT_N
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__ha_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \COUT
  wire output 4 \SUM
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_12
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_6
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__inv_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_bleeder_1
  wire input 1 \SHORT
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_16
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkbufkapwr_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_1
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_16
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_2
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_4
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_clkinvkapwr_8
  wire input 1 \A
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_12
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_3
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_4
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_6
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_decapkapwr_8
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso0n_1
  wire input 1 \A
  wire input 3 \SLEEP_B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso0p_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso1n_1
  wire input 1 \A
  wire input 3 \SLEEP_B
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputiso1p_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_inputisolatch_1
  wire input 1 \D
  wire output 2 \Q
  wire input 3 \SLEEP_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_1
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_16
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_2
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_4
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrc_8
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
  wire input 1 \A
  wire input 3 \SLEEP
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__macro_sparecell
  wire output 1 \LO
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__maj3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_1
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_2
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_4
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2_8
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_1
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_2
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux2i_4
  wire input 4 \A0
  wire input 3 \A1
  wire input 1 \S
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_1
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_2
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__mux4_4
  wire input 5 \A0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \A3
  wire input 6 \S0
  wire input 7 \S1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2_8
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_1
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_2
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand2b_4
  wire input 3 \A_N
  wire input 1 \B
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_1
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_2
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand3b_4
  wire input 4 \A_N
  wire input 1 \B
  wire input 2 \C
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_1
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_2
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4b_4
  wire input 5 \A_N
  wire input 1 \B
  wire input 2 \C
  wire input 3 \D
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_1
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_2
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nand4bb_4
  wire input 4 \A_N
  wire input 5 \B_N
  wire input 1 \C
  wire input 2 \D
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2_8
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_1
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_2
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor2b_4
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor3b_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4b_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__nor4bb_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2111ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire input 6 \D1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o211ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21ba_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o21bai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1_N
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o221ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 6 \B2
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o22ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2a_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_1
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_2
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o2bb2ai_4
  wire input 4 \A1_N
  wire input 5 \A2_N
  wire input 2 \B1
  wire input 3 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_0
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o311ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \C1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o31ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o32ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 6 \A3
  wire input 4 \B1
  wire input 5 \B2
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41a_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_1
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_2
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__o41ai_4
  wire input 2 \A1
  wire input 3 \A2
  wire input 5 \A3
  wire input 6 \A4
  wire input 4 \B1
  wire output 1 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_0
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_1
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_2
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or2b_4
  wire input 1 \A
  wire input 3 \B_N
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or3b_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 4 \D
  wire output 5 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4b_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire input 5 \D_N
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_1
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_2
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__or4bb_4
  wire input 1 \A
  wire input 2 \B
  wire input 4 \C_N
  wire input 5 \D_N
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__probe_p_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__probec_p_8
  wire input 1 \A
  wire output 2 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbn_2
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfbbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 7 \SCD
  wire input 8 \SCE
  wire input 6 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \RESET_B
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtn_1
  wire input 3 \CLK_N
  wire input 1 \D
  wire output 2 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfrtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \RESET_B
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfsbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfsbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
  wire input 5 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfstp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
  wire input 4 \SET_B
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire output 3 \Q
  wire input 4 \SCD
  wire input 5 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_1
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_2
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sdlclkp_4
  wire input 1 \CLK
  wire input 2 \GATE
  wire output 3 \GCLK
  wire input 4 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxbp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxbp_2
  wire input 1 \CLK
  wire input 2 \D
  wire input 5 \DE
  wire output 3 \Q
  wire output 4 \Q_N
  wire input 6 \SCD
  wire input 7 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_1
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_2
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__sedfxtp_4
  wire input 1 \CLK
  wire input 2 \D
  wire input 4 \DE
  wire output 3 \Q
  wire input 5 \SCD
  wire input 6 \SCE
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \Y
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xnor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_1
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_2
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor2_4
  wire input 1 \A
  wire input 2 \B
  wire output 3 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_1
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_2
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \blackbox 1
module \sky130_fd_sc_hd__xor3_4
  wire input 1 \A
  wire input 2 \B
  wire input 3 \C
  wire output 4 \X
end
attribute \hdlname "vsdbabysoc"
attribute \top 1
attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:1.1-39.10"
module \vsdbabysoc
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:15.9-15.12"
  wire \CLK
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:7.16-7.22"
  wire input 4 \ENb_CP
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:8.16-8.23"
  wire input 5 \ENb_VCO
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:2.16-2.19"
  wire output 1 \OUT
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:9.16-9.19"
  wire input 6 \REF
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:16.15-16.24"
  wire width 10 \RV_TO_DAC
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:6.16-6.22"
  wire input 3 \VCO_IN
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:12.16-12.21"
  wire input 7 \VREFH
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:4.16-4.21"
  wire input 2 \reset
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:18.11-22.5"
  cell \rvmyth \core
    connect \CLK \CLK
    connect \OUT \RV_TO_DAC
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:32.12-37.5"
  cell \avsddac \dac
    connect \D \RV_TO_DAC
    connect \OUT \OUT
    connect \VREFH \VREFH
  end
  attribute \module_not_derived 1
  attribute \src "/home/likith/ORFS/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v:24.12-30.5"
  cell \avsdpll \pll
    connect \CLK \CLK
    connect \ENb_CP \ENb_CP
    connect \ENb_VCO \ENb_VCO
    connect \REF \REF
    connect \VCO_IN \VCO_IN
  end
end
