
---------- Begin Simulation Statistics ----------
final_tick                               258574619583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866864                       # Number of bytes of host memory used
host_op_rate                                    30917                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   590.37                       # Real time elapsed on the host
host_tick_rate                              189403403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      18252470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111818                       # Number of seconds simulated
sim_ticks                                111818038500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   11                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     68.75%     68.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3039065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6082318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       941117                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         9766                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2675027                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       935914                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       941117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5203                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2675044                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          231                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13394607                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8263177                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         9777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2499612                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           358                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       885095                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18252454                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    223519236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.081659                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.464227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    214024543     95.75%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5011945      2.24%     97.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1980153      0.89%     98.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1343164      0.60%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       830675      0.37%     99.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        45718      0.02%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       282203      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          477      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          358      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    223519236                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18252232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5000554                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13251456     72.60%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5000554     27.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          444      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18252454                       # Class of committed instruction
system.switch_cpus.commit.refs                5000998                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18252454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      22.363606                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                22.363606                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     220424959                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19210036                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           791102                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            111869                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           9783                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2297233                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5052921                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 64064                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2979                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   223                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2675044                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1600798                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             222020374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10733079                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           68                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           19566                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011962                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1604718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       935915                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.047994                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    223634954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.087468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.742860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        220006011     98.38%     98.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41326      0.02%     98.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           736093      0.33%     98.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            40986      0.02%     98.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           706140      0.32%     99.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            40958      0.02%     99.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           786527      0.35%     99.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            39487      0.02%     99.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1237426      0.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    223634954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9799                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2503140                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.083125                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5060709                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2979                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       178381406                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5240905                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           50                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         5794                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19137624                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5057730                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         9629                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18589661                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         374207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           327                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9783                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1696135                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         4416                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          600                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       240325                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5350                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19834046                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18566949                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615346                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12204800                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.083023                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18567410                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24274677                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16060572                       # number of integer regfile writes
system.switch_cpus.ipc                       0.044716                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.044716                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          137      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13537988     72.79%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5058172     27.20%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2989      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18599290                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 247                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000013                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               8      3.24%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            132     53.44%     56.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           107     43.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18599400                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    260833924                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18566949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20022704                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19137624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18599290                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       885074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2021252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    223634954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.083168                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.366874                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    210183432     93.99%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9556951      4.27%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2752402      1.23%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1041126      0.47%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        92498      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         7564      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          672      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          159      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          150      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    223634954                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.083168                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1600810                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    14                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          918                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          307                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5240905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         5794                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10179008                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                223636057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       210726593                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      24003739                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9692085                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1135647                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7672                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49870587                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19162789                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25201505                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1412314                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           9783                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10350609                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1197635                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     25343677                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15584501                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            242656427                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38390933                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3043854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       922660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6088752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         922660                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3043032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          442                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3038623                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3043032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9125571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9125571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9125571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    194796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194796480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3043253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3043253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3043253                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6951803500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15803116750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 111818038500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          894                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6082478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3044660                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9133613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9133647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194901120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194902208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3039518                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6084416                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151643                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5161756     84.84%     84.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 922660     15.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6084416                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3044824500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4567309500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         1643                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1643                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         1643                       # number of overall hits
system.l2.overall_hits::total                    1643                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3043233                       # number of demand (read+write) misses
system.l2.demand_misses::total                3043255                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3043233                       # number of overall misses
system.l2.overall_misses::total               3043255                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1175500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 243361504000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     243362679500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1175500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 243361504000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    243362679500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3044876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3044898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3044876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3044898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999460                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999460                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79968.081314                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79967.889480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79968.081314                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79967.889480                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 442                       # number of writebacks
system.l2.writebacks::total                       442                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3043233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3043248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3043233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3043248                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 212929194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212930219500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 212929194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 212930219500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68366.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69968.087885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69968.079992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68366.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69968.087885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69968.079992                       # average overall mshr miss latency
system.l2.replacements                        3039518                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          452                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       922208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        922208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     19962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19962500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90328.054299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90328.054299                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     17752500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17752500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80328.054299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80328.054299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1175500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1175500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78366.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69147.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68366.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68366.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         1643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      3043012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3043017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 243341541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243341541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3044655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3044660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999460                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79967.328916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79967.197521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3043012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3043012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 212911441500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 212911441500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69967.335489                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69967.335489                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4093.193140                       # Cycle average of tags in use
system.l2.tags.total_refs                     5159245                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3039518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.697389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              258462801545500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.276333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.009043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.014098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4092.890808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15221118                       # Number of tag accesses
system.l2.tags.data_accesses                 15221118                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    194766784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194768192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3043231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3043253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              2862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst         8585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1741819000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1741831592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         8585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         252982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               252982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         252982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             2862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         8585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1741819000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1742084574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3038032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047137970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5995026                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3043246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        442                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3043246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5199                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            202120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            187538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            180584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           190108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           190360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               78                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  28901365750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15190235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             85864747000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9513.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28263.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2712753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3043246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1364703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1292931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  379515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       325314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    597.719127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   378.668696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   431.892006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36476     11.21%     11.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        92593     28.46%     39.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12438      3.82%     43.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8112      2.49%     45.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5010      1.54%     47.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7028      2.16%     49.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5808      1.79%     51.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5281      1.62%     53.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152568     46.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       325314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   229128.384615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  224359.420071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  59083.489780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            7     53.85%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            5     38.46%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194435008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194767744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1738.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1741.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111817905000                       # Total gap between requests
system.mem_ctrls.avgGap                      36737.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    194434048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8585.376857598876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1738843308.362988471985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119050.559092037744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3043231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       406250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  85864340750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2514744198250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28214.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5689466511.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1227673020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            652516095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11058546240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8826230400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38875698030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10200669120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        70841740065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.544829                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25488702750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3733600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  82595725750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1095083220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            582050535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10633109340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             678600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8826230400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37136759700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11665038720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        69938950515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.471091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29256071500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3733600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78828357000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   111818028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1600775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1600786                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1600775                       # number of overall hits
system.cpu.icache.overall_hits::total         1600786                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1560000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1600798                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1600811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1600798                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1600811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        62400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        62400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1198000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79866.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1600775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1600786                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1600798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1600811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        62400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3201639                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3201639                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1825154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1825154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1825154                       # number of overall hits
system.cpu.dcache.overall_hits::total         1825154                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3227158                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3227163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3227158                       # number of overall misses
system.cpu.dcache.overall_misses::total       3227163                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 265778232500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 265778232500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 265778232500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 265778232500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5052312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5052317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5052312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5052317                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.638749                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.638749                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.638749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.638749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82356.746245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82356.618646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82356.746245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82356.618646                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1465828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            378426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.873486                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          452                       # number of writebacks
system.cpu.dcache.writebacks::total               452                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       182282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       182282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       182282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       182282                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3044876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3044876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 248596764000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 248596764000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 248596764000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 248596764000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.602670                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.602669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.602670                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.602669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81644.298159                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81644.298159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81644.298159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81644.298159                       # average overall mshr miss latency
system.cpu.dcache.replacements                3043854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1824931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1824931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3226937                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3226942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 265757607000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 265757607000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5051868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5051873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.638761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.638762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82355.994864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82355.867258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       182282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       182282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3044655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3044655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 248576359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 248576359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.602679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.602678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81643.522665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81643.522665                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     20625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20625500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93328.054299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93328.054299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20404500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 92328.054299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92328.054299                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258574619583500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.442745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4867275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3043854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.599050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.442743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000432                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000432                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13149512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13149512                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               258905622210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867000                       # Number of bytes of host memory used
host_op_rate                                    43891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1664.23                       # Real time elapsed on the host
host_tick_rate                              198891877                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      73044456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.331003                       # Number of seconds simulated
sim_ticks                                331002626500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9078142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18156214                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2767467                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        23844                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7940923                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2767369                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2767467                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           98                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7940924                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          40130109                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24800236                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        23844                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7498952                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           880                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2201289                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       54791986                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    661721131                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.082802                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.467391                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    633201376     95.69%     95.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     15079124      2.28%     97.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5934097      0.90%     98.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4029641      0.61%     99.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2497925      0.38%     99.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       112970      0.02%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       863671      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1447      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          880      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    661721131                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          54791387                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              15001499                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39789289     72.62%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     15001499     27.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1198      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     54791986                       # Class of committed instruction
system.switch_cpus.commit.refs               15002697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              54791986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      22.066842                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                22.066842                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     652456178                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       57172502                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2359938                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            280300                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          23844                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       6884993                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            15126573                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                190572                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1222                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7940924                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4814013                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             657160374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31800297                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           47688                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011995                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4821035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2767369                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.048036                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    662005253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.087663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.743186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        651225138     98.37%     98.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            96921      0.01%     98.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2233500      0.34%     98.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96339      0.01%     98.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2133986      0.32%     99.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            96888      0.01%     99.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2363805      0.36%     99.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            92466      0.01%     99.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3666210      0.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    662005253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts        23844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7504226                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.083978                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15134051                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       530340903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      15612902                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     56993264                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15132829                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        21448                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55593759                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1046397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          23844                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5026947                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5772                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1199                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       611405                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           46                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          59344298                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55541165                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615669                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          36536469                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.083898                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55542363                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         72683589                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48035115                       # number of integer regfile writes
system.switch_cpus.ipc                       0.045317                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.045317                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40480874     72.79%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15133108     27.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1222      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55615208                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55615204                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    773235668                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55541165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59194553                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           56993264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55615208                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2201289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      5141773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    662005253                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.084010                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.366672                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    621499337     93.88%     93.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     29001330      4.38%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      8195873      1.24%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3033382      0.46%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       255282      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        19442      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          603      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    662005253                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.084010                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4814013                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     15612902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30428705                       # number of misc regfile reads
system.switch_cpus.numCycles                662005253                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       623265762                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      72080824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       29179206                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3336881                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             77                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         12177                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148388520                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       57051912                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     75066409                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4152664                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          23844                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31226102                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2985597                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75395017                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          46786869                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            718713526                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           114270665                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9078683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2679802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18157364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2679802                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9077473                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1196                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9076946                       # Transaction distribution
system.membus.trans_dist::ReadExReq               599                       # Transaction distribution
system.membus.trans_dist::ReadExResp              599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9077473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27234286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27234286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27234286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    581073152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    581073152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               581073152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9078072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9078072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9078072                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20748565000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47102411250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 331002626500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9078084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18154901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9078082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27236047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27236047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9078612                       # Total snoops (count)
system.tol2bus.snoopTraffic                     76544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18157293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.147588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15477491     85.24%     85.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2679802     14.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18157293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9079880000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13618024500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          611                       # number of demand (read+write) hits
system.l2.demand_hits::total                      611                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          611                       # number of overall hits
system.l2.overall_hits::total                     611                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      9078070                       # number of demand (read+write) misses
system.l2.demand_misses::total                9078070                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      9078070                       # number of overall misses
system.l2.overall_misses::total               9078070                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 726255578500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     726255578500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 726255578500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    726255578500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      9078681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9078681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9078681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9078681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999933                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999933                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80001.099187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80001.099187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80001.099187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80001.099187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1196                       # number of writebacks
system.l2.writebacks::total                      1196                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      9078070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9078070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      9078070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9078070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 635474858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 635474858500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 635474858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 635474858500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70001.096984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70001.096984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70001.096984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70001.096984                       # average overall mshr miss latency
system.l2.replacements                        9078612                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2679333                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2679333                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     52326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87356.427379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87356.427379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     46336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77356.427379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77356.427379                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      9077471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9077471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 726203252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 726203252000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9078082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9078082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80000.613827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80000.613827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      9077471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9077471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 635428522000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 635428522000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70000.611624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70000.611624                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    15485330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9082708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.704924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.113841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4095.886159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1921                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45393340                       # Number of tag accesses
system.l2.tags.data_accesses                 45393340                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 331002626500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    580996608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          580996608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        76544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           76544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      9078072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9078072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1196                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1755262833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1755262833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         231249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               231249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         231249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1755262833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1755494082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   9063225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.052348620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17886323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9078072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9078072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14847                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   573                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            602903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            598328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            588778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            575654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            562924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            552045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            542972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            533364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            546762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            563681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           558108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           554343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           551770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           545306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           577179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           609108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               25                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  86533445500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45316125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            256468914250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9547.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28297.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8120170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9078072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4045197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3862359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1154370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       943126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    615.068239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   396.579545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.523940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96772     10.26%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       258715     27.43%     37.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35803      3.80%     41.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24806      2.63%     44.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14767      1.57%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20705      2.20%     47.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16980      1.80%     49.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16062      1.70%     51.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       458516     48.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       943126                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   231903.923077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  231664.114614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  10680.134871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            2      5.13%      5.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-221183            4     10.26%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::221184-229375            9     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-237567           13     33.33%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            7     17.95%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            3      7.69%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              580046400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  950208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               580996608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                76544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1752.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1755.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  331002628000                       # Total gap between requests
system.mem_ctrls.avgGap                      36456.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    580046400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1752392136.985051870346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120651.610599833104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      9078072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 256468914250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8190827195750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28251.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 6848517722.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3503283840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1862039520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32174674980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             647280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26129575680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112491981210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32374919040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       208537121550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        630.016516                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81264828000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11053120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 238684678500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3230642940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1717123650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32536751520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2610000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26129575680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     114333923100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30823810080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       208774436970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.733475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76998906500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11053120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 242950600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   442820655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6414788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6414799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6414788                       # number of overall hits
system.cpu.icache.overall_hits::total         6414799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1560000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6414811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6414824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6414811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6414824                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        62400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        62400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1198000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1198000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79866.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6414788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6414799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6414811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6414824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 67826.086957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        62400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1198000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.029070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6414816                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377342.117647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.003421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.025650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12829665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12829665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      7357150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7357150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      7357150                       # number of overall hits
system.cpu.dcache.overall_hits::total         7357150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12820536                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12820541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12820536                       # number of overall misses
system.cpu.dcache.overall_misses::total      12820541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1056031247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1056031247000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1056031247000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1056031247000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20177686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20177691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     20177686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20177691                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.635382                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.635382                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.635382                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.635382                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82370.288341                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82370.256216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82370.288341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82370.256216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5471761                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1528429                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.579990                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1650                       # number of writebacks
system.cpu.dcache.writebacks::total              1650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       696979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       696979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       696979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       696979                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12123557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12123557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12123557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12123557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 990420743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 990420743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 990420743500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 990420743500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.600840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.600840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.600840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.600840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81693.907448                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81693.907448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81693.907448                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81693.907448                       # average overall mshr miss latency
system.cpu.dcache.replacements               12122537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7356328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7356328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12819716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12819721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1055956498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1055956498000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20176044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20176049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.635393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.635393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82369.726287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82369.694161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       696979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       696979                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12122737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12122737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 990346814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 990346814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.600848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.600848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81693.334970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81693.334970                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     74749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91157.317073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91157.317073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     73929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90157.317073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90157.317073                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258905622210000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.751331                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19480711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12123561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.606847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.751329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          790                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52478943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52478943                       # Number of data accesses

---------- End Simulation Statistics   ----------
