INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'mlodt' on host 'minh' (Windows NT_amd64 version 6.2) on Wed Dec 18 10:55:19 +0700 2024
INFO: [HLS 200-10] In directory 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update'
INFO: [HLS 200-10] Opening project 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj'.
INFO: [HLS 200-10] Adding design file 'conv2D.cpp' to the project
INFO: [HLS 200-10] Adding design file 'conv2D.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/update/conv2d_pj/solution4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.344 ; gain = 17.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.344 ; gain = 17.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.891 ; gain = 19.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.148 ; gain = 19.797
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 133.004 ; gain = 47.652
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 411.246 ; gain = 325.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.32 seconds; current allocated memory: 347.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 348.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 348.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 349.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.016 seconds; current allocated memory: 357.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.181 seconds; current allocated memory: 369.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 369.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 369.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 370.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 371.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 391.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 393.740 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 526.492 ; gain = 441.141
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.351 seconds; peak allocated memory: 393.740 MB.
