;redcode
;assert 1
	SPL 0, <-703
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <1, 203
	SLT 21, 50
	SUB 10, 40
	SUB 10, 40
	SUB #172, @500
	SUB 12, @10
	JMZ <1, 203
	JMZ <1, 203
	SUB -0, 901
	SUB #0, -70
	DJN 1, 24
	SUB @121, 103
	ADD #270, <1
	SUB 300, 290
	SUB -900, @2
	MOV 220, -803
	DJN 1, 24
	DJN 130, @9
	JMZ <1, 203
	SUB #0, -0
	ADD 270, -0
	JMN @300, 91
	ADD 270, -0
	JMN 0, <-703
	ADD 3, @30
	JMN 0, <-703
	JMN @300, 91
	SUB #0, -0
	JMN 0, <-703
	ADD 3, @30
	ADD 3, @30
	ADD 3, @30
	ADD -130, 9
	SUB 900, @2
	SUB @-127, 100
	MOV -1, <-20
	DJN 1, 24
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <-703
	MOV -1, <-20
	SPL 0, <-703
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-703
	JMZ <1, 203
	SLT 21, 50
