; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=kv3-1 -o - %s -O2 | FileCheck %s --check-prefixes=CHECK,CV1
; RUN: llc -mcpu=kv3-2 -o - %s -O2 | FileCheck %s --check-prefixes=CHECK,CV2
; RUN: clang -march=kv3-1 -O2 -c -o /dev/null %s
; RUN: clang -march=kv3-2 -O2 -c -o /dev/null %s

target triple = "kvx-kalray-cos"

define <16 x i8> @narrowhbx_q(<16 x i16> %0) {
; CV1-LABEL: narrowhbx_q:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x80200802
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x80200802
; CV1-NEXT:    sbmm8 $r2 = $r3, 0x80200802
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: narrowhbx_q:
; CV2:       # %bb.0:
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x80200802
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x80200802
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x80200802
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 1)
  %4 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 1)
  %6 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %7 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %6, i32 1)
  %8 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %9 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %8, i32 1)
  %10 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <4 x i8> %7, <4 x i8> %9, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %12 = shufflevector <8 x i8> %10, <8 x i8> %11, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i8> %12
}

declare <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16>, i32)

define <16 x i8> @narrowhbx_s(<16 x i16> %0) {
; CV1-LABEL: narrowhbx_s:
; CV1:       # %bb.0:
; CV1-NEXT:    slshqs $r0 = $r0, 8
; CV1-NEXT:    slshqs $r1 = $r1, 8
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    slshqs $r1 = $r2, 8
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x80200802
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CV1-NEXT:    slshqs $r2 = $r3, 8
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x80200802
; CV1-NEXT:    sbmm8 $r2 = $r2, 0x80200802
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: narrowhbx_s:
; CV2:       # %bb.0:
; CV2-NEXT:    slshqs $r0 = $r0, 8
; CV2-NEXT:    slshqs $r1 = $r1, 8
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CV2-NEXT:    slshqs $r2 = $r2, 8
; CV2-NEXT:    slshqs $r3 = $r3, 8
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x80200802
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x80200802
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x80200802
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 2)
  %4 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 2)
  %6 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %7 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %6, i32 2)
  %8 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %9 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %8, i32 2)
  %10 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <4 x i8> %7, <4 x i8> %9, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %12 = shufflevector <8 x i8> %10, <8 x i8> %11, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i8> %12
}

define <16 x i8> @narrowhbx_us(<16 x i16> %0) {
; CV1-LABEL: narrowhbx_us:
; CV1:       # %bb.0:
; CV1-NEXT:    maxhq $r0 = $r0, 0
; CV1-NEXT:    maxhq $r1 = $r1, 0
; CV1-NEXT:    maxhq $r2 = $r2, 0
; CV1-NEXT:    maxhq $r3 = $r3, 0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    minhq $r0 = $r0, 0xff00ff.@
; CV1-NEXT:    minhq $r1 = $r1, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    minhq $r1 = $r2, 0xff00ff.@
; CV1-NEXT:    minhq $r2 = $r3, 0xff00ff.@
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x40100401
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CV1-NEXT:    sbmm8 $r2 = $r2, 0x40100401
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: narrowhbx_us:
; CV2:       # %bb.0:
; CV2-NEXT:    maxhq $r0 = $r0, 0
; CV2-NEXT:    maxhq $r1 = $r1, 0
; CV2-NEXT:    maxhq $r2 = $r2, 0
; CV2-NEXT:    maxhq $r3 = $r3, 0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    minhq $r0 = $r0, 0xff00ff.@
; CV2-NEXT:    minhq $r1 = $r1, 0xff00ff.@
; CV2-NEXT:    minhq $r2 = $r2, 0xff00ff.@
; CV2-NEXT:    minhq $r3 = $r3, 0xff00ff.@
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x40100401
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x40100401
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 3)
  %4 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 3)
  %6 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %7 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %6, i32 3)
  %8 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %9 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %8, i32 3)
  %10 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <4 x i8> %7, <4 x i8> %9, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %12 = shufflevector <8 x i8> %10, <8 x i8> %11, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i8> %12
}

define <16 x i8> @narrowhbx(<16 x i16> %0) {
; CV1-LABEL: narrowhbx:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x40100401
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x40100401
; CV1-NEXT:    sbmm8 $r2 = $r3, 0x40100401
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: narrowhbx:
; CV2:       # %bb.0:
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x40100401
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x40100401
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x40100401
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 0)
  %4 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 0)
  %6 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %7 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %6, i32 0)
  %8 = shufflevector <16 x i16> %0, <16 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %9 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %8, i32 0)
  %10 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %11 = shufflevector <4 x i8> %7, <4 x i8> %9, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %12 = shufflevector <8 x i8> %10, <8 x i8> %11, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i8> %12
}

define <16 x i16> @narrowwhx_q(ptr nocapture readonly %0) {
; CV1-LABEL: narrowwhx_q:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r4, 0x80400804
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x80400804
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sbmm8 $r1 = $r6, 0x80400804
; CV1-NEXT:    sbmm8 $r5 = $r7, 0x80400804
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r2 = $r8, 0x80400804
; CV1-NEXT:    sbmm8 $r6 = $r9, 0x80400804
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r3 = $r10, 0x80400804
; CV1-NEXT:    sbmm8 $r7 = $r11, 0x80400804
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 63, 32
; CV1-NEXT:    insf $r3 = $r7, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowwhx_q:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x80400804
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x80400804
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x80400804
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x80400804
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x80400804
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x80400804
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x80400804
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x80400804
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 5)
  %2 = load <16 x i32>, ptr %0
  %3 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %3, i32 1)
  %5 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %5, i32 1)
  %7 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 4, i32 5>
  %8 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %7, i32 1)
  %9 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 6, i32 7>
  %10 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %9, i32 1)
  %11 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 8, i32 9>
  %12 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %11, i32 1)
  %13 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 10, i32 11>
  %14 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %13, i32 1)
  %15 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 12, i32 13>
  %16 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %15, i32 1)
  %17 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 14, i32 15>
  %18 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %17, i32 1)
  %19 = shufflevector <2 x i16> %4, <2 x i16> %6, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %20 = shufflevector <2 x i16> %8, <2 x i16> %10, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %21 = shufflevector <2 x i16> %12, <2 x i16> %14, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %22 = shufflevector <2 x i16> %16, <2 x i16> %18, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %23 = shufflevector <4 x i16> %19, <4 x i16> %20, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %24 = shufflevector <4 x i16> %21, <4 x i16> %22, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %25 = shufflevector <8 x i16> %23, <8 x i16> %24, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i16> %25
}

declare <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32>, i32)

define <16 x i16> @narrowwhx_s(ptr nocapture readonly %0) {
; CV1-LABEL: narrowwhx_s:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    slswps $r0 = $r4, 16
; CV1-NEXT:    slswps $r1 = $r5, 16
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    slswps $r2 = $r6, 16
; CV1-NEXT:    slswps $r3 = $r7, 16
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    slswps $r4 = $r8, 16
; CV1-NEXT:    slswps $r5 = $r9, 16
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x80400804
; CV1-NEXT:    sbmm8 $r6 = $r1, 0x80400804
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    sbmm8 $r2 = $r4, 0x80400804
; CV1-NEXT:    sbmm8 $r7 = $r3, 0x80400804
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    slswps $r3 = $r10, 16
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x80400804
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CV1-NEXT:    slswps $r5 = $r11, 16
; CV1-NEXT:    ;; # (end cycle 9)
; CV1-NEXT:    sbmm8 $r3 = $r3, 0x80400804
; CV1-NEXT:    sbmm8 $r5 = $r5, 0x80400804
; CV1-NEXT:    ;; # (end cycle 10)
; CV1-NEXT:    insf $r0 = $r6, 63, 32
; CV1-NEXT:    insf $r1 = $r7, 63, 32
; CV1-NEXT:    ;; # (end cycle 11)
; CV1-NEXT:    insf $r2 = $r4, 63, 32
; CV1-NEXT:    insf $r3 = $r5, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 12)
;
; CV2-LABEL: narrowwhx_s:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    slswps $r4 = $r4, 16
; CV2-NEXT:    slswps $r5 = $r5, 16
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    slswps $r6 = $r6, 16
; CV2-NEXT:    slswps $r7 = $r7, 16
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x80400804
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x80400804
; CV2-NEXT:    slswps $r8 = $r0, 16
; CV2-NEXT:    slswps $r9 = $r1, 16
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x80400804
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x80400804
; CV2-NEXT:    slswps $r10 = $r2, 16
; CV2-NEXT:    slswps $r11 = $r3, 16
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x80400804
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x80400804
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x80400804
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x80400804
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 8)
  %2 = load <16 x i32>, ptr %0
  %3 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %3, i32 2)
  %5 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %5, i32 2)
  %7 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 4, i32 5>
  %8 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %7, i32 2)
  %9 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 6, i32 7>
  %10 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %9, i32 2)
  %11 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 8, i32 9>
  %12 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %11, i32 2)
  %13 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 10, i32 11>
  %14 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %13, i32 2)
  %15 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 12, i32 13>
  %16 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %15, i32 2)
  %17 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 14, i32 15>
  %18 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %17, i32 2)
  %19 = shufflevector <2 x i16> %4, <2 x i16> %6, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %20 = shufflevector <2 x i16> %8, <2 x i16> %10, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %21 = shufflevector <2 x i16> %12, <2 x i16> %14, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %22 = shufflevector <2 x i16> %16, <2 x i16> %18, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %23 = shufflevector <4 x i16> %19, <4 x i16> %20, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %24 = shufflevector <4 x i16> %21, <4 x i16> %22, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %25 = shufflevector <8 x i16> %23, <8 x i16> %24, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i16> %25
}

define <16 x i16> @narrowwhx_us(ptr nocapture readonly %0) {
; CV1-LABEL: narrowwhx_us:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    maxwp $r4 = $r4, 0
; CV1-NEXT:    maxwp $r5 = $r5, 0
; CV1-NEXT:    maxwp $r6 = $r6, 0
; CV1-NEXT:    maxwp $r7 = $r7, 0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    maxwp $r1 = $r1, 0
; CV1-NEXT:    maxwp $r2 = $r2, 0
; CV1-NEXT:    maxwp $r3 = $r3, 0
; CV1-NEXT:    maxwp $r8 = $r0, 0
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    minwp $r0 = $r4, 0xffff.@
; CV1-NEXT:    minwp $r4 = $r5, 0xffff.@
; CV1-NEXT:    minwp $r5 = $r6, 0xffff.@
; CV1-NEXT:    minwp $r6 = $r7, 0xffff.@
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r1 = $r5, 0x20100201
; CV1-NEXT:    sbmm8 $r5 = $r6, 0x20100201
; CV1-NEXT:    minwp $r7 = $r8, 0xffff.@
; CV1-NEXT:    minwp $r8 = $r1, 0xffff.@
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    sbmm8 $r2 = $r7, 0x20100201
; CV1-NEXT:    minwp $r6 = $r2, 0xffff.@
; CV1-NEXT:    sbmm8 $r7 = $r8, 0x20100201
; CV1-NEXT:    minwp $r8 = $r3, 0xffff.@
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CV1-NEXT:    sbmm8 $r4 = $r4, 0x20100201
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    sbmm8 $r3 = $r6, 0x20100201
; CV1-NEXT:    sbmm8 $r6 = $r8, 0x20100201
; CV1-NEXT:    ;; # (end cycle 9)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 10)
; CV1-NEXT:    insf $r2 = $r7, 63, 32
; CV1-NEXT:    insf $r3 = $r6, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 11)
;
; CV2-LABEL: narrowwhx_us:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    maxwp $r4 = $r4, 0
; CV2-NEXT:    maxwp $r5 = $r5, 0
; CV2-NEXT:    maxwp $r6 = $r6, 0
; CV2-NEXT:    maxwp $r7 = $r7, 0
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    maxwp $r0 = $r0, 0
; CV2-NEXT:    maxwp $r1 = $r1, 0
; CV2-NEXT:    maxwp $r2 = $r2, 0
; CV2-NEXT:    maxwp $r3 = $r3, 0
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    minwp $r4 = $r4, 0xffff.@
; CV2-NEXT:    minwp $r5 = $r5, 0xffff.@
; CV2-NEXT:    minwp $r6 = $r6, 0xffff.@
; CV2-NEXT:    minwp $r7 = $r7, 0xffff.@
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    minwp $r8 = $r0, 0xffff.@
; CV2-NEXT:    minwp $r9 = $r1, 0xffff.@
; CV2-NEXT:    minwp $r10 = $r2, 0xffff.@
; CV2-NEXT:    minwp $r11 = $r3, 0xffff.@
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x20100201
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x20100201
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x20100201
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x20100201
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x20100201
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x20100201
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x20100201
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x20100201
; CV2-NEXT:    ;; # (end cycle 8)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 9)
  %2 = load <16 x i32>, ptr %0
  %3 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %3, i32 3)
  %5 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %5, i32 3)
  %7 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 4, i32 5>
  %8 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %7, i32 3)
  %9 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 6, i32 7>
  %10 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %9, i32 3)
  %11 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 8, i32 9>
  %12 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %11, i32 3)
  %13 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 10, i32 11>
  %14 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %13, i32 3)
  %15 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 12, i32 13>
  %16 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %15, i32 3)
  %17 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 14, i32 15>
  %18 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %17, i32 3)
  %19 = shufflevector <2 x i16> %4, <2 x i16> %6, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %20 = shufflevector <2 x i16> %8, <2 x i16> %10, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %21 = shufflevector <2 x i16> %12, <2 x i16> %14, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %22 = shufflevector <2 x i16> %16, <2 x i16> %18, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %23 = shufflevector <4 x i16> %19, <4 x i16> %20, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %24 = shufflevector <4 x i16> %21, <4 x i16> %22, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %25 = shufflevector <8 x i16> %23, <8 x i16> %24, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i16> %25
}

define <16 x i16> @narrowwhx(ptr nocapture readonly %0) {
; CV1-LABEL: narrowwhx:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r4, 0x20100201
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x20100201
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sbmm8 $r1 = $r6, 0x20100201
; CV1-NEXT:    sbmm8 $r5 = $r7, 0x20100201
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r2 = $r8, 0x20100201
; CV1-NEXT:    sbmm8 $r6 = $r9, 0x20100201
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r3 = $r10, 0x20100201
; CV1-NEXT:    sbmm8 $r7 = $r11, 0x20100201
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 63, 32
; CV1-NEXT:    insf $r3 = $r7, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowwhx:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x20100201
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x20100201
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x20100201
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x20100201
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x20100201
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x20100201
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x20100201
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x20100201
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 5)
  %2 = load <16 x i32>, ptr %0
  %3 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 0, i32 1>
  %4 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %3, i32 0)
  %5 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 2, i32 3>
  %6 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %5, i32 0)
  %7 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 4, i32 5>
  %8 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %7, i32 0)
  %9 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 6, i32 7>
  %10 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %9, i32 0)
  %11 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 8, i32 9>
  %12 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %11, i32 0)
  %13 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 10, i32 11>
  %14 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %13, i32 0)
  %15 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 12, i32 13>
  %16 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %15, i32 0)
  %17 = shufflevector <16 x i32> %2, <16 x i32> undef, <2 x i32> <i32 14, i32 15>
  %18 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %17, i32 0)
  %19 = shufflevector <2 x i16> %4, <2 x i16> %6, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %20 = shufflevector <2 x i16> %8, <2 x i16> %10, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %21 = shufflevector <2 x i16> %12, <2 x i16> %14, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %22 = shufflevector <2 x i16> %16, <2 x i16> %18, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %23 = shufflevector <4 x i16> %19, <4 x i16> %20, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %24 = shufflevector <4 x i16> %21, <4 x i16> %22, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %25 = shufflevector <8 x i16> %23, <8 x i16> %24, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  ret <16 x i16> %25
}

define <2 x i8> @narrowhbp_q(<2 x i16> %0) {
; CHECK-LABEL: narrowhbp_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x802
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <2 x i8> @llvm.kvx.narrowint.v2i8(<2 x i16> %0, i32 1)
  ret <2 x i8> %2
}

declare <2 x i8> @llvm.kvx.narrowint.v2i8(<2 x i16>, i32)

define <2 x i8> @narrowhbp_s(<2 x i16> %0) {
; CHECK-LABEL: narrowhbp_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slshqs $r0 = $r0, 8
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x802
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = tail call <2 x i8> @llvm.kvx.narrowint.v2i8(<2 x i16> %0, i32 2)
  ret <2 x i8> %2
}

define <2 x i8> @narrowhbp_us(<2 x i16> %0) {
; CHECK-LABEL: narrowhbp_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxhq $r0 = $r0, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    minhq $r0 = $r0, 0xff00ff
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x401
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = tail call <2 x i8> @llvm.kvx.narrowint.v2i8(<2 x i16> %0, i32 3)
  ret <2 x i8> %2
}

define <2 x i8> @narrowhbp(<2 x i16> %0) {
; CHECK-LABEL: narrowhbp:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x401
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <2 x i8> @llvm.kvx.narrowint.v2i8(<2 x i16> %0, i32 0)
  ret <2 x i8> %2
}

define <2 x i32> @narrowdwp_q(<2 x i64> %0) {
; CHECK-LABEL: narrowdwp_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r1 = $r0, 31, 0
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    copyd $r0 = $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 1)
  %4 = extractelement <2 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 1)
  %6 = insertelement <2 x i32> undef, i32 %3, i32 0
  %7 = insertelement <2 x i32> %6, i32 %5, i32 1
  ret <2 x i32> %7
}

declare i32 @llvm.kvx.narrowint.i32(i64, i32)

define <2 x i32> @narrowdwp_s(<2 x i64> %0) {
; CHECK-LABEL: narrowdwp_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slsd $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slsd $r0 = $r1, 32
; CHECK-NEXT:    srld $r2 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r2, 31, 0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 2)
  %4 = extractelement <2 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 2)
  %6 = insertelement <2 x i32> undef, i32 %3, i32 0
  %7 = insertelement <2 x i32> %6, i32 %5, i32 1
  ret <2 x i32> %7
}

define <2 x i32> @narrowdwp_us(<2 x i64> %0) {
; CHECK-LABEL: narrowdwp_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxd $r0 = $r0, 0
; CHECK-NEXT:    maxd $r1 = $r1, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mind $r0 = $r0, 0xffffffff
; CHECK-NEXT:    mind $r1 = $r1, 0xffffffff
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 3)
  %4 = extractelement <2 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 3)
  %6 = insertelement <2 x i32> undef, i32 %3, i32 0
  %7 = insertelement <2 x i32> %6, i32 %5, i32 1
  ret <2 x i32> %7
}

define <2 x i32> @narrowdwp(<2 x i64> %0) {
; CHECK-LABEL: narrowdwp:
; CHECK:       # %bb.0:
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = extractelement <2 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 0)
  %4 = extractelement <2 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 0)
  %6 = insertelement <2 x i32> undef, i32 %3, i32 0
  %7 = insertelement <2 x i32> %6, i32 %5, i32 1
  ret <2 x i32> %7
}

define <2 x i16> @narrowwhp_q(<2 x i32> %0) {
; CHECK-LABEL: narrowwhp_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %0, i32 1)
  ret <2 x i16> %2
}

define <2 x i16> @narrowwhp_s(<2 x i32> %0) {
; CHECK-LABEL: narrowwhp_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slswps $r0 = $r0, 16
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %0, i32 2)
  ret <2 x i16> %2
}

define <2 x i16> @narrowwhp_us(<2 x i32> %0) {
; CHECK-LABEL: narrowwhp_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxwp $r0 = $r0, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    minwp $r0 = $r0, 0xffff.@
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %0, i32 3)
  ret <2 x i16> %2
}

define <2 x i16> @narrowwhp(<2 x i32> %0) {
; CHECK-LABEL: narrowwhp:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %0, i32 0)
  ret <2 x i16> %2
}

define <32 x i8> @narrowhbv_q(ptr nocapture readonly %0) {
; CV1-LABEL: narrowhbv_q:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r4, 0x80200802
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x80200802
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sbmm8 $r1 = $r6, 0x80200802
; CV1-NEXT:    sbmm8 $r5 = $r7, 0x80200802
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r2 = $r8, 0x80200802
; CV1-NEXT:    sbmm8 $r6 = $r9, 0x80200802
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r3 = $r10, 0x80200802
; CV1-NEXT:    sbmm8 $r7 = $r11, 0x80200802
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 63, 32
; CV1-NEXT:    insf $r3 = $r7, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowhbv_q:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x80200802
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x80200802
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x80200802
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x80200802
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x80200802
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x80200802
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x80200802
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x80200802
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 5)
  %2 = load <32 x i16>, ptr %0
  %3 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %3, i32 1)
  %5 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %5, i32 1)
  %7 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %8 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %7, i32 1)
  %9 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %10 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %9, i32 1)
  %11 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 16, i32 17, i32 18, i32 19>
  %12 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %11, i32 1)
  %13 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 20, i32 21, i32 22, i32 23>
  %14 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %13, i32 1)
  %15 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 24, i32 25, i32 26, i32 27>
  %16 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %15, i32 1)
  %17 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 28, i32 29, i32 30, i32 31>
  %18 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %17, i32 1)
  %19 = shufflevector <4 x i8> %4, <4 x i8> %6, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %20 = shufflevector <4 x i8> %8, <4 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %21 = shufflevector <4 x i8> %12, <4 x i8> %14, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %22 = shufflevector <4 x i8> %16, <4 x i8> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %23 = shufflevector <8 x i8> %19, <8 x i8> %20, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %24 = shufflevector <8 x i8> %21, <8 x i8> %22, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %25 = shufflevector <16 x i8> %23, <16 x i8> %24, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
  ret <32 x i8> %25
}

define <32 x i8> @narrowhbv_s(ptr nocapture readonly %0) {
; CV1-LABEL: narrowhbv_s:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    slshqs $r0 = $r4, 8
; CV1-NEXT:    slshqs $r1 = $r5, 8
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    slshqs $r2 = $r6, 8
; CV1-NEXT:    slshqs $r3 = $r7, 8
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    slshqs $r4 = $r8, 8
; CV1-NEXT:    slshqs $r5 = $r9, 8
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x80200802
; CV1-NEXT:    sbmm8 $r6 = $r1, 0x80200802
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    sbmm8 $r2 = $r4, 0x80200802
; CV1-NEXT:    sbmm8 $r7 = $r3, 0x80200802
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    slshqs $r3 = $r10, 8
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x80200802
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CV1-NEXT:    slshqs $r5 = $r11, 8
; CV1-NEXT:    ;; # (end cycle 9)
; CV1-NEXT:    sbmm8 $r3 = $r3, 0x80200802
; CV1-NEXT:    sbmm8 $r5 = $r5, 0x80200802
; CV1-NEXT:    ;; # (end cycle 10)
; CV1-NEXT:    insf $r0 = $r6, 63, 32
; CV1-NEXT:    insf $r1 = $r7, 63, 32
; CV1-NEXT:    ;; # (end cycle 11)
; CV1-NEXT:    insf $r2 = $r4, 63, 32
; CV1-NEXT:    insf $r3 = $r5, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 12)
;
; CV2-LABEL: narrowhbv_s:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    slshqs $r4 = $r4, 8
; CV2-NEXT:    slshqs $r5 = $r5, 8
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    slshqs $r6 = $r6, 8
; CV2-NEXT:    slshqs $r7 = $r7, 8
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x80200802
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x80200802
; CV2-NEXT:    slshqs $r8 = $r0, 8
; CV2-NEXT:    slshqs $r9 = $r1, 8
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x80200802
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x80200802
; CV2-NEXT:    slshqs $r10 = $r2, 8
; CV2-NEXT:    slshqs $r11 = $r3, 8
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x80200802
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x80200802
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x80200802
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x80200802
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 8)
  %2 = load <32 x i16>, ptr %0
  %3 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %3, i32 2)
  %5 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %5, i32 2)
  %7 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %8 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %7, i32 2)
  %9 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %10 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %9, i32 2)
  %11 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 16, i32 17, i32 18, i32 19>
  %12 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %11, i32 2)
  %13 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 20, i32 21, i32 22, i32 23>
  %14 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %13, i32 2)
  %15 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 24, i32 25, i32 26, i32 27>
  %16 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %15, i32 2)
  %17 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 28, i32 29, i32 30, i32 31>
  %18 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %17, i32 2)
  %19 = shufflevector <4 x i8> %4, <4 x i8> %6, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %20 = shufflevector <4 x i8> %8, <4 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %21 = shufflevector <4 x i8> %12, <4 x i8> %14, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %22 = shufflevector <4 x i8> %16, <4 x i8> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %23 = shufflevector <8 x i8> %19, <8 x i8> %20, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %24 = shufflevector <8 x i8> %21, <8 x i8> %22, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %25 = shufflevector <16 x i8> %23, <16 x i8> %24, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
  ret <32 x i8> %25
}

define <32 x i8> @narrowhbv_us(ptr nocapture readonly %0) {
; CV1-LABEL: narrowhbv_us:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    maxhq $r4 = $r4, 0
; CV1-NEXT:    maxhq $r5 = $r5, 0
; CV1-NEXT:    maxhq $r6 = $r6, 0
; CV1-NEXT:    maxhq $r7 = $r7, 0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    maxhq $r1 = $r1, 0
; CV1-NEXT:    maxhq $r2 = $r2, 0
; CV1-NEXT:    maxhq $r3 = $r3, 0
; CV1-NEXT:    maxhq $r8 = $r0, 0
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    minhq $r0 = $r4, 0xff00ff.@
; CV1-NEXT:    minhq $r4 = $r5, 0xff00ff.@
; CV1-NEXT:    minhq $r5 = $r6, 0xff00ff.@
; CV1-NEXT:    minhq $r6 = $r7, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r1 = $r5, 0x40100401
; CV1-NEXT:    sbmm8 $r5 = $r6, 0x40100401
; CV1-NEXT:    minhq $r7 = $r8, 0xff00ff.@
; CV1-NEXT:    minhq $r8 = $r1, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    sbmm8 $r2 = $r7, 0x40100401
; CV1-NEXT:    minhq $r6 = $r2, 0xff00ff.@
; CV1-NEXT:    sbmm8 $r7 = $r8, 0x40100401
; CV1-NEXT:    minhq $r8 = $r3, 0xff00ff.@
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CV1-NEXT:    sbmm8 $r4 = $r4, 0x40100401
; CV1-NEXT:    ;; # (end cycle 8)
; CV1-NEXT:    sbmm8 $r3 = $r6, 0x40100401
; CV1-NEXT:    sbmm8 $r6 = $r8, 0x40100401
; CV1-NEXT:    ;; # (end cycle 9)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 10)
; CV1-NEXT:    insf $r2 = $r7, 63, 32
; CV1-NEXT:    insf $r3 = $r6, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 11)
;
; CV2-LABEL: narrowhbv_us:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    maxhq $r4 = $r4, 0
; CV2-NEXT:    maxhq $r5 = $r5, 0
; CV2-NEXT:    maxhq $r6 = $r6, 0
; CV2-NEXT:    maxhq $r7 = $r7, 0
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    maxhq $r0 = $r0, 0
; CV2-NEXT:    maxhq $r1 = $r1, 0
; CV2-NEXT:    maxhq $r2 = $r2, 0
; CV2-NEXT:    maxhq $r3 = $r3, 0
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    minhq $r4 = $r4, 0xff00ff.@
; CV2-NEXT:    minhq $r5 = $r5, 0xff00ff.@
; CV2-NEXT:    minhq $r6 = $r6, 0xff00ff.@
; CV2-NEXT:    minhq $r7 = $r7, 0xff00ff.@
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    minhq $r8 = $r0, 0xff00ff.@
; CV2-NEXT:    minhq $r9 = $r1, 0xff00ff.@
; CV2-NEXT:    minhq $r10 = $r2, 0xff00ff.@
; CV2-NEXT:    minhq $r11 = $r3, 0xff00ff.@
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x40100401
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x40100401
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x40100401
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x40100401
; CV2-NEXT:    ;; # (end cycle 7)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x40100401
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x40100401
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x40100401
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x40100401
; CV2-NEXT:    ;; # (end cycle 8)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 9)
  %2 = load <32 x i16>, ptr %0
  %3 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %3, i32 3)
  %5 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %5, i32 3)
  %7 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %8 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %7, i32 3)
  %9 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %10 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %9, i32 3)
  %11 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 16, i32 17, i32 18, i32 19>
  %12 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %11, i32 3)
  %13 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 20, i32 21, i32 22, i32 23>
  %14 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %13, i32 3)
  %15 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 24, i32 25, i32 26, i32 27>
  %16 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %15, i32 3)
  %17 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 28, i32 29, i32 30, i32 31>
  %18 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %17, i32 3)
  %19 = shufflevector <4 x i8> %4, <4 x i8> %6, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %20 = shufflevector <4 x i8> %8, <4 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %21 = shufflevector <4 x i8> %12, <4 x i8> %14, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %22 = shufflevector <4 x i8> %16, <4 x i8> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %23 = shufflevector <8 x i8> %19, <8 x i8> %20, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %24 = shufflevector <8 x i8> %21, <8 x i8> %22, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %25 = shufflevector <16 x i8> %23, <16 x i8> %24, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
  ret <32 x i8> %25
}

define <32 x i8> @narrowhbv(ptr nocapture readonly %0) {
; CV1-LABEL: narrowhbv:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r4, 0x40100401
; CV1-NEXT:    sbmm8 $r4 = $r5, 0x40100401
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    sbmm8 $r1 = $r6, 0x40100401
; CV1-NEXT:    sbmm8 $r5 = $r7, 0x40100401
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    sbmm8 $r2 = $r8, 0x40100401
; CV1-NEXT:    sbmm8 $r6 = $r9, 0x40100401
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    sbmm8 $r3 = $r10, 0x40100401
; CV1-NEXT:    sbmm8 $r7 = $r11, 0x40100401
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 63, 32
; CV1-NEXT:    insf $r3 = $r7, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowhbv:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r4, 0x40100401
; CV2-NEXT:    sbmm8 $r1 = $r6, 0x40100401
; CV2-NEXT:    sbmm8 $r4 = $r5, 0x40100401
; CV2-NEXT:    sbmm8 $r5 = $r7, 0x40100401
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    sbmm8 $r2 = $r8, 0x40100401
; CV2-NEXT:    sbmm8 $r3 = $r10, 0x40100401
; CV2-NEXT:    sbmm8 $r6 = $r9, 0x40100401
; CV2-NEXT:    sbmm8 $r7 = $r11, 0x40100401
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 5)
  %2 = load <32 x i16>, ptr %0
  %3 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %4 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %3, i32 0)
  %5 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %6 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %5, i32 0)
  %7 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 8, i32 9, i32 10, i32 11>
  %8 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %7, i32 0)
  %9 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 12, i32 13, i32 14, i32 15>
  %10 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %9, i32 0)
  %11 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 16, i32 17, i32 18, i32 19>
  %12 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %11, i32 0)
  %13 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 20, i32 21, i32 22, i32 23>
  %14 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %13, i32 0)
  %15 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 24, i32 25, i32 26, i32 27>
  %16 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %15, i32 0)
  %17 = shufflevector <32 x i16> %2, <32 x i16> undef, <4 x i32> <i32 28, i32 29, i32 30, i32 31>
  %18 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %17, i32 0)
  %19 = shufflevector <4 x i8> %4, <4 x i8> %6, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %20 = shufflevector <4 x i8> %8, <4 x i8> %10, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %21 = shufflevector <4 x i8> %12, <4 x i8> %14, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %22 = shufflevector <4 x i8> %16, <4 x i8> %18, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  %23 = shufflevector <8 x i8> %19, <8 x i8> %20, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %24 = shufflevector <8 x i8> %21, <8 x i8> %22, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %25 = shufflevector <16 x i8> %23, <16 x i8> %24, <32 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
  ret <32 x i8> %25
}

define <4 x i8> @narrowhbq_q(<4 x i16> %0) {
; CHECK-LABEL: narrowhbq_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %0, i32 1)
  ret <4 x i8> %2
}

define <4 x i8> @narrowhbq_s(<4 x i16> %0) {
; CHECK-LABEL: narrowhbq_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slshqs $r0 = $r0, 8
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %0, i32 2)
  ret <4 x i8> %2
}

define <4 x i8> @narrowhbq_us(<4 x i16> %0) {
; CHECK-LABEL: narrowhbq_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxhq $r0 = $r0, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    minhq $r0 = $r0, 0xff00ff.@
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %0, i32 3)
  ret <4 x i8> %2
}

define <4 x i8> @narrowhbq(<4 x i16> %0) {
; CHECK-LABEL: narrowhbq:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
  %2 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %0, i32 0)
  ret <4 x i8> %2
}

define <4 x i32> @narrowdwq_q(<4 x i64> %0) {
; CHECK-LABEL: narrowdwq_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    srld $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r1 = $r0, 31, 0
; CHECK-NEXT:    insf $r3 = $r2, 31, 0
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    copyd $r0 = $r1
; CHECK-NEXT:    copyd $r1 = $r3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <4 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 1)
  %4 = extractelement <4 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 1)
  %6 = extractelement <4 x i64> %0, i64 2
  %7 = tail call i32 @llvm.kvx.narrowint.i32(i64 %6, i32 1)
  %8 = extractelement <4 x i64> %0, i64 3
  %9 = tail call i32 @llvm.kvx.narrowint.i32(i64 %8, i32 1)
  %10 = insertelement <4 x i32> undef, i32 %3, i32 0
  %11 = insertelement <4 x i32> %10, i32 %5, i32 1
  %12 = insertelement <4 x i32> %11, i32 %7, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

define <4 x i32> @narrowdwq_s(<4 x i64> %0) {
; CHECK-LABEL: narrowdwq_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slsd $r0 = $r0, 32
; CHECK-NEXT:    slsd $r2 = $r2, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slsd $r0 = $r1, 32
; CHECK-NEXT:    slsd $r1 = $r3, 32
; CHECK-NEXT:    srld $r2 = $r2, 32
; CHECK-NEXT:    srld $r4 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r4, 31, 0
; CHECK-NEXT:    insf $r1 = $r2, 31, 0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <4 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 2)
  %4 = extractelement <4 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 2)
  %6 = extractelement <4 x i64> %0, i64 2
  %7 = tail call i32 @llvm.kvx.narrowint.i32(i64 %6, i32 2)
  %8 = extractelement <4 x i64> %0, i64 3
  %9 = tail call i32 @llvm.kvx.narrowint.i32(i64 %8, i32 2)
  %10 = insertelement <4 x i32> undef, i32 %3, i32 0
  %11 = insertelement <4 x i32> %10, i32 %5, i32 1
  %12 = insertelement <4 x i32> %11, i32 %7, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

define <4 x i32> @narrowdwq_us(<4 x i64> %0) {
; CHECK-LABEL: narrowdwq_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxd $r0 = $r0, 0
; CHECK-NEXT:    maxd $r1 = $r1, 0
; CHECK-NEXT:    maxd $r2 = $r2, 0
; CHECK-NEXT:    maxd $r3 = $r3, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mind $r0 = $r0, 0xffffffff
; CHECK-NEXT:    mind $r1 = $r2, 0xffffffff
; CHECK-NEXT:    mind $r2 = $r3, 0xffffffff
; CHECK-NEXT:    mind $r4 = $r1, 0xffffffff
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r4, 63, 32
; CHECK-NEXT:    insf $r1 = $r2, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = extractelement <4 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 3)
  %4 = extractelement <4 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 3)
  %6 = extractelement <4 x i64> %0, i64 2
  %7 = tail call i32 @llvm.kvx.narrowint.i32(i64 %6, i32 3)
  %8 = extractelement <4 x i64> %0, i64 3
  %9 = tail call i32 @llvm.kvx.narrowint.i32(i64 %8, i32 3)
  %10 = insertelement <4 x i32> undef, i32 %3, i32 0
  %11 = insertelement <4 x i32> %10, i32 %5, i32 1
  %12 = insertelement <4 x i32> %11, i32 %7, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

define <4 x i32> @narrowdwq(<4 x i64> %0) {
; CHECK-LABEL: narrowdwq:
; CHECK:       # %bb.0:
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    insf $r2 = $r3, 63, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    copyd $r1 = $r2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = extractelement <4 x i64> %0, i64 0
  %3 = tail call i32 @llvm.kvx.narrowint.i32(i64 %2, i32 0)
  %4 = extractelement <4 x i64> %0, i64 1
  %5 = tail call i32 @llvm.kvx.narrowint.i32(i64 %4, i32 0)
  %6 = extractelement <4 x i64> %0, i64 2
  %7 = tail call i32 @llvm.kvx.narrowint.i32(i64 %6, i32 0)
  %8 = extractelement <4 x i64> %0, i64 3
  %9 = tail call i32 @llvm.kvx.narrowint.i32(i64 %8, i32 0)
  %10 = insertelement <4 x i32> undef, i32 %3, i32 0
  %11 = insertelement <4 x i32> %10, i32 %5, i32 1
  %12 = insertelement <4 x i32> %11, i32 %7, i32 2
  %13 = insertelement <4 x i32> %12, i32 %9, i32 3
  ret <4 x i32> %13
}

define <4 x i16> @narrowwhq_q(<4 x i32> %0) {
; CHECK-LABEL: narrowwhq_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x80400804
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 1)
  %4 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 1)
  %6 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i16> %6
}

define <4 x i16> @narrowwhq_s(<4 x i32> %0) {
; CHECK-LABEL: narrowwhq_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slswps $r0 = $r0, 16
; CHECK-NEXT:    slswps $r1 = $r1, 16
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x80400804
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 2)
  %4 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 2)
  %6 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i16> %6
}

define <4 x i16> @narrowwhq_us(<4 x i32> %0) {
; CHECK-LABEL: narrowwhq_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxwp $r0 = $r0, 0
; CHECK-NEXT:    maxwp $r1 = $r1, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    minwp $r0 = $r0, 0xffff.@
; CHECK-NEXT:    minwp $r1 = $r1, 0xffff.@
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x20100201
; CHECK-NEXT:    ;; # (end cycle 2)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 3)
  %4 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 3)
  %6 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i16> %6
}

define <4 x i16> @narrowwhq(<4 x i32> %0) {
; CHECK-LABEL: narrowwhq:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x20100201
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 0)
  %4 = shufflevector <4 x i32> %0, <4 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 0)
  %6 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  ret <4 x i16> %6
}

define <8 x i8> @narrowhbo_q(<8 x i16> %0) {
; CHECK-LABEL: narrowhbo_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x80200802
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 1)
  %4 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 1)
  %6 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i8> %6
}

define <8 x i8> @narrowhbo_s(<8 x i16> %0) {
; CHECK-LABEL: narrowhbo_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    slshqs $r0 = $r0, 8
; CHECK-NEXT:    slshqs $r1 = $r1, 8
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x80200802
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x80200802
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 2)
  %4 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 2)
  %6 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i8> %6
}

define <8 x i8> @narrowhbo_us(<8 x i16> %0) {
; CHECK-LABEL: narrowhbo_us:
; CHECK:       # %bb.0:
; CHECK-NEXT:    maxhq $r0 = $r0, 0
; CHECK-NEXT:    maxhq $r1 = $r1, 0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    minhq $r0 = $r0, 0xff00ff.@
; CHECK-NEXT:    minhq $r1 = $r1, 0xff00ff.@
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CHECK-NEXT:    ;; # (end cycle 2)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 3)
  %4 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 3)
  %6 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i8> %6
}

define <8 x i8> @narrowhbo(<8 x i16> %0) {
; CHECK-LABEL: narrowhbo:
; CHECK:       # %bb.0:
; CHECK-NEXT:    sbmm8 $r0 = $r0, 0x40100401
; CHECK-NEXT:    sbmm8 $r1 = $r1, 0x40100401
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %3 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %2, i32 0)
  %4 = shufflevector <8 x i16> %0, <8 x i16> undef, <4 x i32> <i32 4, i32 5, i32 6, i32 7>
  %5 = tail call <4 x i8> @llvm.kvx.narrowint.v4i8(<4 x i16> %4, i32 0)
  %6 = shufflevector <4 x i8> %3, <4 x i8> %5, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i8> %6
}

define <8 x i32> @narrowdwo_q(ptr nocapture readonly %0) {
; CHECK-LABEL: narrowdwo_q:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lo $r4r5r6r7 = 32[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    lo $r0r1r2r3 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    srld $r4 = $r4, 32
; CHECK-NEXT:    srld $r6 = $r6, 32
; CHECK-NEXT:    ;; # (end cycle 3)
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    srld $r2 = $r2, 32
; CHECK-NEXT:    insf $r5 = $r4, 31, 0
; CHECK-NEXT:    insf $r7 = $r6, 31, 0
; CHECK-NEXT:    ;; # (end cycle 4)
; CHECK-NEXT:    insf $r1 = $r0, 31, 0
; CHECK-NEXT:    insf $r3 = $r2, 31, 0
; CHECK-NEXT:    ;; # (end cycle 5)
; CHECK-NEXT:    copyd $r0 = $r1
; CHECK-NEXT:    copyd $r1 = $r3
; CHECK-NEXT:    copyd $r2 = $r5
; CHECK-NEXT:    copyd $r3 = $r7
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 6)
  %2 = load <8 x i64>, ptr %0
  %3 = extractelement <8 x i64> %2, i64 0
  %4 = tail call i32 @llvm.kvx.narrowint.i32(i64 %3, i32 1)
  %5 = extractelement <8 x i64> %2, i64 1
  %6 = tail call i32 @llvm.kvx.narrowint.i32(i64 %5, i32 1)
  %7 = extractelement <8 x i64> %2, i64 2
  %8 = tail call i32 @llvm.kvx.narrowint.i32(i64 %7, i32 1)
  %9 = extractelement <8 x i64> %2, i64 3
  %10 = tail call i32 @llvm.kvx.narrowint.i32(i64 %9, i32 1)
  %11 = extractelement <8 x i64> %2, i64 4
  %12 = tail call i32 @llvm.kvx.narrowint.i32(i64 %11, i32 1)
  %13 = extractelement <8 x i64> %2, i64 5
  %14 = tail call i32 @llvm.kvx.narrowint.i32(i64 %13, i32 1)
  %15 = extractelement <8 x i64> %2, i64 6
  %16 = tail call i32 @llvm.kvx.narrowint.i32(i64 %15, i32 1)
  %17 = extractelement <8 x i64> %2, i64 7
  %18 = tail call i32 @llvm.kvx.narrowint.i32(i64 %17, i32 1)
  %19 = insertelement <8 x i32> undef, i32 %4, i32 0
  %20 = insertelement <8 x i32> %19, i32 %6, i32 1
  %21 = insertelement <8 x i32> %20, i32 %8, i32 2
  %22 = insertelement <8 x i32> %21, i32 %10, i32 3
  %23 = insertelement <8 x i32> %22, i32 %12, i32 4
  %24 = insertelement <8 x i32> %23, i32 %14, i32 5
  %25 = insertelement <8 x i32> %24, i32 %16, i32 6
  %26 = insertelement <8 x i32> %25, i32 %18, i32 7
  ret <8 x i32> %26
}

define <8 x i32> @narrowdwo_s(ptr nocapture readonly %0) {
; CV1-LABEL: narrowdwo_s:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    slsd $r0 = $r5, 32
; CV1-NEXT:    slsd $r4 = $r4, 32
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    slsd $r1 = $r7, 32
; CV1-NEXT:    srld $r4 = $r4, 32
; CV1-NEXT:    slsd $r5 = $r6, 32
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    srld $r5 = $r5, 32
; CV1-NEXT:    slsd $r6 = $r8, 32
; CV1-NEXT:    slsd $r7 = $r10, 32
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    slsd $r2 = $r9, 32
; CV1-NEXT:    slsd $r3 = $r11, 32
; CV1-NEXT:    srld $r6 = $r6, 32
; CV1-NEXT:    srld $r7 = $r7, 32
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 31, 0
; CV1-NEXT:    insf $r1 = $r5, 31, 0
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 31, 0
; CV1-NEXT:    insf $r3 = $r7, 31, 0
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowdwo_s:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r8r9r10r11 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    slsd $r0 = $r5, 32
; CV2-NEXT:    slsd $r2 = $r4, 32
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    slsd $r3 = $r6, 32
; CV2-NEXT:    slsd $r4 = $r8, 32
; CV2-NEXT:    srld $r6 = $r2, 32
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    slsd $r1 = $r7, 32
; CV2-NEXT:    srld $r4 = $r4, 32
; CV2-NEXT:    slsd $r5 = $r10, 32
; CV2-NEXT:    srld $r7 = $r3, 32
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    insf $r0 = $r6, 31, 0
; CV2-NEXT:    slsd $r2 = $r9, 32
; CV2-NEXT:    slsd $r3 = $r11, 32
; CV2-NEXT:    srld $r5 = $r5, 32
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    insf $r1 = $r7, 31, 0
; CV2-NEXT:    insf $r2 = $r4, 31, 0
; CV2-NEXT:    insf $r3 = $r5, 31, 0
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 7)
  %2 = load <8 x i64>, ptr %0
  %3 = extractelement <8 x i64> %2, i64 0
  %4 = tail call i32 @llvm.kvx.narrowint.i32(i64 %3, i32 2)
  %5 = extractelement <8 x i64> %2, i64 1
  %6 = tail call i32 @llvm.kvx.narrowint.i32(i64 %5, i32 2)
  %7 = extractelement <8 x i64> %2, i64 2
  %8 = tail call i32 @llvm.kvx.narrowint.i32(i64 %7, i32 2)
  %9 = extractelement <8 x i64> %2, i64 3
  %10 = tail call i32 @llvm.kvx.narrowint.i32(i64 %9, i32 2)
  %11 = extractelement <8 x i64> %2, i64 4
  %12 = tail call i32 @llvm.kvx.narrowint.i32(i64 %11, i32 2)
  %13 = extractelement <8 x i64> %2, i64 5
  %14 = tail call i32 @llvm.kvx.narrowint.i32(i64 %13, i32 2)
  %15 = extractelement <8 x i64> %2, i64 6
  %16 = tail call i32 @llvm.kvx.narrowint.i32(i64 %15, i32 2)
  %17 = extractelement <8 x i64> %2, i64 7
  %18 = tail call i32 @llvm.kvx.narrowint.i32(i64 %17, i32 2)
  %19 = insertelement <8 x i32> undef, i32 %4, i32 0
  %20 = insertelement <8 x i32> %19, i32 %6, i32 1
  %21 = insertelement <8 x i32> %20, i32 %8, i32 2
  %22 = insertelement <8 x i32> %21, i32 %10, i32 3
  %23 = insertelement <8 x i32> %22, i32 %12, i32 4
  %24 = insertelement <8 x i32> %23, i32 %14, i32 5
  %25 = insertelement <8 x i32> %24, i32 %16, i32 6
  %26 = insertelement <8 x i32> %25, i32 %18, i32 7
  ret <8 x i32> %26
}

define <8 x i32> @narrowdwo_us(ptr nocapture readonly %0) {
; CV1-LABEL: narrowdwo_us:
; CV1:       # %bb.0:
; CV1-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    maxd $r4 = $r4, 0
; CV1-NEXT:    maxd $r5 = $r5, 0
; CV1-NEXT:    maxd $r6 = $r6, 0
; CV1-NEXT:    maxd $r7 = $r7, 0
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    maxd $r8 = $r0, 0
; CV1-NEXT:    maxd $r9 = $r1, 0
; CV1-NEXT:    maxd $r10 = $r2, 0
; CV1-NEXT:    maxd $r11 = $r3, 0
; CV1-NEXT:    ;; # (end cycle 4)
; CV1-NEXT:    mind $r0 = $r4, 0xffffffff
; CV1-NEXT:    mind $r1 = $r6, 0xffffffff
; CV1-NEXT:    mind $r4 = $r5, 0xffffffff
; CV1-NEXT:    mind $r5 = $r7, 0xffffffff
; CV1-NEXT:    ;; # (end cycle 5)
; CV1-NEXT:    mind $r2 = $r8, 0xffffffff
; CV1-NEXT:    mind $r3 = $r10, 0xffffffff
; CV1-NEXT:    mind $r6 = $r9, 0xffffffff
; CV1-NEXT:    mind $r7 = $r11, 0xffffffff
; CV1-NEXT:    ;; # (end cycle 6)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r5, 63, 32
; CV1-NEXT:    ;; # (end cycle 7)
; CV1-NEXT:    insf $r2 = $r6, 63, 32
; CV1-NEXT:    insf $r3 = $r7, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 8)
;
; CV2-LABEL: narrowdwo_us:
; CV2:       # %bb.0:
; CV2-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    lo $r0r1r2r3 = 32[$r0]
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    maxd $r4 = $r4, 0
; CV2-NEXT:    maxd $r5 = $r5, 0
; CV2-NEXT:    maxd $r6 = $r6, 0
; CV2-NEXT:    maxd $r7 = $r7, 0
; CV2-NEXT:    ;; # (end cycle 3)
; CV2-NEXT:    maxd $r8 = $r0, 0
; CV2-NEXT:    maxd $r9 = $r1, 0
; CV2-NEXT:    maxd $r10 = $r2, 0
; CV2-NEXT:    maxd $r11 = $r3, 0
; CV2-NEXT:    ;; # (end cycle 4)
; CV2-NEXT:    mind $r0 = $r4, 0xffffffff
; CV2-NEXT:    mind $r1 = $r6, 0xffffffff
; CV2-NEXT:    mind $r4 = $r5, 0xffffffff
; CV2-NEXT:    mind $r5 = $r7, 0xffffffff
; CV2-NEXT:    ;; # (end cycle 5)
; CV2-NEXT:    mind $r2 = $r8, 0xffffffff
; CV2-NEXT:    mind $r3 = $r10, 0xffffffff
; CV2-NEXT:    mind $r6 = $r9, 0xffffffff
; CV2-NEXT:    mind $r7 = $r11, 0xffffffff
; CV2-NEXT:    ;; # (end cycle 6)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r5, 63, 32
; CV2-NEXT:    insf $r2 = $r6, 63, 32
; CV2-NEXT:    insf $r3 = $r7, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 7)
  %2 = load <8 x i64>, ptr %0
  %3 = extractelement <8 x i64> %2, i64 0
  %4 = tail call i32 @llvm.kvx.narrowint.i32(i64 %3, i32 3)
  %5 = extractelement <8 x i64> %2, i64 1
  %6 = tail call i32 @llvm.kvx.narrowint.i32(i64 %5, i32 3)
  %7 = extractelement <8 x i64> %2, i64 2
  %8 = tail call i32 @llvm.kvx.narrowint.i32(i64 %7, i32 3)
  %9 = extractelement <8 x i64> %2, i64 3
  %10 = tail call i32 @llvm.kvx.narrowint.i32(i64 %9, i32 3)
  %11 = extractelement <8 x i64> %2, i64 4
  %12 = tail call i32 @llvm.kvx.narrowint.i32(i64 %11, i32 3)
  %13 = extractelement <8 x i64> %2, i64 5
  %14 = tail call i32 @llvm.kvx.narrowint.i32(i64 %13, i32 3)
  %15 = extractelement <8 x i64> %2, i64 6
  %16 = tail call i32 @llvm.kvx.narrowint.i32(i64 %15, i32 3)
  %17 = extractelement <8 x i64> %2, i64 7
  %18 = tail call i32 @llvm.kvx.narrowint.i32(i64 %17, i32 3)
  %19 = insertelement <8 x i32> undef, i32 %4, i32 0
  %20 = insertelement <8 x i32> %19, i32 %6, i32 1
  %21 = insertelement <8 x i32> %20, i32 %8, i32 2
  %22 = insertelement <8 x i32> %21, i32 %10, i32 3
  %23 = insertelement <8 x i32> %22, i32 %12, i32 4
  %24 = insertelement <8 x i32> %23, i32 %14, i32 5
  %25 = insertelement <8 x i32> %24, i32 %16, i32 6
  %26 = insertelement <8 x i32> %25, i32 %18, i32 7
  ret <8 x i32> %26
}

define <8 x i32> @narrowdwo(ptr nocapture readonly %0) {
; CHECK-LABEL: narrowdwo:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lo $r4r5r6r7 = 32[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    lo $r0r1r2r3 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    insf $r4 = $r5, 63, 32
; CHECK-NEXT:    insf $r6 = $r7, 63, 32
; CHECK-NEXT:    ;; # (end cycle 3)
; CHECK-NEXT:    insf $r0 = $r1, 63, 32
; CHECK-NEXT:    insf $r2 = $r3, 63, 32
; CHECK-NEXT:    ;; # (end cycle 4)
; CHECK-NEXT:    copyd $r1 = $r2
; CHECK-NEXT:    copyd $r2 = $r4
; CHECK-NEXT:    copyd $r3 = $r6
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 5)
  %2 = load <8 x i64>, ptr %0
  %3 = extractelement <8 x i64> %2, i64 0
  %4 = tail call i32 @llvm.kvx.narrowint.i32(i64 %3, i32 0)
  %5 = extractelement <8 x i64> %2, i64 1
  %6 = tail call i32 @llvm.kvx.narrowint.i32(i64 %5, i32 0)
  %7 = extractelement <8 x i64> %2, i64 2
  %8 = tail call i32 @llvm.kvx.narrowint.i32(i64 %7, i32 0)
  %9 = extractelement <8 x i64> %2, i64 3
  %10 = tail call i32 @llvm.kvx.narrowint.i32(i64 %9, i32 0)
  %11 = extractelement <8 x i64> %2, i64 4
  %12 = tail call i32 @llvm.kvx.narrowint.i32(i64 %11, i32 0)
  %13 = extractelement <8 x i64> %2, i64 5
  %14 = tail call i32 @llvm.kvx.narrowint.i32(i64 %13, i32 0)
  %15 = extractelement <8 x i64> %2, i64 6
  %16 = tail call i32 @llvm.kvx.narrowint.i32(i64 %15, i32 0)
  %17 = extractelement <8 x i64> %2, i64 7
  %18 = tail call i32 @llvm.kvx.narrowint.i32(i64 %17, i32 0)
  %19 = insertelement <8 x i32> undef, i32 %4, i32 0
  %20 = insertelement <8 x i32> %19, i32 %6, i32 1
  %21 = insertelement <8 x i32> %20, i32 %8, i32 2
  %22 = insertelement <8 x i32> %21, i32 %10, i32 3
  %23 = insertelement <8 x i32> %22, i32 %12, i32 4
  %24 = insertelement <8 x i32> %23, i32 %14, i32 5
  %25 = insertelement <8 x i32> %24, i32 %16, i32 6
  %26 = insertelement <8 x i32> %25, i32 %18, i32 7
  ret <8 x i32> %26
}

define <8 x i16> @narrowwho_q(<8 x i32> %0) {
; CV1-LABEL: narrowwho_q:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x80400804
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x80400804
; CV1-NEXT:    sbmm8 $r2 = $r3, 0x80400804
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: narrowwho_q:
; CV2:       # %bb.0:
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x80400804
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x80400804
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x80400804
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 1)
  %4 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 1)
  %6 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 4, i32 5>
  %7 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %6, i32 1)
  %8 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 6, i32 7>
  %9 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %8, i32 1)
  %10 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %11 = shufflevector <2 x i16> %7, <2 x i16> %9, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %12 = shufflevector <4 x i16> %10, <4 x i16> %11, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i16> %12
}

define <8 x i16> @narrowwho_s(<8 x i32> %0) {
; CV1-LABEL: narrowwho_s:
; CV1:       # %bb.0:
; CV1-NEXT:    slswps $r0 = $r0, 16
; CV1-NEXT:    slswps $r1 = $r1, 16
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    slswps $r1 = $r2, 16
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x80400804
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CV1-NEXT:    slswps $r2 = $r3, 16
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x80400804
; CV1-NEXT:    sbmm8 $r2 = $r2, 0x80400804
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: narrowwho_s:
; CV2:       # %bb.0:
; CV2-NEXT:    slswps $r0 = $r0, 16
; CV2-NEXT:    slswps $r1 = $r1, 16
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x80400804
; CV2-NEXT:    slswps $r2 = $r2, 16
; CV2-NEXT:    slswps $r3 = $r3, 16
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x80400804
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x80400804
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x80400804
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 2)
  %4 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 2)
  %6 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 4, i32 5>
  %7 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %6, i32 2)
  %8 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 6, i32 7>
  %9 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %8, i32 2)
  %10 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %11 = shufflevector <2 x i16> %7, <2 x i16> %9, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %12 = shufflevector <4 x i16> %10, <4 x i16> %11, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i16> %12
}

define <8 x i16> @narrowwho_us(<8 x i32> %0) {
; CV1-LABEL: narrowwho_us:
; CV1:       # %bb.0:
; CV1-NEXT:    maxwp $r0 = $r0, 0
; CV1-NEXT:    maxwp $r1 = $r1, 0
; CV1-NEXT:    maxwp $r2 = $r2, 0
; CV1-NEXT:    maxwp $r3 = $r3, 0
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    minwp $r0 = $r0, 0xffff.@
; CV1-NEXT:    minwp $r1 = $r1, 0xffff.@
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CV1-NEXT:    minwp $r1 = $r2, 0xffff.@
; CV1-NEXT:    minwp $r2 = $r3, 0xffff.@
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x20100201
; CV1-NEXT:    ;; # (end cycle 2)
; CV1-NEXT:    sbmm8 $r1 = $r1, 0x20100201
; CV1-NEXT:    sbmm8 $r2 = $r2, 0x20100201
; CV1-NEXT:    ;; # (end cycle 3)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 4)
;
; CV2-LABEL: narrowwho_us:
; CV2:       # %bb.0:
; CV2-NEXT:    maxwp $r0 = $r0, 0
; CV2-NEXT:    maxwp $r1 = $r1, 0
; CV2-NEXT:    maxwp $r2 = $r2, 0
; CV2-NEXT:    maxwp $r3 = $r3, 0
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    minwp $r0 = $r0, 0xffff.@
; CV2-NEXT:    minwp $r1 = $r1, 0xffff.@
; CV2-NEXT:    minwp $r2 = $r2, 0xffff.@
; CV2-NEXT:    minwp $r3 = $r3, 0xffff.@
; CV2-NEXT:    ;; # (end cycle 1)
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x20100201
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x20100201
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x20100201
; CV2-NEXT:    ;; # (end cycle 2)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 3)
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 3)
  %4 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 3)
  %6 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 4, i32 5>
  %7 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %6, i32 3)
  %8 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 6, i32 7>
  %9 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %8, i32 3)
  %10 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %11 = shufflevector <2 x i16> %7, <2 x i16> %9, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %12 = shufflevector <4 x i16> %10, <4 x i16> %11, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i16> %12
}

define <8 x i16> @narrowwho(<8 x i32> %0) {
; CV1-LABEL: narrowwho:
; CV1:       # %bb.0:
; CV1-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CV1-NEXT:    sbmm8 $r4 = $r1, 0x20100201
; CV1-NEXT:    ;; # (end cycle 0)
; CV1-NEXT:    sbmm8 $r1 = $r2, 0x20100201
; CV1-NEXT:    sbmm8 $r2 = $r3, 0x20100201
; CV1-NEXT:    ;; # (end cycle 1)
; CV1-NEXT:    insf $r0 = $r4, 63, 32
; CV1-NEXT:    insf $r1 = $r2, 63, 32
; CV1-NEXT:    ret
; CV1-NEXT:    ;; # (end cycle 2)
;
; CV2-LABEL: narrowwho:
; CV2:       # %bb.0:
; CV2-NEXT:    sbmm8 $r0 = $r0, 0x20100201
; CV2-NEXT:    sbmm8 $r1 = $r2, 0x20100201
; CV2-NEXT:    sbmm8 $r2 = $r3, 0x20100201
; CV2-NEXT:    sbmm8 $r4 = $r1, 0x20100201
; CV2-NEXT:    ;; # (end cycle 0)
; CV2-NEXT:    insf $r0 = $r4, 63, 32
; CV2-NEXT:    insf $r1 = $r2, 63, 32
; CV2-NEXT:    ret
; CV2-NEXT:    ;; # (end cycle 1)
  %2 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 0, i32 1>
  %3 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %2, i32 0)
  %4 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 2, i32 3>
  %5 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %4, i32 0)
  %6 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 4, i32 5>
  %7 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %6, i32 0)
  %8 = shufflevector <8 x i32> %0, <8 x i32> undef, <2 x i32> <i32 6, i32 7>
  %9 = tail call <2 x i16> @llvm.kvx.narrowint.v2i16(<2 x i32> %8, i32 0)
  %10 = shufflevector <2 x i16> %3, <2 x i16> %5, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %11 = shufflevector <2 x i16> %7, <2 x i16> %9, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
  %12 = shufflevector <4 x i16> %10, <4 x i16> %11, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
  ret <8 x i16> %12
}

