// Seed: 583308286
module module_0;
  uwire id_2;
  assign id_1 = id_1;
  assign id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  logic [7:0] id_3, id_4, id_5, id_6, id_7;
  assign id_4 = (id_7);
  tri1 id_8 = 1, id_9;
  assign #id_10 id_3[1] = id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0
    , id_4, id_5,
    input tri0  id_1,
    input uwire id_2
);
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_0.type_13 = 0;
endmodule
