snippet module_impl
//`timescale
//`include ""

module $1
#(
	parameter $2
)(
	input		clk,
	input		rst_n,
	//input	[:]
	output
);

	genvar i,j,k;
	integer ii,jj,kk;

	always @(posedge clk) begin
		if (~rst_n) begin

		end else begin

		end
	end

endmodule
endsnippet
