\doxysection{stm32f4xx\+\_\+hal\+\_\+dsi.\+h}
\hypertarget{stm32f4xx__hal__dsi_8h_source}{}\label{stm32f4xx__hal__dsi_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dsi.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_dsi.h}}
\mbox{\hyperlink{stm32f4xx__hal__dsi_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_DSI\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_DSI\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00030}00030\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00031}00031\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00041}00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00048}00048\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00050}00050\ \ \ uint32\_t\ AutomaticClockLaneControl;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00052}00052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00053}00053\ \ \ uint32\_t\ TXEscapeCkdiv;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00056}00056\ \ \ uint32\_t\ NumberOfLanes;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00059}00059\ \}\ DSI\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00064}00064\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00065}00065\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00066}00066\ \ \ uint32\_t\ PLLNDIV;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00068}00068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00069}00069\ \ \ uint32\_t\ PLLIDF;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00072}00072\ \ \ uint32\_t\ PLLODF;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00075}00075\ \}\ DSI\_PLLInitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00080}00080\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00081}00081\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00082}00082\ \ \ uint32\_t\ VirtualChannelID;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00084}00084\ \ \ uint32\_t\ ColorCoding;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00087}00087\ \ \ uint32\_t\ LooselyPacked;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00091}00091\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00094}00094\ \ \ uint32\_t\ PacketSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00096}00096\ \ \ uint32\_t\ NumberOfChunks;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00098}00098\ \ \ uint32\_t\ NullPacketSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00100}00100\ \ \ uint32\_t\ HSPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00103}00103\ \ \ uint32\_t\ VSPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00106}00106\ \ \ uint32\_t\ DEPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00109}00109\ \ \ uint32\_t\ HorizontalSyncActive;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00111}00111\ \ \ uint32\_t\ HorizontalBackPorch;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00112}00112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00113}00113\ \ \ uint32\_t\ HorizontalLine;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00115}00115\ \ \ uint32\_t\ VerticalSyncActive;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00117}00117\ \ \ uint32\_t\ VerticalBackPorch;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00119}00119\ \ \ uint32\_t\ VerticalFrontPorch;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00121}00121\ \ \ uint32\_t\ VerticalActive;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00123}00123\ \ \ uint32\_t\ LPCommandEnable;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00125}00125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00126}00126\ \ \ uint32\_t\ LPLargestPacketSize;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00129}00129\ \ \ uint32\_t\ LPVACTLargestPacketSize;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00132}00132\ \ \ uint32\_t\ LPHorizontalFrontPorchEnable;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00135}00135\ \ \ uint32\_t\ LPHorizontalBackPorchEnable;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00138}00138\ \ \ uint32\_t\ LPVerticalActiveEnable;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00141}00141\ \ \ uint32\_t\ LPVerticalFrontPorchEnable;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00144}00144\ \ \ uint32\_t\ LPVerticalBackPorchEnable;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00147}00147\ \ \ uint32\_t\ LPVerticalSyncActiveEnable;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00150}00150\ \ \ uint32\_t\ FrameBTAAcknowledgeEnable;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00153}00153\ \}\ DSI\_VidCfgTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00158}00158\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00159}00159\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00160}00160\ \ \ uint32\_t\ VirtualChannelID;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00162}00162\ \ \ uint32\_t\ ColorCoding;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00165}00165\ \ \ uint32\_t\ CommandSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00168}00168\ \ \ uint32\_t\ TearingEffectSource;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00171}00171\ \ \ uint32\_t\ TearingEffectPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00174}00174\ \ \ uint32\_t\ HSPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00177}00177\ \ \ uint32\_t\ VSPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00180}00180\ \ \ uint32\_t\ DEPolarity;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00183}00183\ \ \ uint32\_t\ VSyncPol;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00186}00186\ \ \ uint32\_t\ AutomaticRefresh;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00189}00189\ \ \ uint32\_t\ TEAcknowledgeRequest;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00192}00192\ \}\ DSI\_CmdCfgTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00197}00197\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00198}00198\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00199}00199\ \ \ uint32\_t\ LPGenShortWriteNoP;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00202}00202\ \ \ uint32\_t\ LPGenShortWriteOneP;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00205}00205\ \ \ uint32\_t\ LPGenShortWriteTwoP;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00208}00208\ \ \ uint32\_t\ LPGenShortReadNoP;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00211}00211\ \ \ uint32\_t\ LPGenShortReadOneP;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00214}00214\ \ \ uint32\_t\ LPGenShortReadTwoP;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00217}00217\ \ \ uint32\_t\ LPGenLongWrite;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00220}00220\ \ \ uint32\_t\ LPDcsShortWriteNoP;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00223}00223\ \ \ uint32\_t\ LPDcsShortWriteOneP;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00226}00226\ \ \ uint32\_t\ LPDcsShortReadNoP;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00228}00228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00229}00229\ \ \ uint32\_t\ LPDcsLongWrite;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00232}00232\ \ \ uint32\_t\ LPMaxReadPacket;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00235}00235\ \ \ uint32\_t\ AcknowledgeRequest;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00238}00238\ \}\ DSI\_LPCmdTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00239}00239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00243}00243\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00244}00244\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00245}00245\ \ \ uint32\_t\ ClockLaneHS2LPTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00248}00248\ \ \ uint32\_t\ ClockLaneLP2HSTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00251}00251\ \ \ uint32\_t\ DataLaneHS2LPTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00253}00253\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00254}00254\ \ \ uint32\_t\ DataLaneLP2HSTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00256}00256\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00257}00257\ \ \ uint32\_t\ DataLaneMaxReadTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00258}00258\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00259}00259\ \ \ uint32\_t\ StopWaitTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00262}00262\ \}\ DSI\_PHY\_TimerTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00263}00263\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00267}00267\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00268}00268\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00269}00269\ \ \ uint32\_t\ TimeoutCkdiv;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00271}00271\ \ \ uint32\_t\ HighSpeedTransmissionTimeout;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00272}00272\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00273}00273\ \ \ uint32\_t\ LowPowerReceptionTimeout;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00275}00275\ \ \ uint32\_t\ HighSpeedReadTimeout;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00276}00276\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00277}00277\ \ \ uint32\_t\ LowPowerReadTimeout;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00279}00279\ \ \ uint32\_t\ HighSpeedWriteTimeout;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00280}00280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00281}00281\ \ \ uint32\_t\ HighSpeedWritePrespMode;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00284}00284\ \ \ uint32\_t\ LowPowerWriteTimeout;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00285}00285\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00286}00286\ \ \ uint32\_t\ BTATimeout;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00288}00288\ \}\ DSI\_HOST\_TimeoutTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00289}00289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00293}00293\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00294}00294\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00295}00295\ \ \ HAL\_DSI\_STATE\_RESET\ \ \ =\ 0x00U,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00296}00296\ \ \ HAL\_DSI\_STATE\_READY\ \ \ =\ 0x01U,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00297}00297\ \ \ HAL\_DSI\_STATE\_ERROR\ \ \ =\ 0x02U,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00298}00298\ \ \ HAL\_DSI\_STATE\_BUSY\ \ \ \ =\ 0x03U,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00299}00299\ \ \ HAL\_DSI\_STATE\_TIMEOUT\ =\ 0x04U}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00300}00300\ \}\ HAL\_DSI\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00305}00305\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00306}00306\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00307}00307\ \#else}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00308}00308\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00309}00309\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00310}00310\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00311}00311\ \ \ DSI\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00312}00312\ \ \ DSI\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00313}00313\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00314}00314\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ HAL\_DSI\_StateTypeDef\ State;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00315}00315\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ ErrorCode;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00316}00316\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ErrorMsk;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00318}00318\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00319}00319\ \ \ void\ (*\ TearingEffectCallback)(\textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef\ *hdsi);\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00320}00320\ \ \ void\ (*\ EndOfRefreshCallback)(\textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef\ *hdsi);\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00321}00321\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef\ *hdsi);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00323}00323\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef\ *hdsi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00324}00324\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_DSI\_HandleTypeDef\ *hdsi);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00326}00326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00327}00327\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00328}00328\ \}\ DSI\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00330}00330\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00334}00334\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00335}00335\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00336}00336\ \ \ HAL\_DSI\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00337}00337\ \ \ HAL\_DSI\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00338}00338\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00339}00339\ \ \ HAL\_DSI\_TEARING\_EFFECT\_CB\_ID\ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00340}00340\ \ \ HAL\_DSI\_ENDOF\_REFRESH\_CB\_ID\ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00341}00341\ \ \ HAL\_DSI\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00343}00343\ \}\ HAL\_DSI\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00348}00348\ \textcolor{keyword}{typedef}\ \ void\ (*pDSI\_CallbackTypeDef)(DSI\_HandleTypeDef\ *hdsi);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00350}00350\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00355}00355\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00362}00362\ \textcolor{preprocessor}{\#define\ DSI\_ENTER\_IDLE\_MODE\ \ \ \ \ \ \ 0x39U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ DSI\_ENTER\_INVERT\_MODE\ \ \ \ \ 0x21U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00364}00364\ \textcolor{preprocessor}{\#define\ DSI\_ENTER\_NORMAL\_MODE\ \ \ \ \ 0x13U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ DSI\_ENTER\_PARTIAL\_MODE\ \ \ \ 0x12U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00366}00366\ \textcolor{preprocessor}{\#define\ DSI\_ENTER\_SLEEP\_MODE\ \ \ \ \ \ 0x10U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ DSI\_EXIT\_IDLE\_MODE\ \ \ \ \ \ \ \ 0x38U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00368}00368\ \textcolor{preprocessor}{\#define\ DSI\_EXIT\_INVERT\_MODE\ \ \ \ \ \ 0x20U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00369}00369\ \textcolor{preprocessor}{\#define\ DSI\_EXIT\_SLEEP\_MODE\ \ \ \ \ \ \ 0x11U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00370}00370\ \textcolor{preprocessor}{\#define\ DSI\_GET\_3D\_CONTROL\ \ \ \ \ \ \ \ 0x3FU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00371}00371\ \textcolor{preprocessor}{\#define\ DSI\_GET\_ADDRESS\_MODE\ \ \ \ \ \ 0x0BU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00372}00372\ \textcolor{preprocessor}{\#define\ DSI\_GET\_BLUE\_CHANNEL\ \ \ \ \ \ 0x08U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00373}00373\ \textcolor{preprocessor}{\#define\ DSI\_GET\_DIAGNOSTIC\_RESULT\ 0x0FU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00374}00374\ \textcolor{preprocessor}{\#define\ DSI\_GET\_DISPLAY\_MODE\ \ \ \ \ \ 0x0DU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00375}00375\ \textcolor{preprocessor}{\#define\ DSI\_GET\_GREEN\_CHANNEL\ \ \ \ \ 0x07U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00376}00376\ \textcolor{preprocessor}{\#define\ DSI\_GET\_PIXEL\_FORMAT\ \ \ \ \ \ 0x0CU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00377}00377\ \textcolor{preprocessor}{\#define\ DSI\_GET\_POWER\_MODE\ \ \ \ \ \ \ \ 0x0AU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ DSI\_GET\_RED\_CHANNEL\ \ \ \ \ \ \ 0x06U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00379}00379\ \textcolor{preprocessor}{\#define\ DSI\_GET\_SCANLINE\ \ \ \ \ \ \ \ \ \ 0x45U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00380}00380\ \textcolor{preprocessor}{\#define\ DSI\_GET\_SIGNAL\_MODE\ \ \ \ \ \ \ 0x0EU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00381}00381\ \textcolor{preprocessor}{\#define\ DSI\_NOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00382}00382\ \textcolor{preprocessor}{\#define\ DSI\_READ\_DDB\_CONTINUE\ \ \ \ \ 0xA8U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ DSI\_READ\_DDB\_START\ \ \ \ \ \ \ \ 0xA1U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00384}00384\ \textcolor{preprocessor}{\#define\ DSI\_READ\_MEMORY\_CONTINUE\ \ 0x3EU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00385}00385\ \textcolor{preprocessor}{\#define\ DSI\_READ\_MEMORY\_START\ \ \ \ \ 0x2EU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00386}00386\ \textcolor{preprocessor}{\#define\ DSI\_SET\_3D\_CONTROL\ \ \ \ \ \ \ \ 0x3DU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00387}00387\ \textcolor{preprocessor}{\#define\ DSI\_SET\_ADDRESS\_MODE\ \ \ \ \ \ 0x36U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00388}00388\ \textcolor{preprocessor}{\#define\ DSI\_SET\_COLUMN\_ADDRESS\ \ \ \ 0x2AU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ DSI\_SET\_DISPLAY\_OFF\ \ \ \ \ \ \ 0x28U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ DSI\_SET\_DISPLAY\_ON\ \ \ \ \ \ \ \ 0x29U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ DSI\_SET\_GAMMA\_CURVE\ \ \ \ \ \ \ 0x26U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00392}00392\ \textcolor{preprocessor}{\#define\ DSI\_SET\_PAGE\_ADDRESS\ \ \ \ \ \ 0x2BU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00393}00393\ \textcolor{preprocessor}{\#define\ DSI\_SET\_PARTIAL\_COLUMNS\ \ \ 0x31U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00394}00394\ \textcolor{preprocessor}{\#define\ DSI\_SET\_PARTIAL\_ROWS\ \ \ \ \ \ 0x30U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00395}00395\ \textcolor{preprocessor}{\#define\ DSI\_SET\_PIXEL\_FORMAT\ \ \ \ \ \ 0x3AU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00396}00396\ \textcolor{preprocessor}{\#define\ DSI\_SET\_SCROLL\_AREA\ \ \ \ \ \ \ 0x33U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00397}00397\ \textcolor{preprocessor}{\#define\ DSI\_SET\_SCROLL\_START\ \ \ \ \ \ 0x37U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00398}00398\ \textcolor{preprocessor}{\#define\ DSI\_SET\_TEAR\_OFF\ \ \ \ \ \ \ \ \ \ 0x34U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00399}00399\ \textcolor{preprocessor}{\#define\ DSI\_SET\_TEAR\_ON\ \ \ \ \ \ \ \ \ \ \ 0x35U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00400}00400\ \textcolor{preprocessor}{\#define\ DSI\_SET\_TEAR\_SCANLINE\ \ \ \ \ 0x44U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00401}00401\ \textcolor{preprocessor}{\#define\ DSI\_SET\_VSYNC\_TIMING\ \ \ \ \ \ 0x40U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ DSI\_SOFT\_RESET\ \ \ \ \ \ \ \ \ \ \ \ 0x01U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00403}00403\ \textcolor{preprocessor}{\#define\ DSI\_WRITE\_LUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x2DU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00404}00404\ \textcolor{preprocessor}{\#define\ DSI\_WRITE\_MEMORY\_CONTINUE\ 0x3CU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00405}00405\ \textcolor{preprocessor}{\#define\ DSI\_WRITE\_MEMORY\_START\ \ \ \ 0x2CU}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ DSI\_VID\_MODE\_NB\_PULSES\ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ DSI\_VID\_MODE\_NB\_EVENTS\ \ \ \ 1U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00415}00415\ \textcolor{preprocessor}{\#define\ DSI\_VID\_MODE\_BURST\ \ \ \ \ \ \ \ 2U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00419}00419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00423}00423\ \textcolor{preprocessor}{\#define\ DSI\_COLOR\_MODE\_FULL\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00424}00424\ \textcolor{preprocessor}{\#define\ DSI\_COLOR\_MODE\_EIGHT\ \ \ \ \ \ DSI\_WCR\_COLM}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00428}00428\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00432}00432\ \textcolor{preprocessor}{\#define\ DSI\_DISPLAY\_ON\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00433}00433\ \textcolor{preprocessor}{\#define\ DSI\_DISPLAY\_OFF\ \ \ \ \ \ \ \ \ \ \ DSI\_WCR\_SHTDN}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00441}00441\ \textcolor{preprocessor}{\#define\ DSI\_LP\_COMMAND\_DISABLE\ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00442}00442\ \textcolor{preprocessor}{\#define\ DSI\_LP\_COMMAND\_ENABLE\ \ \ \ \ DSI\_VMCR\_LPCE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00450}00450\ \textcolor{preprocessor}{\#define\ DSI\_LP\_HFP\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00451}00451\ \textcolor{preprocessor}{\#define\ DSI\_LP\_HFP\_ENABLE\ \ \ \ \ \ \ \ \ DSI\_VMCR\_LPHFPE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00455}00455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00459}00459\ \textcolor{preprocessor}{\#define\ DSI\_LP\_HBP\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00460}00460\ \textcolor{preprocessor}{\#define\ DSI\_LP\_HBP\_ENABLE\ \ \ \ \ \ \ \ \ DSI\_VMCR\_LPHBPE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00468}00468\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VACT\_DISABLE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00469}00469\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VACT\_ENABLE\ \ \ \ \ \ \ \ DSI\_VMCR\_LPVAE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00473}00473\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00477}00477\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VFP\_DISABLE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00478}00478\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VFP\_ENABLE\ \ \ \ \ \ \ \ DSI\_VMCR\_LPVFPE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00486}00486\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VBP\_DISABLE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00487}00487\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VBP\_ENABLE\ \ \ \ \ \ \ \ DSI\_VMCR\_LPVBPE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00491}00491\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00495}00495\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VSYNC\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00496}00496\ \textcolor{preprocessor}{\#define\ DSI\_LP\_VSYNC\_ENABLE\ \ \ \ \ \ DSI\_VMCR\_LPVSAE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00504}00504\ \textcolor{preprocessor}{\#define\ DSI\_FBTAA\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00505}00505\ \textcolor{preprocessor}{\#define\ DSI\_FBTAA\_ENABLE\ \ \ \ \ \ \ \ \ DSI\_VMCR\_FBTAAE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00509}00509\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00513}00513\ \textcolor{preprocessor}{\#define\ DSI\_TE\_DSILINK\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00514}00514\ \textcolor{preprocessor}{\#define\ DSI\_TE\_EXTERNAL\ \ \ \ \ \ \ \ \ \ DSI\_WCFGR\_TESRC}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00522}00522\ \textcolor{preprocessor}{\#define\ DSI\_TE\_RISING\_EDGE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00523}00523\ \textcolor{preprocessor}{\#define\ DSI\_TE\_FALLING\_EDGE\ \ \ \ \ \ DSI\_WCFGR\_TEPOL}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00531}00531\ \textcolor{preprocessor}{\#define\ DSI\_VSYNC\_FALLING\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00532}00532\ \textcolor{preprocessor}{\#define\ DSI\_VSYNC\_RISING\ \ \ \ \ \ \ \ \ DSI\_WCFGR\_VSPOL}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00536}00536\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00540}00540\ \textcolor{preprocessor}{\#define\ DSI\_AR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00541}00541\ \textcolor{preprocessor}{\#define\ DSI\_AR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ DSI\_WCFGR\_AR}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00549}00549\ \textcolor{preprocessor}{\#define\ DSI\_TE\_ACKNOWLEDGE\_DISABLE\ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00550}00550\ \textcolor{preprocessor}{\#define\ DSI\_TE\_ACKNOWLEDGE\_ENABLE\ \ DSI\_CMCR\_TEARE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00558}00558\ \textcolor{preprocessor}{\#define\ DSI\_ACKNOWLEDGE\_DISABLE\ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00559}00559\ \textcolor{preprocessor}{\#define\ DSI\_ACKNOWLEDGE\_ENABLE\ \ \ \ DSI\_CMCR\_ARE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00563}00563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW0P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW0P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSW0TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00572}00572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW1P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW1P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSW1TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW2P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSW2P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSW2TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00594}00594\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR0P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00595}00595\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR0P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSR0TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00603}00603\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR1P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00604}00604\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR1P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSR1TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00612}00612\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR2P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00613}00613\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GSR2P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_GSR2TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GLW\_DISABLE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ DSI\_LP\_GLW\_ENABLE\ \ \ \ \ \ \ \ DSI\_CMCR\_GLWTX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSW0P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSW0P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_DSW0TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSW1P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSW1P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_DSW1TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00644}00644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00648}00648\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSR0P\_DISABLE\ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00649}00649\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DSR0P\_ENABLE\ \ \ \ \ \ DSI\_CMCR\_DSR0TX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DLW\_DISABLE\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00658}00658\ \textcolor{preprocessor}{\#define\ DSI\_LP\_DLW\_ENABLE\ \ \ \ \ \ \ \ DSI\_CMCR\_DLWTX}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00662}00662\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00666}00666\ \textcolor{preprocessor}{\#define\ DSI\_LP\_MRDP\_DISABLE\ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ DSI\_LP\_MRDP\_ENABLE\ \ \ \ \ \ \ DSI\_CMCR\_MRDPS}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00671}00671\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00675}00675\ \textcolor{preprocessor}{\#define\ DSI\_HS\_PM\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00676}00676\ \textcolor{preprocessor}{\#define\ DSI\_HS\_PM\_ENABLE\ \ \ \ \ \ \ \ \ DSI\_TCCR3\_PM}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00681}00681\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00685}00685\ \textcolor{preprocessor}{\#define\ DSI\_AUTO\_CLK\_LANE\_CTRL\_DISABLE\ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00686}00686\ \textcolor{preprocessor}{\#define\ DSI\_AUTO\_CLK\_LANE\_CTRL\_ENABLE\ \ DSI\_CLCR\_ACR}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00690}00690\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00694}00694\ \textcolor{preprocessor}{\#define\ DSI\_ONE\_DATA\_LANE\ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00695}00695\ \textcolor{preprocessor}{\#define\ DSI\_TWO\_DATA\_LANES\ \ \ \ \ \ \ \ \ 1U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_CRC\_RX\ \ \ \ DSI\_PCR\_CRCRXE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_ECC\_RX\ \ \ \ DSI\_PCR\_ECCRXE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_BTA\ \ \ \ \ \ \ DSI\_PCR\_BTAE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_EOTP\_RX\ \ \ DSI\_PCR\_ETRXE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_EOTP\_TX\ \ \ DSI\_PCR\_ETTXE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ DSI\_FLOW\_CONTROL\_ALL\ \ \ \ \ \ \ (DSI\_FLOW\_CONTROL\_CRC\_RX\ |\ DSI\_FLOW\_CONTROL\_ECC\_RX\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00709}00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_FLOW\_CONTROL\_BTA\ \ \ \ |\ DSI\_FLOW\_CONTROL\_EOTP\_RX\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00710}00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_FLOW\_CONTROL\_EOTP\_TX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00714}00714\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ DSI\_RGB565\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00719}00719\ \textcolor{preprocessor}{\#define\ DSI\_RGB666\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00720}00720\ \textcolor{preprocessor}{\#define\ DSI\_RGB888\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00724}00724\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ DSI\_LOOSELY\_PACKED\_ENABLE\ \ DSI\_LCOLCR\_LPE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00729}00729\ \textcolor{preprocessor}{\#define\ DSI\_LOOSELY\_PACKED\_DISABLE\ 0x00000000U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00733}00733\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00737}00737\ \textcolor{preprocessor}{\#define\ DSI\_HSYNC\_ACTIVE\_HIGH\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00738}00738\ \textcolor{preprocessor}{\#define\ DSI\_HSYNC\_ACTIVE\_LOW\ \ \ \ \ \ \ \ DSI\_LPCR\_HSP}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00742}00742\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00746}00746\ \textcolor{preprocessor}{\#define\ DSI\_VSYNC\_ACTIVE\_HIGH\ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00747}00747\ \textcolor{preprocessor}{\#define\ DSI\_VSYNC\_ACTIVE\_LOW\ \ \ \ \ \ \ \ DSI\_LPCR\_VSP}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00755}00755\ \textcolor{preprocessor}{\#define\ DSI\_DATA\_ENABLE\_ACTIVE\_HIGH\ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00756}00756\ \textcolor{preprocessor}{\#define\ DSI\_DATA\_ENABLE\_ACTIVE\_LOW\ \ DSI\_LPCR\_DEP}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00760}00760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00765}00765\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00766}00766\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00767}00767\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00768}00768\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00769}00769\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00770}00770\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_IN\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00774}00774\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00778}00778\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_OUT\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00779}00779\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_OUT\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00780}00780\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_OUT\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00781}00781\ \textcolor{preprocessor}{\#define\ DSI\_PLL\_OUT\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_TEIF}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_ER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_ERIF}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00791}00791\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_BUSY}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_PLLLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_PLLLS}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_PLLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_PLLLIF}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00794}00794\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_PLLU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_PLLUIF}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_RRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_RRS}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00796}00796\ \textcolor{preprocessor}{\#define\ DSI\_FLAG\_RR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WISR\_RRIF}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00800}00800\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00804}00804\ \textcolor{preprocessor}{\#define\ DSI\_IT\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WIER\_TEIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00805}00805\ \textcolor{preprocessor}{\#define\ DSI\_IT\_ER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WIER\_ERIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00806}00806\ \textcolor{preprocessor}{\#define\ DSI\_IT\_PLLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WIER\_PLLLIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ DSI\_IT\_PLLU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WIER\_PLLUIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00808}00808\ \textcolor{preprocessor}{\#define\ DSI\_IT\_RR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DSI\_WIER\_RRIE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00812}00812\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ DSI\_DCS\_SHORT\_PKT\_WRITE\_P0\ \ 0x00000005U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00817}00817\ \textcolor{preprocessor}{\#define\ DSI\_DCS\_SHORT\_PKT\_WRITE\_P1\ \ 0x00000015U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00818}00818\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P0\ \ 0x00000003U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P1\ \ 0x00000013U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P2\ \ 0x00000023U\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00824}00824\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ DSI\_DCS\_LONG\_PKT\_WRITE\ \ \ \ \ \ 0x00000039U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_LONG\_PKT\_WRITE\ \ \ \ \ \ 0x00000029U\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00833}00833\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00837}00837\ \textcolor{preprocessor}{\#define\ DSI\_DCS\_SHORT\_PKT\_READ\ \ \ \ \ \ 0x00000006U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00838}00838\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_READ\_P0\ \ \ 0x00000004U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00839}00839\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_READ\_P1\ \ \ 0x00000014U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00840}00840\ \textcolor{preprocessor}{\#define\ DSI\_GEN\_SHORT\_PKT\_READ\_P2\ \ \ 0x00000024U\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00844}00844\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00848}00848\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00849}00849\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00850}00850\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_PHY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00851}00851\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00852}00852\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00853}00853\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00854}00854\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00855}00855\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_PSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_EOT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00857}00857\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_OVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00858}00858\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_GEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00859}00859\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ HAL\_DSI\_ERROR\_INVALID\_CALLBACK\ \ 0x00000400U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00861}00861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00865}00865\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00869}00869\ \textcolor{preprocessor}{\#define\ DSI\_CLOCK\_LANE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00870}00870\ \textcolor{preprocessor}{\#define\ DSI\_DATA\_LANES\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00874}00874\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ DSI\_SLEW\_RATE\_HSTX\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ DSI\_SLEW\_RATE\_LPTX\ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ DSI\_HS\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00884}00884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ DSI\_SWAP\_LANE\_PINS\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ DSI\_INVERT\_HS\_SIGNAL\ \ \ \ \ \ \ \ 0x00000001U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00893}00893\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ DSI\_CLK\_LANE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ DSI\_DATA\_LANE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ DSI\_DATA\_LANE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00903}00903\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ DSI\_TCLK\_POST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ DSI\_TLPX\_CLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ DSI\_THS\_EXIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ DSI\_TLPX\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ DSI\_THS\_ZERO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ DSI\_THS\_TRAIL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ DSI\_THS\_PREPARE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ DSI\_TCLK\_ZERO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ DSI\_TCLK\_PREPARE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00919}00919\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00920}00920\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00924}00924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00925}00925\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00929}00929\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00935}00935\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00936}00936\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00937}00937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_DSI\_STATE\_RESET;\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00938}00938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00939}00939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00940}00940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00941}00941\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_DSI\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00943}00943\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00944}00944\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00950}00950\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_ENABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00951}00951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00952}00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR,\ DSI\_CR\_EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00953}00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ Host\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00954}00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR,\ DSI\_CR\_EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00955}00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00956}00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_DISABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00964}00964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00965}00965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR,\ DSI\_CR\_EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00966}00966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ Host\ disabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00967}00967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR,\ DSI\_CR\_EN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00968}00968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00969}00969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00970}00970\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_WRAPPER\_ENABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00977}00977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00978}00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WCR,\ DSI\_WCR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00979}00979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ wrapper\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00980}00980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WCR,\ DSI\_WCR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00981}00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00982}00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00983}00983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00989}00989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_WRAPPER\_DISABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00990}00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00991}00991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WCR,\ DSI\_WCR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00992}00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ wrapper\ disabling*/}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00993}00993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WCR,\ DSI\_WCR\_DSIEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00994}00994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00995}00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l00996}00996\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01002}01002\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_PLL\_ENABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01003}01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01004}01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_PLLEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01005}01005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ PLL\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01006}01006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_PLLEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01007}01007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01008}01008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01015}01015\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_PLL\_DISABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01016}01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01017}01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_PLLEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01018}01018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ PLL\ disabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01019}01019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_PLLEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01020}01020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01021}01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01028}01028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_REG\_ENABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01029}01029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01030}01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_REGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01031}01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ regulator\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01032}01032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_REGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01033}01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01034}01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01035}01035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01041}01041\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_REG\_DISABLE(\_\_HANDLE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01042}01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00U;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01043}01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_REGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ DSI\ regulator\ disabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01045}01045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>WRPCR,\ DSI\_WRPCR\_REGEN);\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01046}01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01047}01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01064}01064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>WISR\ \&\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01065}01065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>WIFCR\ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01079}01079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>WIER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01093}01093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01106}01106\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>WIER\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01120}01120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_DSI\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>WIER\ \&\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01121}01121\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01125}01125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01126}01126\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01134}01134\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Init(DSI\_HandleTypeDef\ *hdsi,\ DSI\_PLLInitTypeDef\ *PLLInit);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01135}01135\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_DeInit(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01136}01136\ \textcolor{keywordtype}{void}\ HAL\_DSI\_MspInit(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01137}01137\ \textcolor{keywordtype}{void}\ HAL\_DSI\_MspDeInit(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01138}01138\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigErrorMonitor(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ ActiveErrors);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01139}01139\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01140}01140\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01141}01141\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_RegisterCallback(DSI\_HandleTypeDef\ *hdsi,\ HAL\_DSI\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01142}01142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pDSI\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01143}01143\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_UnRegisterCallback(DSI\_HandleTypeDef\ *hdsi,\ HAL\_DSI\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01144}01144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DSI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01148}01148\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01153}01153\ \textcolor{keywordtype}{void}\ HAL\_DSI\_IRQHandler(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01154}01154\ \textcolor{keywordtype}{void}\ HAL\_DSI\_TearingEffectCallback(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01155}01155\ \textcolor{keywordtype}{void}\ HAL\_DSI\_EndOfRefreshCallback(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01156}01156\ \textcolor{keywordtype}{void}\ HAL\_DSI\_ErrorCallback(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01160}01160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01165}01165\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetGenericVCID(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ VirtualChannelID);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01166}01166\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigVideoMode(DSI\_HandleTypeDef\ *hdsi,\ DSI\_VidCfgTypeDef\ *VidCfg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01167}01167\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigAdaptedCommandMode(DSI\_HandleTypeDef\ *hdsi,\ DSI\_CmdCfgTypeDef\ *CmdCfg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01168}01168\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigCommand(DSI\_HandleTypeDef\ *hdsi,\ DSI\_LPCmdTypeDef\ *LPCmd);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01169}01169\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigFlowControl(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ FlowControl);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01170}01170\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigPhyTimer(DSI\_HandleTypeDef\ *hdsi,\ DSI\_PHY\_TimerTypeDef\ *PhyTimers);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01171}01171\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ConfigHostTimeouts(DSI\_HandleTypeDef\ *hdsi,\ DSI\_HOST\_TimeoutTypeDef\ *HostTimeouts);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01172}01172\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Start(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01173}01173\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Stop(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01174}01174\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Refresh(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01175}01175\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ColorMode(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ ColorMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01176}01176\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Shutdown(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ Shutdown);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01177}01177\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ShortWrite(DSI\_HandleTypeDef\ *hdsi,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01178}01178\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ChannelID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01179}01179\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Mode,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01180}01180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Param1,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01181}01181\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Param2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01182}01182\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_LongWrite(DSI\_HandleTypeDef\ *hdsi,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01183}01183\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ChannelID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01184}01184\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Mode,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01185}01185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ NbParams,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01186}01186\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Param1,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01187}01187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ uint8\_t\ *ParametersTable);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01188}01188\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_Read(DSI\_HandleTypeDef\ *hdsi,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01189}01189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ChannelNbr,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01190}01190\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ *Array,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01191}01191\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Size,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01192}01192\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Mode,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01193}01193\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DCSCmd,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01194}01194\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint8\_t\ *ParametersTable);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01195}01195\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_EnterULPMData(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01196}01196\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ExitULPMData(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01197}01197\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_EnterULPM(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01198}01198\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ExitULPM(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01199}01199\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01200}01200\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_PatternGeneratorStart(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ Mode,\ uint32\_t\ Orientation);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01201}01201\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_PatternGeneratorStop(DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01202}01202\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01203}01203\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetSlewRateAndDelayTuning(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ CommDelay,\ uint32\_t\ Lane,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01204}01204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Value);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01205}01205\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetLowPowerRXFilter(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ Frequency);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01206}01206\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetSDD(DSI\_HandleTypeDef\ *hdsi,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01207}01207\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetLanePinsConfiguration(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ CustomLane,\ uint32\_t\ Lane,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01208}01208\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01209}01209\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetPHYTimings(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ Timing,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01210}01210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Value);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01211}01211\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ForceTXStopMode(DSI\_HandleTypeDef\ *hdsi,\ uint32\_t\ Lane,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01212}01212\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ForceRXLowPower(DSI\_HandleTypeDef\ *hdsi,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01213}01213\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_ForceDataLanesInRX(DSI\_HandleTypeDef\ *hdsi,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01214}01214\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetPullDown(DSI\_HandleTypeDef\ *hdsi,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01215}01215\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DSI\_SetContentionDetectionOff(DSI\_HandleTypeDef\ *hdsi,\ \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{FunctionalState}}\ State);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01216}01216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01220}01220\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01225}01225\ uint32\_t\ HAL\_DSI\_GetError(\textcolor{keyword}{const}\ DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01226}01226\ HAL\_DSI\_StateTypeDef\ HAL\_DSI\_GetState(\textcolor{keyword}{const}\ DSI\_HandleTypeDef\ *hdsi);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01227}01227\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01231}01231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01235}01235\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01236}01236\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01237}01237\ \textcolor{comment}{/*\ Private\ defines\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01238}01238\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01239}01239\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01243}01243\ \textcolor{preprocessor}{\#define\ DSI\_MAX\_RETURN\_PKT\_SIZE\ (0x00000037U)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01247}01247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01248}01248\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ IS\_DSI\_PLL\_NDIV(NDIV)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((10U\ <=\ (NDIV))\ \&\&\ ((NDIV)\ <=\ 125U))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01253}01253\ \textcolor{preprocessor}{\#define\ IS\_DSI\_PLL\_IDF(IDF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IDF)\ ==\ DSI\_PLL\_IN\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01254}01254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01255}01255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01256}01256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01257}01257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01258}01258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01259}01259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IDF)\ ==\ DSI\_PLL\_IN\_DIV7))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01260}01260\ \textcolor{preprocessor}{\#define\ IS\_DSI\_PLL\_ODF(ODF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((ODF)\ ==\ DSI\_PLL\_OUT\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01261}01261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ODF)\ ==\ DSI\_PLL\_OUT\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01262}01262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ODF)\ ==\ DSI\_PLL\_OUT\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01263}01263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ODF)\ ==\ DSI\_PLL\_OUT\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ IS\_DSI\_AUTO\_CLKLANE\_CONTROL(AutoClkLane)\ \ \ \ (((AutoClkLane)\ ==\ DSI\_AUTO\_CLK\_LANE\_CTRL\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01265}01265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((AutoClkLane)\ ==\ DSI\_AUTO\_CLK\_LANE\_CTRL\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01266}01266\ \textcolor{preprocessor}{\#define\ IS\_DSI\_NUMBER\_OF\_LANES(NumberOfLanes)\ \ \ \ \ \ \ (((NumberOfLanes)\ ==\ DSI\_ONE\_DATA\_LANE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01267}01267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((NumberOfLanes)\ ==\ DSI\_TWO\_DATA\_LANES))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01268}01268\ \textcolor{preprocessor}{\#define\ IS\_DSI\_FLOW\_CONTROL(FlowControl)\ \ \ \ \ \ \ \ \ \ \ \ (((FlowControl)\ |\ DSI\_FLOW\_CONTROL\_ALL)\ ==\ DSI\_FLOW\_CONTROL\_ALL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01269}01269\ \textcolor{preprocessor}{\#define\ IS\_DSI\_COLOR\_CODING(ColorCoding)\ \ \ \ \ \ \ \ \ \ \ \ ((ColorCoding)\ <=\ 5U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01270}01270\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LOOSELY\_PACKED(LooselyPacked)\ \ \ \ \ \ \ \ (((LooselyPacked)\ ==\ DSI\_LOOSELY\_PACKED\_ENABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01271}01271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LooselyPacked)\ ==\ DSI\_LOOSELY\_PACKED\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01272}01272\ \textcolor{preprocessor}{\#define\ IS\_DSI\_DE\_POLARITY(DataEnable)\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((DataEnable)\ ==\ DSI\_DATA\_ENABLE\_ACTIVE\_HIGH)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01273}01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((DataEnable)\ ==\ DSI\_DATA\_ENABLE\_ACTIVE\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01274}01274\ \textcolor{preprocessor}{\#define\ IS\_DSI\_VSYNC\_POLARITY(Vsync)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Vsync)\ ==\ DSI\_VSYNC\_ACTIVE\_HIGH)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01275}01275\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((Vsync)\ ==\ DSI\_VSYNC\_ACTIVE\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01276}01276\ \textcolor{preprocessor}{\#define\ IS\_DSI\_HSYNC\_POLARITY(Hsync)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Hsync)\ ==\ DSI\_HSYNC\_ACTIVE\_HIGH)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01277}01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((Hsync)\ ==\ DSI\_HSYNC\_ACTIVE\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01278}01278\ \textcolor{preprocessor}{\#define\ IS\_DSI\_VIDEO\_MODE\_TYPE(VideoModeType)\ \ \ \ \ \ \ (((VideoModeType)\ ==\ DSI\_VID\_MODE\_NB\_PULSES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01279}01279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VideoModeType)\ ==\ DSI\_VID\_MODE\_NB\_EVENTS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01280}01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VideoModeType)\ ==\ DSI\_VID\_MODE\_BURST))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01281}01281\ \textcolor{preprocessor}{\#define\ IS\_DSI\_COLOR\_MODE(ColorMode)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((ColorMode)\ ==\ DSI\_COLOR\_MODE\_FULL)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01282}01282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((ColorMode)\ ==\ DSI\_COLOR\_MODE\_EIGHT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01283}01283\ \textcolor{preprocessor}{\#define\ IS\_DSI\_SHUT\_DOWN(ShutDown)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((ShutDown)\ ==\ DSI\_DISPLAY\_ON)\ ||\ ((ShutDown)\ ==\ DSI\_DISPLAY\_OFF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01284}01284\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_COMMAND(LPCommand)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPCommand)\ ==\ DSI\_LP\_COMMAND\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01285}01285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LPCommand)\ ==\ DSI\_LP\_COMMAND\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01286}01286\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_HFP(LPHFP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPHFP)\ ==\ DSI\_LP\_HFP\_DISABLE)\ ||\ ((LPHFP)\ ==\ DSI\_LP\_HFP\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01287}01287\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_HBP(LPHBP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPHBP)\ ==\ DSI\_LP\_HBP\_DISABLE)\ ||\ ((LPHBP)\ ==\ DSI\_LP\_HBP\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01288}01288\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_VACTIVE(LPVActive)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPVActive)\ ==\ DSI\_LP\_VACT\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01289}01289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LPVActive)\ ==\ DSI\_LP\_VACT\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01290}01290\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_VFP(LPVFP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPVFP)\ ==\ DSI\_LP\_VFP\_DISABLE)\ ||\ ((LPVFP)\ ==\ DSI\_LP\_VFP\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01291}01291\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_VBP(LPVBP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPVBP)\ ==\ DSI\_LP\_VBP\_DISABLE)\ ||\ ((LPVBP)\ ==\ DSI\_LP\_VBP\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_VSYNC(LPVSYNC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LPVSYNC)\ ==\ DSI\_LP\_VSYNC\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01293}01293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LPVSYNC)\ ==\ DSI\_LP\_VSYNC\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01294}01294\ \textcolor{preprocessor}{\#define\ IS\_DSI\_FBTAA(FrameBTAAcknowledge)\ \ \ \ \ \ \ \ \ \ \ (((FrameBTAAcknowledge)\ ==\ DSI\_FBTAA\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01295}01295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((FrameBTAAcknowledge)\ ==\ DSI\_FBTAA\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01296}01296\ \textcolor{preprocessor}{\#define\ IS\_DSI\_TE\_SOURCE(TESource)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((TESource)\ ==\ DSI\_TE\_DSILINK)\ ||\ ((TESource)\ ==\ DSI\_TE\_EXTERNAL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01297}01297\ \textcolor{preprocessor}{\#define\ IS\_DSI\_TE\_POLARITY(TEPolarity)\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((TEPolarity)\ ==\ DSI\_TE\_RISING\_EDGE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01298}01298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((TEPolarity)\ ==\ DSI\_TE\_FALLING\_EDGE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01299}01299\ \textcolor{preprocessor}{\#define\ IS\_DSI\_AUTOMATIC\_REFRESH(AutomaticRefresh)\ \ (((AutomaticRefresh)\ ==\ DSI\_AR\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01300}01300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((AutomaticRefresh)\ ==\ DSI\_AR\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01301}01301\ \textcolor{preprocessor}{\#define\ IS\_DSI\_VS\_POLARITY(VSPolarity)\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((VSPolarity)\ ==\ DSI\_VSYNC\_FALLING)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01302}01302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((VSPolarity)\ ==\ DSI\_VSYNC\_RISING))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01303}01303\ \textcolor{preprocessor}{\#define\ IS\_DSI\_TE\_ACK\_REQUEST(TEAcknowledgeRequest)\ (((TEAcknowledgeRequest)\ ==\ DSI\_TE\_ACKNOWLEDGE\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01304}01304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((TEAcknowledgeRequest)\ ==\ DSI\_TE\_ACKNOWLEDGE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01305}01305\ \textcolor{preprocessor}{\#define\ IS\_DSI\_ACK\_REQUEST(AcknowledgeRequest)\ \ \ \ \ \ (((AcknowledgeRequest)\ ==\ DSI\_ACKNOWLEDGE\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01306}01306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((AcknowledgeRequest)\ ==\ DSI\_ACKNOWLEDGE\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01307}01307\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSW0P(LP\_GSW0P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSW0P)\ ==\ DSI\_LP\_GSW0P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01308}01308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSW0P)\ ==\ DSI\_LP\_GSW0P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01309}01309\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSW1P(LP\_GSW1P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSW1P)\ ==\ DSI\_LP\_GSW1P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01310}01310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSW1P)\ ==\ DSI\_LP\_GSW1P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01311}01311\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSW2P(LP\_GSW2P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSW2P)\ ==\ DSI\_LP\_GSW2P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01312}01312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSW2P)\ ==\ DSI\_LP\_GSW2P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01313}01313\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSR0P(LP\_GSR0P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSR0P)\ ==\ DSI\_LP\_GSR0P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01314}01314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSR0P)\ ==\ DSI\_LP\_GSR0P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01315}01315\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSR1P(LP\_GSR1P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSR1P)\ ==\ DSI\_LP\_GSR1P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01316}01316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSR1P)\ ==\ DSI\_LP\_GSR1P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01317}01317\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GSR2P(LP\_GSR2P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GSR2P)\ ==\ DSI\_LP\_GSR2P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01318}01318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GSR2P)\ ==\ DSI\_LP\_GSR2P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01319}01319\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_GLW(LP\_GLW)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_GLW)\ ==\ DSI\_LP\_GLW\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01320}01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_GLW)\ ==\ DSI\_LP\_GLW\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01321}01321\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_DSW0P(LP\_DSW0P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_DSW0P)\ ==\ DSI\_LP\_DSW0P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01322}01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_DSW0P)\ ==\ DSI\_LP\_DSW0P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01323}01323\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_DSW1P(LP\_DSW1P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_DSW1P)\ ==\ DSI\_LP\_DSW1P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01324}01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_DSW1P)\ ==\ DSI\_LP\_DSW1P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01325}01325\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_DSR0P(LP\_DSR0P)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_DSR0P)\ ==\ DSI\_LP\_DSR0P\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01326}01326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_DSR0P)\ ==\ DSI\_LP\_DSR0P\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01327}01327\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_DLW(LP\_DLW)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_DLW)\ ==\ DSI\_LP\_DLW\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01328}01328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_DLW)\ ==\ DSI\_LP\_DLW\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01329}01329\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LP\_MRDP(LP\_MRDP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((LP\_MRDP)\ ==\ DSI\_LP\_MRDP\_DISABLE)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01330}01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((LP\_MRDP)\ ==\ DSI\_LP\_MRDP\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01331}01331\ \textcolor{preprocessor}{\#define\ IS\_DSI\_SHORT\_WRITE\_PACKET\_TYPE(MODE)\ \ \ \ \ \ \ \ (((MODE)\ ==\ DSI\_DCS\_SHORT\_PKT\_WRITE\_P0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01332}01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_DCS\_SHORT\_PKT\_WRITE\_P1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01333}01333\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01334}01334\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01335}01335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_WRITE\_P2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01336}01336\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LONG\_WRITE\_PACKET\_TYPE(MODE)\ \ \ \ \ \ \ \ \ (((MODE)\ ==\ DSI\_DCS\_LONG\_PKT\_WRITE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01337}01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_LONG\_PKT\_WRITE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01338}01338\ \textcolor{preprocessor}{\#define\ IS\_DSI\_READ\_PACKET\_TYPE(MODE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ DSI\_DCS\_SHORT\_PKT\_READ)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01339}01339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_READ\_P0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01340}01340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_READ\_P1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01341}01341\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ DSI\_GEN\_SHORT\_PKT\_READ\_P2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01342}01342\ \textcolor{preprocessor}{\#define\ IS\_DSI\_COMMUNICATION\_DELAY(CommDelay)\ \ \ \ \ \ \ (((CommDelay)\ ==\ DSI\_SLEW\_RATE\_HSTX)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01343}01343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CommDelay)\ ==\ DSI\_SLEW\_RATE\_LPTX)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01344}01344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CommDelay)\ ==\ DSI\_HS\_DELAY))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01345}01345\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LANE\_GROUP(Lane)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Lane)\ ==\ DSI\_CLOCK\_LANE)\ ||\ ((Lane)\ ==\ DSI\_DATA\_LANES))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01346}01346\ \textcolor{preprocessor}{\#define\ IS\_DSI\_CUSTOM\_LANE(CustomLane)\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((CustomLane)\ ==\ DSI\_SWAP\_LANE\_PINS)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01347}01347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ ((CustomLane)\ ==\ DSI\_INVERT\_HS\_SIGNAL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01348}01348\ \textcolor{preprocessor}{\#define\ IS\_DSI\_LANE(Lane)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Lane)\ ==\ DSI\_CLOCK\_LANE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01349}01349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Lane)\ ==\ DSI\_DATA\_LANE0)\ ||\ ((Lane)\ ==\ DSI\_DATA\_LANE1))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01350}01350\ \textcolor{preprocessor}{\#define\ IS\_DSI\_PHY\_TIMING(Timing)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing)\ ==\ DSI\_TCLK\_POST\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01351}01351\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_TLPX\_CLK\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01352}01352\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_THS\_EXIT\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01353}01353\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_TLPX\_DATA\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01354}01354\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_THS\_ZERO\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01355}01355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_THS\_TRAIL\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01356}01356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_THS\_PREPARE\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01357}01357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_TCLK\_ZERO\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01358}01358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing)\ ==\ DSI\_TCLK\_PREPARE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01359}01359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01363}01363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01367}01367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01371}01371\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01372}01372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01373}01373\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01374}01374\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01375}01375\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01376}01376\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dsi_8h_source_l01377}01377\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_DSI\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
