// Seed: 1468423133
module module_0 (
    output wire id_0,
    output wire id_1,
    output supply1 id_2,
    input tri id_3,
    input tri id_4
);
  assign id_2 = id_3;
  assign module_1.id_16 = 0;
  assign id_1 = 1'b0;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri id_6,
    input wire id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri0 id_19
);
  logic id_21;
  always @(1 or posedge 1, 1'b0) begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_9,
      id_9,
      id_8,
      id_3
  );
  assign id_9 = -1;
  wire id_22;
  ;
  task id_23;
    begin : LABEL_1
      id_5 = 1 + 1;
    end
  endtask
endmodule
