INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 14:23:26 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.17 sec.
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.32 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_clock_uncertainty 4 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'modules/I_calc/I_calc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling modules/I_calc/I_calc.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted modules/I_calc/I_calc.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "modules/I_calc/I_calc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E modules/I_calc/I_calc.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp
Command       clang done; 1.9 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.3 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.cpp:1:
In file included from modules/I_calc/I_calc.hpp:1:
In file included from modules/I_calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 2.52 sec.
INFO-FLOW: Done: GCC PP time: 5.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.91 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.I_calc.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.I_calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.I_calc.pp.0.cpp.err.log 
Command       ap_eval done; 0.72 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.I_calc.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.I_calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.I_calc.pp.0.cpp.err.log 
Command         ap_eval done; 0.72 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.I_calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.I_calc.pp.0.cpp.err.log 
Command         ap_eval done; 1.24 sec.
Command       tidy_31 done; 1.96 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.35 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.bc
Command       clang done; 2.41 sec.
INFO: [HLS 200-10] Analyzing design file 'Stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Stream.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted Stream.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E Stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp
Command       clang done; 1.18 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.51 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from Stream.cpp:1:
In file included from Stream.cpp:1:
In file included from ./Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.53 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.48 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.46 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.Stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.46 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.58 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.Stream.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.59 sec.
Command       tidy_31 done; 1.18 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.87 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.bc
Command       clang done; 1.42 sec.
INFO: [HLS 200-10] Analyzing design file 'modules/V_read/V_read.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling modules/V_read/V_read.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted modules/V_read/V_read.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "modules/V_read/V_read.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E modules/V_read/V_read.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp
Command       clang done; 1.13 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.55 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.cpp:1:
In file included from modules/V_read/V_read.hpp:1:
In file included from modules/V_read/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.43 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.5 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.V_read.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.V_read.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.V_read.pp.0.cpp.err.log 
Command       ap_eval done; 0.48 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.V_read.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.V_read.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.V_read.pp.0.cpp.err.log 
Command         ap_eval done; 0.89 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.V_read.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.V_read.pp.0.cpp.err.log 
Command         ap_eval done; 0.63 sec.
Command       tidy_31 done; 1.53 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.91 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.bc
Command       clang done; 1.62 sec.
INFO: [HLS 200-10] Analyzing design file 'modules/acc/acc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling modules/acc/acc.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted modules/acc/acc.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "modules/acc/acc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E modules/acc/acc.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp
Command       clang done; 1.42 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.cpp:1:
In file included from modules/acc/acc.hpp:1:
In file included from modules/acc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.49 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.acc.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.acc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.acc.pp.0.cpp.err.log 
Command       ap_eval done; 0.46 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.acc.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.acc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.acc.pp.0.cpp.err.log 
Command         ap_eval done; 0.61 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.acc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.acc.pp.0.cpp.err.log 
Command         ap_eval done; 0.6 sec.
Command       tidy_31 done; 1.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.bc
Command       clang done; 1.43 sec.
INFO: [HLS 200-10] Analyzing design file 'modules/blockControl/blockControl.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling modules/blockControl/blockControl.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted modules/blockControl/blockControl.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "modules/blockControl/blockControl.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E modules/blockControl/blockControl.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp
Command       clang done; 1.28 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.67 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.cpp:1:
In file included from modules/blockControl/blockControl.hpp:1:
In file included from modules/blockControl/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.46 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.5 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.46 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.blockControl.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.blockControl.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.blockControl.pp.0.cpp.err.log 
Command       ap_eval done; 0.58 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.blockControl.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.blockControl.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.blockControl.pp.0.cpp.err.log 
Command         ap_eval done; 0.8 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.blockControl.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.blockControl.pp.0.cpp.err.log 
Command         ap_eval done; 0.77 sec.
Command       tidy_31 done; 1.57 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.65 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.bc
Command       clang done; 1.43 sec.
INFO: [HLS 200-10] Analyzing design file 'modules/calc/calc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling modules/calc/calc.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted modules/calc/calc.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "modules/calc/calc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E modules/calc/calc.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp
Command       clang done; 1.11 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp"  -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/calc.cpp:1:
In file included from modules/calc/../../Stream.h:7:
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/opt/vivado2018/Vivado/2018.3/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.41 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.5 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp std=gnu++98 -directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.47 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.calc.pp.0.cpp.diag.yml /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-dataflow-lawyer.calc.pp.0.cpp.err.log 
Command       ap_eval done; 0.47 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.calc.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/tidy-3.1.calc.pp.0.cpp.err.log 
Command         ap_eval done; 0.6 sec.
Execute         ap_eval exec -ignorestderr /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.calc.pp.0.cpp.out.log 2> /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/xilinx-legacy-rewriter.calc.pp.0.cpp.err.log 
Command         ap_eval done; 0.61 sec.
Command       tidy_31 done; 1.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.62 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot" -I "/opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.bc" 
INFO-FLOW: exec /opt/vivado2018/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/vivado2018/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot -I /opt/vivado2018/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.bc
Command       clang done; 1.46 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/Stream.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.g.bc /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.g.bc -hls-opt -except-internalize GapJunctionIP -L/opt/vivado2018/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.69 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 9775 ; free virtual = 12677
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 442.004 ; gain = 0.141 ; free physical = 9775 ; free virtual = 12677
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.pp.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/vivado2018/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top GapJunctionIP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.0.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'simulationConfig<config<27> >' into 'GapJunctionIP' (Stream.cpp:58).
INFO: [XFORM 203-603] Inlining function 'dataToProcess<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, idxArray<4u>, hls::stream<idxArray<4u> > >' into 'writeV2calc' (modules/V_read/V_read.cpp:84).
INFO: [XFORM 203-603] Inlining function 'accBlockCurrents<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 14, 4>' into 'I_calc' (modules/I_calc/I_calc.cpp:68).
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9752 ; free virtual = 12664
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.1.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
Command         transform done; 0.24 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9736 ; free virtual = 12650
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.g.1.bc to /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.1.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'input.V.data' (Stream.cpp:47) into a 64-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'accumulation<dataPackage<float, 4>, float, 4>' (modules/acc/acc.cpp:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/acc/acc.cpp:78) in function 'acc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:14).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:65) in function 'I_calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' (modules/calc/calc.cpp:22).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (modules/V_read/V_read.cpp:78) in function 'writeV2calc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' (modules/V_read/V_read.cpp:32:53).
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0' (modules/blockControl/blockControl.cpp:43:1) in function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Loop-0-0' (modules/V_read/V_read.cpp:18:1) in function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2500 to 2499 for loop 'Blocks_Loop' (modules/I_calc/I_calc.cpp:66:1) in function 'I_calc'.
INFO: [HLS 200-489] Unrolling loop 'init_Loop' (modules/I_calc/I_calc.cpp:5) in function 'initIacc<dataPackage<float, 4> >' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/acc/acc.cpp:25) in function 'accumulation<dataPackage<float, 4>, float, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/acc/acc.cpp:81) in function 'acc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:15) in function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/I_calc/I_calc.cpp:21) in function 'I_calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (modules/calc/calc.cpp:23) in function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (modules/V_read/V_read.hpp:25) in function 'writeV2calc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (modules/V_read/V_read.cpp:49) in function 'writeV2calc' completely with a factor of 4.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (modules/V_read/V_read.cpp:34) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (modules/V_read/V_read.cpp:37) in function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'newData.data' (modules/V_read/V_read.cpp:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'idx.data.V' (modules/V_read/V_read.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'Vj.data' (modules/calc/calc.cpp:32) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_calc.data' (modules/calc/calc.cpp:33) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_calc.data' (modules/calc/calc.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'accArray.data' (modules/acc/acc.cpp:21) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_vector.data' (modules/acc/acc.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_vector.data' (modules/acc/acc.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'Conductance.data' (modules/acc/acc.cpp:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'f_acc' (modules/acc/acc.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'v_acc' (modules/acc/acc.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'newFdata.data' (modules/acc/acc.cpp:71) automatically.
INFO: [XFORM 203-102] Partitioning array 'newVdata.data' (modules/acc/acc.cpp:72) automatically.
INFO: [XFORM 203-102] Partitioning array 'F_acc_read.data' (modules/I_calc/I_calc.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'V_acc_read.data' (modules/I_calc/I_calc.cpp:52) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'processedData.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vj_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'Vi_idx.V.data.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_data.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'V.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F_acc.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'F.V.data' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'C_data.V.data' .
INFO: [XFORM 203-101] Partitioning array 'processedData.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vj_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Vi_idx.V.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'V.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F_acc.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'F.V.data' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C_data.V.data' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getVj<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'calc' (modules/calc/calc.cpp:43) automatically.
INFO: [XFORM 203-602] Inlining function 'getVi<dataPackage32<float>, hls::stream<dataPackage32<float> > >' into 'calc' (modules/calc/calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'V_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:45) automatically.
INFO: [XFORM 203-602] Inlining function 'F_calculation<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, dataPackage32<float>, 4>' into 'calc' (modules/calc/calc.cpp:46) automatically.
INFO: [XFORM 203-602] Inlining function 'readConductance<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' into 'acc' (modules/acc/acc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'accumulation<dataPackage<float, 4>, float, 4>' into 'acc' (modules/acc/acc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'write<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, float>' into 'acc' (modules/acc/acc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'tlastAssign<dataPackage32<float>, 14>' into 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' (modules/I_calc/I_calc.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'initIacc<dataPackage<float, 4> >' into 'I_calc' (modules/I_calc/I_calc.cpp:62) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'voltagesBackup.i.i' should be updated in process function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'V_read', detected/extracted 4 process function(s): 
	 'V_read.entry190203'
	 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>'
	 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>'
	 'writeV2calc'.
INFO: [XFORM 203-712] Applying dataflow to function 'execute', detected/extracted 7 process function(s): 
	 'execute.entry195'
	 'execute_Block_codeRepl2_proc'
	 'blockControl'
	 'V_read'
	 'calc'
	 'acc'
	 'I_calc'.
Command         transform done; 1.6 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>'... converting 3 basic blocks.
Command         transform done; 1.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 570.594 ; gain = 128.730 ; free physical = 9700 ; free virtual = 12616
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.2.bc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (modules/V_read/V_read.cpp:70:34) in function 'writeV2calc' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/calc/calc.cpp:37:39) in function 'calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (modules/acc/acc.cpp:75:32) in function 'acc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'RowOfBlocks_Loop' (modules/I_calc/I_calc.cpp:58:102) in function 'I_calc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'readVoltages<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> >, 4u, 27>' to 'readVoltages' (modules/V_read/V_read.cpp:32:42)
WARNING: [XFORM 203-631] Renaming function 'readCalcData<dataPackage<float, 4>, hls::stream<dataPackage<float, 4> > >' to 'readCalcData' (modules/acc/acc.cpp:7:1)
WARNING: [XFORM 203-631] Renaming function 'indexGeneration<idxArray<4u>, hls::stream<idxArray<4u> >, 27>' to 'indexGeneration' (modules/V_read/V_read.cpp:6:9)
WARNING: [XFORM 203-631] Renaming function 'getVoltages<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getVoltages' (modules/blockControl/blockControl.cpp:17:49)
WARNING: [XFORM 203-631] Renaming function 'getTotalCurrent<dataPackage32<float>, hls::stream<dataPackage32<float> >, dataPackage<float, 4>, 14>' to 'getTotalCurrent' (modules/I_calc/I_calc.cpp:34:9)
WARNING: [XFORM 203-631] Renaming function 'getConductances<dataPackage<float, 2>, dataPackage<float, 4>, 27, 4>' to 'getConductances' (modules/blockControl/blockControl.cpp:42:82)
WARNING: [XFORM 203-631] Renaming function 'execute_Block_codeRepl2_proc' to 'execute_Block_codeRe' 
Command         transform done; 2.75 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 761.863 ; gain = 320.000 ; free physical = 9556 ; free virtual = 12471
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.01 sec.
Command     elaborate done; 63.53 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'GapJunctionIP' ...
Execute       ap_set_top_model GapJunctionIP 
WARNING: [SYN 201-103] Legalizing function name 'execute.entry195' to 'execute_entry195'.
WARNING: [SYN 201-103] Legalizing function name 'V_read.entry190203' to 'V_read_entry190203'.
Execute       get_model_list GapJunctionIP -filter all-wo-channel -topdown 
Execute       preproc_iomode -model GapJunctionIP 
Execute       preproc_iomode -model execute 
Execute       preproc_iomode -model I_calc 
Execute       preproc_iomode -model getTotalCurrent 
Execute       preproc_iomode -model acc 
Execute       preproc_iomode -model readCalcData 
Execute       preproc_iomode -model calc 
Execute       preproc_iomode -model V_read 
Execute       preproc_iomode -model writeV2calc 
Execute       preproc_iomode -model indexGeneration 
Execute       preproc_iomode -model readVoltages 
Execute       preproc_iomode -model V_read.entry190203 
Execute       preproc_iomode -model blockControl 
Execute       preproc_iomode -model getConductances 
Execute       preproc_iomode -model getVoltages 
Execute       preproc_iomode -model execute_Block_codeRe 
Execute       preproc_iomode -model execute.entry195 
Execute       get_model_list GapJunctionIP -filter all-wo-channel 
INFO-FLOW: Model list for configure: execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO-FLOW: Configuring Module : execute.entry195 ...
Execute       set_default_model execute.entry195 
Execute       apply_spec_resource_limit execute.entry195 
INFO-FLOW: Configuring Module : execute_Block_codeRe ...
Execute       set_default_model execute_Block_codeRe 
Execute       apply_spec_resource_limit execute_Block_codeRe 
INFO-FLOW: Configuring Module : getVoltages ...
Execute       set_default_model getVoltages 
Execute       apply_spec_resource_limit getVoltages 
INFO-FLOW: Configuring Module : getConductances ...
Execute       set_default_model getConductances 
Execute       apply_spec_resource_limit getConductances 
INFO-FLOW: Configuring Module : blockControl ...
Execute       set_default_model blockControl 
Execute       apply_spec_resource_limit blockControl 
INFO-FLOW: Configuring Module : V_read.entry190203 ...
Execute       set_default_model V_read.entry190203 
Execute       apply_spec_resource_limit V_read.entry190203 
INFO-FLOW: Configuring Module : readVoltages ...
Execute       set_default_model readVoltages 
Execute       apply_spec_resource_limit readVoltages 
INFO-FLOW: Configuring Module : indexGeneration ...
Execute       set_default_model indexGeneration 
Execute       apply_spec_resource_limit indexGeneration 
INFO-FLOW: Configuring Module : writeV2calc ...
Execute       set_default_model writeV2calc 
Execute       apply_spec_resource_limit writeV2calc 
INFO-FLOW: Configuring Module : V_read ...
Execute       set_default_model V_read 
Execute       apply_spec_resource_limit V_read 
INFO-FLOW: Configuring Module : calc ...
Execute       set_default_model calc 
Execute       apply_spec_resource_limit calc 
INFO-FLOW: Configuring Module : readCalcData ...
Execute       set_default_model readCalcData 
Execute       apply_spec_resource_limit readCalcData 
INFO-FLOW: Configuring Module : acc ...
Execute       set_default_model acc 
Execute       apply_spec_resource_limit acc 
INFO-FLOW: Configuring Module : getTotalCurrent ...
Execute       set_default_model getTotalCurrent 
Execute       apply_spec_resource_limit getTotalCurrent 
INFO-FLOW: Configuring Module : I_calc ...
Execute       set_default_model I_calc 
Execute       apply_spec_resource_limit I_calc 
INFO-FLOW: Configuring Module : execute ...
Execute       set_default_model execute 
Execute       apply_spec_resource_limit execute 
INFO-FLOW: Configuring Module : GapJunctionIP ...
Execute       set_default_model GapJunctionIP 
Execute       apply_spec_resource_limit GapJunctionIP 
INFO-FLOW: Model list for preprocess: execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO-FLOW: Preprocessing Module: execute.entry195 ...
Execute       set_default_model execute.entry195 
Execute       cdfg_preprocess -model execute.entry195 
Execute       rtl_gen_preprocess execute.entry195 
INFO-FLOW: Preprocessing Module: execute_Block_codeRe ...
Execute       set_default_model execute_Block_codeRe 
Execute       cdfg_preprocess -model execute_Block_codeRe 
Execute       rtl_gen_preprocess execute_Block_codeRe 
INFO-FLOW: Preprocessing Module: getVoltages ...
Execute       set_default_model getVoltages 
Execute       cdfg_preprocess -model getVoltages 
Execute       rtl_gen_preprocess getVoltages 
INFO-FLOW: Preprocessing Module: getConductances ...
Execute       set_default_model getConductances 
Execute       cdfg_preprocess -model getConductances 
Execute       rtl_gen_preprocess getConductances 
INFO-FLOW: Preprocessing Module: blockControl ...
Execute       set_default_model blockControl 
Execute       cdfg_preprocess -model blockControl 
Execute       rtl_gen_preprocess blockControl 
INFO-FLOW: Preprocessing Module: V_read.entry190203 ...
Execute       set_default_model V_read.entry190203 
Execute       cdfg_preprocess -model V_read.entry190203 
Execute       rtl_gen_preprocess V_read.entry190203 
INFO-FLOW: Preprocessing Module: readVoltages ...
Execute       set_default_model readVoltages 
Execute       cdfg_preprocess -model readVoltages 
Execute       rtl_gen_preprocess readVoltages 
INFO-FLOW: Preprocessing Module: indexGeneration ...
Execute       set_default_model indexGeneration 
Execute       cdfg_preprocess -model indexGeneration 
Execute       rtl_gen_preprocess indexGeneration 
INFO-FLOW: Preprocessing Module: writeV2calc ...
Execute       set_default_model writeV2calc 
Execute       cdfg_preprocess -model writeV2calc 
Execute       rtl_gen_preprocess writeV2calc 
INFO-FLOW: Preprocessing Module: V_read ...
Execute       set_default_model V_read 
Execute       cdfg_preprocess -model V_read 
Execute       rtl_gen_preprocess V_read 
INFO-FLOW: Preprocessing Module: calc ...
Execute       set_default_model calc 
Execute       cdfg_preprocess -model calc 
Execute       rtl_gen_preprocess calc 
INFO-FLOW: Preprocessing Module: readCalcData ...
Execute       set_default_model readCalcData 
Execute       cdfg_preprocess -model readCalcData 
Execute       rtl_gen_preprocess readCalcData 
INFO-FLOW: Preprocessing Module: acc ...
Execute       set_default_model acc 
Execute       cdfg_preprocess -model acc 
Execute       rtl_gen_preprocess acc 
INFO-FLOW: Preprocessing Module: getTotalCurrent ...
Execute       set_default_model getTotalCurrent 
Execute       cdfg_preprocess -model getTotalCurrent 
Execute       rtl_gen_preprocess getTotalCurrent 
INFO-FLOW: Preprocessing Module: I_calc ...
Execute       set_default_model I_calc 
Execute       cdfg_preprocess -model I_calc 
Execute       rtl_gen_preprocess I_calc 
INFO-FLOW: Preprocessing Module: execute ...
Execute       set_default_model execute 
Execute       cdfg_preprocess -model execute 
Execute       rtl_gen_preprocess execute 
INFO-FLOW: Preprocessing Module: GapJunctionIP ...
Execute       set_default_model GapJunctionIP 
Execute       cdfg_preprocess -model GapJunctionIP 
Execute       rtl_gen_preprocess GapJunctionIP 
INFO-FLOW: Model list for synthesis: execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute.entry195 
Execute       schedule -model execute.entry195 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 64.5 seconds; current allocated memory: 277.137 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.sched.adb -f 
INFO-FLOW: Finish scheduling execute.entry195.
Execute       set_default_model execute.entry195 
Execute       bind -model execute.entry195 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=execute.entry195
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.284 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.bind.adb -f 
INFO-FLOW: Finish binding execute.entry195.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute_Block_codeRe 
Execute       schedule -model execute_Block_codeRe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.374 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.sched.adb -f 
INFO-FLOW: Finish scheduling execute_Block_codeRe.
Execute       set_default_model execute_Block_codeRe 
Execute       bind -model execute_Block_codeRe 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=execute_Block_codeRe
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 277.416 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.bind.adb -f 
INFO-FLOW: Finish binding execute_Block_codeRe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getVoltages 
Execute       schedule -model getVoltages 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 277.535 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.sched.adb -f 
INFO-FLOW: Finish scheduling getVoltages.
Execute       set_default_model getVoltages 
Execute       bind -model getVoltages 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=getVoltages
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.679 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.bind.adb -f 
INFO-FLOW: Finish binding getVoltages.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getConductances 
Execute       schedule -model getConductances 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 277.796 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.sched.adb -f 
INFO-FLOW: Finish scheduling getConductances.
Execute       set_default_model getConductances 
Execute       bind -model getConductances 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=getConductances
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.979 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.bind.adb -f 
INFO-FLOW: Finish binding getConductances.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blockControl 
Execute       schedule -model blockControl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.050 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.sched.adb -f 
INFO-FLOW: Finish scheduling blockControl.
Execute       set_default_model blockControl 
Execute       bind -model blockControl 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=blockControl
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.258 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.bind.adb -f 
INFO-FLOW: Finish binding blockControl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model V_read.entry190203 
Execute       schedule -model V_read.entry190203 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 278.403 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.sched.adb -f 
INFO-FLOW: Finish scheduling V_read.entry190203.
Execute       set_default_model V_read.entry190203 
Execute       bind -model V_read.entry190203 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=V_read.entry190203
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.709 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.bind.adb -f 
INFO-FLOW: Finish binding V_read.entry190203.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model readVoltages 
Execute       schedule -model readVoltages 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 278.865 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.sched.adb -f 
INFO-FLOW: Finish scheduling readVoltages.
Execute       set_default_model readVoltages 
Execute       bind -model readVoltages 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readVoltages
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.074 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.bind.adb -f 
INFO-FLOW: Finish binding readVoltages.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model indexGeneration 
Execute       schedule -model indexGeneration 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 279.234 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.sched.adb -f 
INFO-FLOW: Finish scheduling indexGeneration.
Execute       set_default_model indexGeneration 
Execute       bind -model indexGeneration 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=indexGeneration
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.522 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.bind.adb -f 
INFO-FLOW: Finish binding indexGeneration.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeV2calc 
Execute       schedule -model writeV2calc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:81) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:82) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
WARNING: [SCHED 204-68] The II Violation in module 'writeV2calc': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:83) and fifo write on port 'fixedData_V_data' (modules/V_read/V_read.cpp:80).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 279.798 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.sched.adb -f 
INFO-FLOW: Finish scheduling writeV2calc.
Execute       set_default_model writeV2calc 
Execute       bind -model writeV2calc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=writeV2calc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 280.309 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.bind.adb -f 
INFO-FLOW: Finish binding writeV2calc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model V_read 
Execute       schedule -model V_read 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.523 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.sched.adb -f 
INFO-FLOW: Finish scheduling V_read.
Execute       set_default_model V_read 
Execute       bind -model V_read 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=V_read
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.997 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.bind.adb -f 
INFO-FLOW: Finish binding V_read.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calc 
Execute       schedule -model calc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 281.760 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.verbose.sched.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.sched.adb -f 
INFO-FLOW: Finish scheduling calc.
Execute       set_default_model calc 
Execute       bind -model calc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.527 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.verbose.bind.rpt -verbose -f 
Command       report done; 0.19 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.bind.adb -f 
INFO-FLOW: Finish binding calc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model readCalcData 
Execute       schedule -model readCalcData 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readCalcData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.698 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.sched.adb -f 
INFO-FLOW: Finish scheduling readCalcData.
Execute       set_default_model readCalcData 
Execute       bind -model readCalcData 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=readCalcData
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.835 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.bind.adb -f 
INFO-FLOW: Finish binding readCalcData.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model acc 
Execute       schedule -model acc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 283.577 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.verbose.sched.rpt -verbose -f 
Command       report done; 0.31 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.sched.adb -f 
INFO-FLOW: Finish scheduling acc.
Execute       set_default_model acc 
Execute       bind -model acc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=acc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 285.082 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.bind.adb -f 
INFO-FLOW: Finish binding acc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getTotalCurrent 
Execute       schedule -model getTotalCurrent 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 285.389 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.sched.adb -f 
INFO-FLOW: Finish scheduling getTotalCurrent.
Execute       set_default_model getTotalCurrent 
Execute       bind -model getTotalCurrent 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=getTotalCurrent
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 285.601 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.bind.adb -f 
INFO-FLOW: Finish binding getTotalCurrent.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model I_calc 
Execute       schedule -model I_calc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Blocks_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68) and 'fadd' operation ('tmp_54_3_i_i', modules/I_calc/I_calc.cpp:24->modules/I_calc/I_calc.cpp:68).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.003 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.sched.adb -f 
INFO-FLOW: Finish scheduling I_calc.
Execute       set_default_model I_calc 
Execute       bind -model I_calc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=I_calc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.625 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.verbose.bind.rpt -verbose -f 
Command       report done; 0.12 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.bind.adb -f 
INFO-FLOW: Finish binding I_calc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model execute 
Execute       schedule -model execute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.916 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.sched.adb -f 
INFO-FLOW: Finish scheduling execute.
Execute       set_default_model execute 
Execute       bind -model execute 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=execute
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.746 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.verbose.bind.rpt -verbose -f 
Command       report done; 0.21 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.bind.adb -f 
INFO-FLOW: Finish binding execute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model GapJunctionIP 
Execute       schedule -model GapJunctionIP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 287.973 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.sched.adb -f 
INFO-FLOW: Finish scheduling GapJunctionIP.
Execute       set_default_model GapJunctionIP 
Execute       bind -model GapJunctionIP 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=GapJunctionIP
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 288.470 MB.
Execute       report -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.verbose.bind.rpt -verbose -f 
Command       report done; 0.22 sec.
Execute       db_write -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.bind.adb -f 
INFO-FLOW: Finish binding GapJunctionIP.
Execute       get_model_list GapJunctionIP -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess execute.entry195 
Execute       rtl_gen_preprocess execute_Block_codeRe 
Execute       rtl_gen_preprocess getVoltages 
Execute       rtl_gen_preprocess getConductances 
Execute       rtl_gen_preprocess blockControl 
Execute       rtl_gen_preprocess V_read.entry190203 
Execute       rtl_gen_preprocess readVoltages 
Execute       rtl_gen_preprocess indexGeneration 
Execute       rtl_gen_preprocess writeV2calc 
Execute       rtl_gen_preprocess V_read 
Execute       rtl_gen_preprocess calc 
Execute       rtl_gen_preprocess readCalcData 
Execute       rtl_gen_preprocess acc 
Execute       rtl_gen_preprocess getTotalCurrent 
Execute       rtl_gen_preprocess I_calc 
Execute       rtl_gen_preprocess execute 
Execute       rtl_gen_preprocess GapJunctionIP 
INFO-FLOW: Model list for RTL generation: execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_entry195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model execute.entry195 -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_entry195'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 288.763 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute.entry195 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/execute_entry195 -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl execute.entry195 -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/execute_entry195 
Execute       gen_rtl execute.entry195 -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/execute_entry195 
Execute       gen_tb_info execute.entry195 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195 -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model execute.entry195 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_entry195_csynth.rpt -f 
Execute       report -model execute.entry195 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_entry195_csynth.xml -f -x 
Execute       report -model execute.entry195 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.verbose.rpt -verbose -f 
Execute       db_write -model execute.entry195 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute_Block_codeRe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model execute_Block_codeRe -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute_Block_codeRe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 289.312 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute_Block_codeRe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/execute_Block_codeRe -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl execute_Block_codeRe -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/execute_Block_codeRe 
Execute       gen_rtl execute_Block_codeRe -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/execute_Block_codeRe 
Execute       gen_tb_info execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_Block_codeRe_csynth.rpt -f 
Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_Block_codeRe_csynth.xml -f -x 
Execute       report -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.verbose.rpt -verbose -f 
Execute       db_write -model execute_Block_codeRe -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model getVoltages -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.646 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl getVoltages -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/getVoltages -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl getVoltages -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/getVoltages 
Execute       gen_rtl getVoltages -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/getVoltages 
Execute       gen_tb_info getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getVoltages_csynth.rpt -f 
Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getVoltages_csynth.xml -f -x 
Execute       report -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.verbose.rpt -verbose -f 
Execute       db_write -model getVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getConductances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model getConductances -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'getConductances'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 290.319 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl getConductances -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/getConductances -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl getConductances -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/getConductances 
Execute       gen_rtl getConductances -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/getConductances 
Execute       gen_tb_info getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getConductances_csynth.rpt -f 
Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getConductances_csynth.xml -f -x 
Execute       report -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.verbose.rpt -verbose -f 
Execute       db_write -model getConductances -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blockControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model blockControl -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blockControl'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 291.348 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl blockControl -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/blockControl -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl blockControl -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/blockControl 
Execute       gen_rtl blockControl -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/blockControl 
Execute       gen_tb_info blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/blockControl_csynth.rpt -f 
Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/blockControl_csynth.xml -f -x 
Execute       report -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.verbose.rpt -verbose -f 
Execute       db_write -model blockControl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read_entry190203' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model V_read.entry190203 -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read_entry190203'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 291.916 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl V_read.entry190203 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/V_read_entry190203 -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl V_read.entry190203 -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/V_read_entry190203 
Execute       gen_rtl V_read.entry190203 -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/V_read_entry190203 
Execute       gen_tb_info V_read.entry190203 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203 -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model V_read.entry190203 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/V_read_entry190203_csynth.rpt -f 
Execute       report -model V_read.entry190203 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/V_read_entry190203_csynth.xml -f -x 
Execute       report -model V_read.entry190203 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.verbose.rpt -verbose -f 
Execute       db_write -model V_read.entry190203 -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVoltages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model readVoltages -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVoltages'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 292.603 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl readVoltages -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/readVoltages -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl readVoltages -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/readVoltages 
Execute       gen_rtl readVoltages -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/readVoltages 
Execute       gen_tb_info readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/readVoltages_csynth.rpt -f 
Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/readVoltages_csynth.xml -f -x 
Execute       report -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.verbose.rpt -verbose -f 
Execute       db_write -model readVoltages -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'indexGeneration' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model indexGeneration -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'indexGeneration'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 293.533 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl indexGeneration -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/indexGeneration -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl indexGeneration -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/indexGeneration 
Execute       gen_rtl indexGeneration -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/indexGeneration 
Execute       gen_tb_info indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/indexGeneration_csynth.rpt -f 
Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/indexGeneration_csynth.xml -f -x 
Execute       report -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.verbose.rpt -verbose -f 
Execute       db_write -model indexGeneration -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeV2calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model writeV2calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeV2calc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 295.083 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeV2calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/writeV2calc -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl writeV2calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/writeV2calc 
Execute       gen_rtl writeV2calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/writeV2calc 
Execute       gen_tb_info writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/writeV2calc_csynth.rpt -f 
Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/writeV2calc_csynth.xml -f -x 
Execute       report -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.verbose.rpt -verbose -f 
Execute       db_write -model writeV2calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'V_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model V_read -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'V_read'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 297.531 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl V_read -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/V_read -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl V_read -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/V_read 
Execute       gen_rtl V_read -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/V_read 
Execute       gen_tb_info V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/V_read_csynth.rpt -f 
Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/V_read_csynth.xml -f -x 
Execute       report -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.verbose.rpt -verbose -f 
Execute       db_write -model V_read -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_29ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 299.504 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/calc -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/calc 
Execute       gen_rtl calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/calc 
Execute       gen_tb_info calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/calc_csynth.rpt -f 
Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/calc_csynth.xml -f -x 
Execute       report -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.verbose.rpt -verbose -f 
Command       report done; 0.17 sec.
Execute       db_write -model calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readCalcData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model readCalcData -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'readCalcData'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 301.294 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl readCalcData -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/readCalcData -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl readCalcData -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/readCalcData 
Execute       gen_rtl readCalcData -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/readCalcData 
Execute       gen_tb_info readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/readCalcData_csynth.rpt -f 
Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/readCalcData_csynth.xml -f -x 
Execute       report -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.verbose.rpt -verbose -f 
Execute       db_write -model readCalcData -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'acc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model acc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_mul_27ns_27ns_54_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'acc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 303.455 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl acc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/acc -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl acc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/acc 
Execute       gen_rtl acc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/acc 
Execute       gen_tb_info acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/acc_csynth.rpt -f 
Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/acc_csynth.xml -f -x 
Execute       report -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.verbose.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -model acc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getTotalCurrent' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model getTotalCurrent -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getTotalCurrent'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 306.628 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl getTotalCurrent -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/getTotalCurrent -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl getTotalCurrent -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/getTotalCurrent 
Execute       gen_rtl getTotalCurrent -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/getTotalCurrent 
Execute       gen_tb_info getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getTotalCurrent_csynth.rpt -f 
Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/getTotalCurrent_csynth.xml -f -x 
Execute       report -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.verbose.rpt -verbose -f 
Execute       db_write -model getTotalCurrent -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'I_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model I_calc -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'I_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 308.187 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl I_calc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/I_calc -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl I_calc -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/I_calc 
Execute       gen_rtl I_calc -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/I_calc 
Execute       gen_tb_info I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/I_calc_csynth.rpt -f 
Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/I_calc_csynth.xml -f -x 
Execute       report -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.verbose.rpt -verbose -f 
Command       report done; 0.15 sec.
Execute       db_write -model I_calc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model execute -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d3_A' is changed to 'fifo_w27_d3_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w27_d2_A' is changed to 'fifo_w27_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 311.831 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl execute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/execute -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl execute -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/execute 
Execute       gen_rtl execute -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/execute 
Execute       gen_tb_info execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_csynth.rpt -f 
Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/execute_csynth.xml -f -x 
Execute       report -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.verbose.rpt -verbose -f 
Command       report done; 0.27 sec.
Execute       db_write -model execute -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.adb -f 
Command       db_write done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GapJunctionIP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model GapJunctionIP -vendor xilinx -mg_file /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/input_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/output_V_tlast_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/FirstRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'GapJunctionIP/LastRow' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'GapJunctionIP' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'size', 'FirstRow' and 'LastRow' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GapJunctionIP'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 314.851 MB.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       gen_rtl GapJunctionIP -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/systemc/GapJunctionIP -synmodules execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP 
Execute       gen_rtl GapJunctionIP -istop -style xilinx -f -lang vhdl -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/vhdl/GapJunctionIP 
Execute       gen_rtl GapJunctionIP -istop -style xilinx -f -lang vlog -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/verilog/GapJunctionIP 
Execute       export_constraint_db -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl -f -tool general 
Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.design.xml -verbose -f -dv 
Command       report done; 0.47 sec.
Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP -p /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db 
Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/GapJunctionIP_csynth.rpt -f 
Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/syn/report/GapJunctionIP_csynth.xml -f -x 
Execute       report -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.verbose.rpt -verbose -f 
Command       report done; 0.23 sec.
Execute       db_write -model GapJunctionIP -o /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.adb -f 
Execute       sc_get_clocks GapJunctionIP 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain GapJunctionIP 
INFO-FLOW: Model list for RTL component generation: execute.entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read.entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO-FLOW: Handling components in module [execute_entry195] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
INFO-FLOW: Handling components in module [execute_Block_codeRe] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
INFO-FLOW: Handling components in module [getVoltages] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
INFO-FLOW: Handling components in module [getConductances] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
INFO-FLOW: Handling components in module [blockControl] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
INFO-FLOW: Handling components in module [V_read_entry190203] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
INFO-FLOW: Handling components in module [readVoltages] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
INFO-FLOW: Handling components in module [indexGeneration] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
INFO-FLOW: Handling components in module [writeV2calc] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
INFO-FLOW: Handling components in module [V_read] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
INFO-FLOW: Found component fifo_w27_d2_A.
INFO-FLOW: Append model fifo_w27_d2_A
INFO-FLOW: Found component fifo_w27_d2_A.
INFO-FLOW: Append model fifo_w27_d2_A
INFO-FLOW: Found component fifo_w27_d3_A.
INFO-FLOW: Append model fifo_w27_d3_A
INFO-FLOW: Found component fifo_w27_d2_A.
INFO-FLOW: Append model fifo_w27_d2_A
INFO-FLOW: Found component fifo_w27_d3_A.
INFO-FLOW: Append model fifo_w27_d3_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component fifo_w27_d1024_A.
INFO-FLOW: Append model fifo_w27_d1024_A
INFO-FLOW: Found component start_for_indexGeneration_U0.
INFO-FLOW: Append model start_for_indexGeneration_U0
INFO-FLOW: Handling components in module [calc] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
INFO-FLOW: Found component GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1.
INFO-FLOW: Append model GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: Found component GapJunctionIP_mul_27ns_29ns_56_3_1.
INFO-FLOW: Append model GapJunctionIP_mul_27ns_29ns_56_3_1
INFO-FLOW: Handling components in module [readCalcData] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
INFO-FLOW: Handling components in module [acc] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
INFO-FLOW: Found component GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component GapJunctionIP_mul_27ns_27ns_54_7_1.
INFO-FLOW: Append model GapJunctionIP_mul_27ns_27ns_54_7_1
INFO-FLOW: Handling components in module [getTotalCurrent] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
INFO-FLOW: Found component GapJunctionIP_fptrunc_64ns_32_2_1.
INFO-FLOW: Append model GapJunctionIP_fptrunc_64ns_32_2_1
INFO-FLOW: Found component GapJunctionIP_fpext_32ns_64_1_1.
INFO-FLOW: Append model GapJunctionIP_fpext_32ns_64_1_1
INFO-FLOW: Found component GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1.
INFO-FLOW: Append model GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1
INFO-FLOW: Handling components in module [I_calc] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
INFO-FLOW: Found component I_calc_F_temp_data.
INFO-FLOW: Append model I_calc_F_temp_data
INFO-FLOW: Handling components in module [execute] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
INFO-FLOW: Found component fifo_w27_d3_A_x.
INFO-FLOW: Append model fifo_w27_d3_A_x
INFO-FLOW: Found component fifo_w27_d3_A_x.
INFO-FLOW: Append model fifo_w27_d3_A_x
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w27_d3_A_x.
INFO-FLOW: Append model fifo_w27_d3_A_x
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w27_d3_A_x.
INFO-FLOW: Append model fifo_w27_d3_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w1_d128_A.
INFO-FLOW: Append model fifo_w1_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w27_d2_A_x.
INFO-FLOW: Append model fifo_w27_d2_A_x
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component start_for_execute_Block_codeRe_U0.
INFO-FLOW: Append model start_for_execute_Block_codeRe_U0
INFO-FLOW: Found component start_for_acc_U0.
INFO-FLOW: Append model start_for_acc_U0
INFO-FLOW: Found component start_for_calc_U0.
INFO-FLOW: Append model start_for_calc_U0
INFO-FLOW: Found component start_for_I_calc_U0.
INFO-FLOW: Append model start_for_I_calc_U0
INFO-FLOW: Handling components in module [GapJunctionIP] ... 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: Found component GapJunctionIP_AXILiteS_s_axi.
INFO-FLOW: Append model GapJunctionIP_AXILiteS_s_axi
INFO-FLOW: Append model execute_entry195
INFO-FLOW: Append model execute_Block_codeRe
INFO-FLOW: Append model getVoltages
INFO-FLOW: Append model getConductances
INFO-FLOW: Append model blockControl
INFO-FLOW: Append model V_read_entry190203
INFO-FLOW: Append model readVoltages
INFO-FLOW: Append model indexGeneration
INFO-FLOW: Append model writeV2calc
INFO-FLOW: Append model V_read
INFO-FLOW: Append model calc
INFO-FLOW: Append model readCalcData
INFO-FLOW: Append model acc
INFO-FLOW: Append model getTotalCurrent
INFO-FLOW: Append model I_calc
INFO-FLOW: Append model execute
INFO-FLOW: Append model GapJunctionIP
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fifo_w27_d2_A fifo_w27_d2_A fifo_w27_d3_A fifo_w27_d2_A fifo_w27_d3_A fifo_w32_d2_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A fifo_w27_d1024_A start_for_indexGeneration_U0 GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1 GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1 GapJunctionIP_mul_27ns_29ns_56_3_1 GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 GapJunctionIP_mul_27ns_27ns_54_7_1 GapJunctionIP_fptrunc_64ns_32_2_1 GapJunctionIP_fpext_32ns_64_1_1 GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1 GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1 I_calc_F_temp_data fifo_w27_d3_A_x fifo_w27_d3_A_x fifo_w27_d2_A_x fifo_w27_d3_A_x fifo_w27_d2_A_x fifo_w27_d3_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d2_A_x fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w27_d2_A_x fifo_w27_d2_A_x fifo_w32_d128_A fifo_w1_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w27_d2_A_x fifo_w27_d2_A_x fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w27_d2_A_x fifo_w27_d2_A_x fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A fifo_w32_d128_A start_for_execute_Block_codeRe_U0 start_for_acc_U0 start_for_calc_U0 start_for_I_calc_U0 GapJunctionIP_AXILiteS_s_axi execute_entry195 execute_Block_codeRe getVoltages getConductances blockControl V_read_entry190203 readVoltages indexGeneration writeV2calc V_read calc readCalcData acc getTotalCurrent I_calc execute GapJunctionIP
INFO-FLOW: To file: write model fifo_w27_d2_A
INFO-FLOW: To file: write model fifo_w27_d2_A
INFO-FLOW: To file: write model fifo_w27_d3_A
INFO-FLOW: To file: write model fifo_w27_d2_A
INFO-FLOW: To file: write model fifo_w27_d3_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model fifo_w27_d1024_A
INFO-FLOW: To file: write model start_for_indexGeneration_U0
INFO-FLOW: To file: write model GapJunctionIP_fsub_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model GapJunctionIP_fexp_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: To file: write model GapJunctionIP_mul_27ns_29ns_56_3_1
INFO-FLOW: To file: write model GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model GapJunctionIP_mul_27ns_27ns_54_7_1
INFO-FLOW: To file: write model GapJunctionIP_fptrunc_64ns_32_2_1
INFO-FLOW: To file: write model GapJunctionIP_fpext_32ns_64_1_1
INFO-FLOW: To file: write model GapJunctionIP_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1
INFO-FLOW: To file: write model I_calc_F_temp_data
INFO-FLOW: To file: write model fifo_w27_d3_A_x
INFO-FLOW: To file: write model fifo_w27_d3_A_x
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w27_d3_A_x
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w27_d3_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w1_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w27_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model start_for_execute_Block_codeRe_U0
INFO-FLOW: To file: write model start_for_acc_U0
INFO-FLOW: To file: write model start_for_calc_U0
INFO-FLOW: To file: write model start_for_I_calc_U0
INFO-FLOW: To file: write model GapJunctionIP_AXILiteS_s_axi
INFO-FLOW: To file: write model execute_entry195
INFO-FLOW: To file: write model execute_Block_codeRe
INFO-FLOW: To file: write model getVoltages
INFO-FLOW: To file: write model getConductances
INFO-FLOW: To file: write model blockControl
INFO-FLOW: To file: write model V_read_entry190203
INFO-FLOW: To file: write model readVoltages
INFO-FLOW: To file: write model indexGeneration
INFO-FLOW: To file: write model writeV2calc
INFO-FLOW: To file: write model V_read
INFO-FLOW: To file: write model calc
INFO-FLOW: To file: write model readCalcData
INFO-FLOW: To file: write model acc
INFO-FLOW: To file: write model getTotalCurrent
INFO-FLOW: To file: write model I_calc
INFO-FLOW: To file: write model execute
INFO-FLOW: To file: write model GapJunctionIP
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'V_read_voltagesBackup_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_2_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_6_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_U(fifo_w27_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_SIZE_c_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vi_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_0_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_1_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_2_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Vj_idx_V_data_V_3_U(fifo_w27_d1024_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_indexGeneration_U0_U(start_for_indexGeneration_U0)' using Shift Registers.
Command       ap_source done; 0.14 sec.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_29ns_56_3_1_MulnS_0'
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1'
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'I_calc_F_temp_data_ram (RAM)' using block RAMs.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowBegin_V_U(fifo_w27_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowEnd_V_c_U(fifo_w27_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_5_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_4_U(fifo_w27_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_5_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_4_U(fifo_w27_d3_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_c17_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_assign_channel_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_data_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_data_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_data_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_data_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_data_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_3_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_3_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fixedData_V_data_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fixedData_V_tlast_V_U(fifo_w1_d128_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'processedData_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_2_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_2_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_rowsToSimu_1_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'simConfig_BLOCK_NUMB_1_U(fifo_w27_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'F_acc_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_0_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_1_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_2_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'V_acc_V_data_3_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute_Block_codeRe_U0_U(start_for_execute_Block_codeRe_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_acc_U0_U(start_for_acc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_calc_U0_U(start_for_calc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_I_calc_U0_U(start_for_I_calc_U0)' using Shift Registers.
Command       ap_source done; 0.51 sec.
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=0
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=93 #gSsdmPorts=6
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute       sc_get_clocks GapJunctionIP 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_dadd_6_full_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_dmul_7_max_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fadd_6_full_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fexp_11_full_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/misc/GapJunctionIP_ap_fsub_6_full_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 825.863 ; gain = 384.000 ; free physical = 9463 ; free virtual = 12405
INFO: [SYSC 207-301] Generating SystemC RTL for GapJunctionIP.
INFO: [VHDL 208-304] Generating VHDL RTL for GapJunctionIP.
INFO: [VLOG 209-307] Generating Verilog RTL for GapJunctionIP.
Command     autosyn done; 11.3 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 74.84 sec.
Command ap_source done; 75.26 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 14:24:55 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.16 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=1
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip/pack.sh
Command   export_design done; 20.81 sec.
Command ap_source done; 20.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 15:30:48 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.17 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=1
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip/pack.sh
Command   export_design done; 22 sec.
Command ap_source done; 22.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 15:33:20 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.17 sec.
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=1
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.11 sec.
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/impl.sh
Command   export_design done; 521.18 sec.
Command ap_source done; 521.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 16:44:39 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.17 sec.
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=1
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/impl.sh
Command   export_design done; 500.72 sec.
Command ap_source done; 500.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1 opened at Sat Jan 11 17:01:55 CST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 4 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.17 sec.
Execute   export_design -flow impl -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=GapJunctionIP xml_exists=1
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=6
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=GapJunctionIP
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.rtl_wrap.cfg.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow impl -rtl verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_entry195.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute_Block_codeRe.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getConductances.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/blockControl.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read_entry190203.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readVoltages.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/indexGeneration.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/writeV2calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/V_read.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/readCalcData.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/acc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/getTotalCurrent.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/I_calc.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/execute.compgen.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.constraint.tcl 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/GapJunctionIP.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/vivado2018/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_enable_pblock 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
INFO-FLOW: DBG:CMD: auto_impl: vlog exec /home/marco/Documents/tesis/ww39_neuronal_new_IP/IP_2020_latest_Jan/IP_latest_2020_Enero/solution1/impl/verilog/impl.sh
Command   export_design done; 506.02 sec.
Command ap_source done; 506.19 sec.
Execute cleanup_all 
