#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2688310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x267fc70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x26bfe30 .functor NOT 1, L_0x26c1730, C4<0>, C4<0>, C4<0>;
L_0x26c1550 .functor XOR 1, L_0x26c12d0, L_0x26c1420, C4<0>, C4<0>;
L_0x26c16c0 .functor XOR 1, L_0x26c1550, L_0x26c15f0, C4<0>, C4<0>;
v0x26bf1f0_0 .net *"_ivl_10", 0 0, L_0x26c15f0;  1 drivers
v0x26bf2f0_0 .net *"_ivl_12", 0 0, L_0x26c16c0;  1 drivers
v0x26bf3d0_0 .net *"_ivl_2", 0 0, L_0x26c1210;  1 drivers
v0x26bf490_0 .net *"_ivl_4", 0 0, L_0x26c12d0;  1 drivers
v0x26bf570_0 .net *"_ivl_6", 0 0, L_0x26c1420;  1 drivers
v0x26bf6a0_0 .net *"_ivl_8", 0 0, L_0x26c1550;  1 drivers
v0x26bf780_0 .var "clk", 0 0;
v0x26bf820_0 .var/2u "stats1", 159 0;
v0x26bf8e0_0 .var/2u "strobe", 0 0;
v0x26bfa30_0 .net "tb_match", 0 0, L_0x26c1730;  1 drivers
v0x26bfaf0_0 .net "tb_mismatch", 0 0, L_0x26bfe30;  1 drivers
v0x26bfbb0_0 .net "x", 0 0, v0x26bb780_0;  1 drivers
v0x26bfc50_0 .net "y", 0 0, v0x26bb840_0;  1 drivers
v0x26bfcf0_0 .net "z_dut", 0 0, L_0x26c1040;  1 drivers
v0x26bfd90_0 .net "z_ref", 0 0, L_0x26bff10;  1 drivers
L_0x26c1210 .concat [ 1 0 0 0], L_0x26bff10;
L_0x26c12d0 .concat [ 1 0 0 0], L_0x26bff10;
L_0x26c1420 .concat [ 1 0 0 0], L_0x26c1040;
L_0x26c15f0 .concat [ 1 0 0 0], L_0x26bff10;
L_0x26c1730 .cmp/eeq 1, L_0x26c1210, L_0x26c16c0;
S_0x268a560 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x267fc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26bfea0 .functor NOT 1, v0x26bb840_0, C4<0>, C4<0>, C4<0>;
L_0x26bff10 .functor OR 1, v0x26bb780_0, L_0x26bfea0, C4<0>, C4<0>;
v0x26897f0_0 .net *"_ivl_0", 0 0, L_0x26bfea0;  1 drivers
v0x2689890_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bb2d0_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26bb370_0 .net "z", 0 0, L_0x26bff10;  alias, 1 drivers
S_0x26bb4b0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x267fc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x26bb6a0_0 .net "clk", 0 0, v0x26bf780_0;  1 drivers
v0x26bb780_0 .var "x", 0 0;
v0x26bb840_0 .var "y", 0 0;
E_0x26631d0 .event negedge, v0x26bb6a0_0;
E_0x2665650/0 .event negedge, v0x26bb6a0_0;
E_0x2665650/1 .event posedge, v0x26bb6a0_0;
E_0x2665650 .event/or E_0x2665650/0, E_0x2665650/1;
S_0x26bb8e0 .scope module, "top_module1" "top_module" 3 76, 4 17 0, S_0x267fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x26be7a0_0 .net "and_out", 0 0, L_0x26c0e70;  1 drivers
v0x26be890_0 .net "or_out", 0 0, L_0x26c0de0;  1 drivers
v0x26be9a0_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bea40_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26beae0_0 .net "z", 0 0, L_0x26c1040;  alias, 1 drivers
v0x26bebd0_0 .net "z1", 0 0, L_0x26c01e0;  1 drivers
v0x26becc0_0 .net "z2", 0 0, L_0x26c0350;  1 drivers
v0x26bedb0_0 .net "z3", 0 0, L_0x26c0700;  1 drivers
v0x26beea0_0 .net "z4", 0 0, L_0x26c0cd0;  1 drivers
S_0x26bbac0 .scope module, "A1" "A" 4 23, 4 1 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c0150 .functor XOR 1, v0x26bb780_0, v0x26bb840_0, C4<0>, C4<0>;
L_0x26c01e0 .functor AND 1, L_0x26c0150, v0x26bb780_0, C4<1>, C4<1>;
v0x26bbd30_0 .net *"_ivl_0", 0 0, L_0x26c0150;  1 drivers
v0x26bbe30_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bbf40_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26bc030_0 .net "z", 0 0, L_0x26c01e0;  alias, 1 drivers
S_0x26bc130 .scope module, "A2" "A" 4 24, 4 1 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c02c0 .functor XOR 1, v0x26bb780_0, v0x26bb840_0, C4<0>, C4<0>;
L_0x26c0350 .functor AND 1, L_0x26c02c0, v0x26bb780_0, C4<1>, C4<1>;
v0x26bc380_0 .net *"_ivl_0", 0 0, L_0x26c02c0;  1 drivers
v0x26bc480_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bc540_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26bc5e0_0 .net "z", 0 0, L_0x26c0350;  alias, 1 drivers
S_0x26bc6e0 .scope module, "B1" "B" 4 25, 4 9 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c0430 .functor NOT 1, v0x26bb840_0, C4<0>, C4<0>, C4<0>;
L_0x26c04c0 .functor AND 1, v0x26bb780_0, L_0x26c0430, C4<1>, C4<1>;
L_0x26c05a0 .functor NOT 1, v0x26bb780_0, C4<0>, C4<0>, C4<0>;
L_0x26c0610 .functor AND 1, L_0x26c05a0, v0x26bb840_0, C4<1>, C4<1>;
L_0x26c0700 .functor OR 1, L_0x26c04c0, L_0x26c0610, C4<0>, C4<0>;
v0x26bc960_0 .net *"_ivl_0", 0 0, L_0x26c0430;  1 drivers
v0x26bca40_0 .net *"_ivl_2", 0 0, L_0x26c04c0;  1 drivers
v0x26bcb20_0 .net *"_ivl_4", 0 0, L_0x26c05a0;  1 drivers
v0x26bcc10_0 .net *"_ivl_6", 0 0, L_0x26c0610;  1 drivers
v0x26bccf0_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bcde0_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26bcf10_0 .net "z", 0 0, L_0x26c0700;  alias, 1 drivers
S_0x26bd050 .scope module, "B2" "B" 4 26, 4 9 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c0810 .functor NOT 1, v0x26bb840_0, C4<0>, C4<0>, C4<0>;
L_0x26c0880 .functor AND 1, v0x26bb780_0, L_0x26c0810, C4<1>, C4<1>;
L_0x26c0960 .functor NOT 1, v0x26bb780_0, C4<0>, C4<0>, C4<0>;
L_0x26c0be0 .functor AND 1, L_0x26c0960, v0x26bb840_0, C4<1>, C4<1>;
L_0x26c0cd0 .functor OR 1, L_0x26c0880, L_0x26c0be0, C4<0>, C4<0>;
v0x26bd250_0 .net *"_ivl_0", 0 0, L_0x26c0810;  1 drivers
v0x26bd350_0 .net *"_ivl_2", 0 0, L_0x26c0880;  1 drivers
v0x26bd430_0 .net *"_ivl_4", 0 0, L_0x26c0960;  1 drivers
v0x26bd4f0_0 .net *"_ivl_6", 0 0, L_0x26c0be0;  1 drivers
v0x26bd5d0_0 .net "x", 0 0, v0x26bb780_0;  alias, 1 drivers
v0x26bd670_0 .net "y", 0 0, v0x26bb840_0;  alias, 1 drivers
v0x26bd710_0 .net "z", 0 0, L_0x26c0cd0;  alias, 1 drivers
S_0x26bd850 .scope module, "my_and" "AND2" 4 29, 4 41 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c0e70 .functor AND 1, L_0x26c0350, L_0x26c0cd0, C4<1>, C4<1>;
v0x26bdaf0_0 .net "a", 0 0, L_0x26c0350;  alias, 1 drivers
v0x26bdbb0_0 .net "b", 0 0, L_0x26c0cd0;  alias, 1 drivers
v0x26bdc50_0 .net "z", 0 0, L_0x26c0e70;  alias, 1 drivers
S_0x26bdd60 .scope module, "my_or" "OR2" 4 28, 4 33 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c0de0 .functor OR 1, L_0x26c01e0, L_0x26c0700, C4<0>, C4<0>;
v0x26bdfb0_0 .net "a", 0 0, L_0x26c01e0;  alias, 1 drivers
v0x26be0a0_0 .net "b", 0 0, L_0x26c0700;  alias, 1 drivers
v0x26be170_0 .net "z", 0 0, L_0x26c0de0;  alias, 1 drivers
S_0x26be280 .scope module, "my_xor" "XOR2" 4 30, 4 49 0, S_0x26bb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x26c1040 .functor XOR 1, L_0x26c0de0, L_0x26c0e70, C4<0>, C4<0>;
v0x26be4d0_0 .net "a", 0 0, L_0x26c0de0;  alias, 1 drivers
v0x26be5c0_0 .net "b", 0 0, L_0x26c0e70;  alias, 1 drivers
v0x26be690_0 .net "z", 0 0, L_0x26c1040;  alias, 1 drivers
S_0x26beff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x267fc70;
 .timescale -12 -12;
E_0x2665790 .event anyedge, v0x26bf8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26bf8e0_0;
    %nor/r;
    %assign/vec4 v0x26bf8e0_0, 0;
    %wait E_0x2665790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26bb4b0;
T_1 ;
    %wait E_0x2665650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x26bb840_0, 0;
    %assign/vec4 v0x26bb780_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x26bb4b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26631d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x267fc70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bf780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bf8e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x267fc70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x26bf780_0;
    %inv;
    %store/vec4 v0x26bf780_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x267fc70;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26bb6a0_0, v0x26bfaf0_0, v0x26bfbb0_0, v0x26bfc50_0, v0x26bfd90_0, v0x26bfcf0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x267fc70;
T_6 ;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x267fc70;
T_7 ;
    %wait E_0x2665650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26bf820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26bf820_0, 4, 32;
    %load/vec4 v0x26bfa30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26bf820_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26bf820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26bf820_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x26bfd90_0;
    %load/vec4 v0x26bfd90_0;
    %load/vec4 v0x26bfcf0_0;
    %xor;
    %load/vec4 v0x26bfd90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26bf820_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x26bf820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26bf820_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/mt2015_q4/iter2/response3/top_module.sv";
