// SERIAL IP Library Registers
// DeZean Gardner

//-----------------------------------------------------------------------------
// Hardware Target
//-----------------------------------------------------------------------------

// Target Platform: DE1-SoC Board
// Target uC:       -
// System Clock:    -

// Hardware configuration:
// SERIAL IP core connected to light-weight Avalon bus

//-----------------------------------------------------------------------------
// Device includes, defines, and assembler directives
//-----------------------------------------------------------------------------

#ifndef SERIAL_REGS_H_
#define SERIAL_REGS_H_

#define OFS_DATA            0
#define OFS_STATUS          1
#define OFS_CONTROL         2
#define OFS_BAUD_RATE       3


#define SPAN_IN_BYTES 32

//#define GPIO_IRQ 80

#endif

