A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN c8051F340.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE c8051F340.h XR GEN DB EP NOMOD51 INCDIR(c:\SiLabs\MCU\Inc) 

LOC  OBJ            LINE     SOURCE

                       1     
                       2     
                       3     
                       4     
                       5     
                       6     
                       7     
                       8     
                       9     
                      10     
                      11     
                      12     
                      13     
                      14     
                      15     
                      16     
                      17     
                      18     
                      19     
                      20     
                      21     
                      22     
                      23     
                      24     
                      25     
                      26     
                      27     
                      28     
                      29     
                      30     
                      31     
  0080                32     sfr  P0           =  0x80;             // Port 0 Latch
  0081                33     sfr  SP           =  0x81;             // Stack Pointer
  0082                34     sfr  DPL          =  0x82;             // Data Pointer Low
  0083                35     sfr  DPH          =  0x83;             // Data Pointer High
  0084                36     sfr  EMI0TC       =  0x84;             // EMIF Timing
  0085                37     sfr  EMI0CF       =  0x85;             // EMIF Configuration
  0086                38     sfr  OSCLCN       =  0x86;             // Internal Low-Freq Oscillator Control
  0087                39     sfr  PCON         =  0x87;             // Power Control
  0088                40     sfr  TCON         =  0x88;             // Timer/Counter Control
  0089                41     sfr  TMOD         =  0x89;             // Timer/Counter Mode
  008A                42     sfr  TL0          =  0x8A;             // Timer/Counter 0 Low
  008B                43     sfr  TL1          =  0x8B;             // Timer/Counter 1 Low
  008C                44     sfr  TH0          =  0x8C;             // Timer/Counter 0 High
  008D                45     sfr  TH1          =  0x8D;             // Timer/Counter 1 High
  008E                46     sfr  CKCON        =  0x8E;             // Clock Control
  008F                47     sfr  PSCTL        =  0x8F;             // Program Store R/W Control
  0090                48     sfr  P1           =  0x90;             // Port 1 Latch
  0091                49     sfr  TMR3CN       =  0x91;             // Timer/Counter 3Control
  0092                50     sfr  TMR3RLL      =  0x92;             // Timer/Counter 3 Reload Low
  0093                51     sfr  TMR3RLH      =  0x93;             // Timer/Counter 3 Reload High
  0094                52     sfr  TMR3L        =  0x94;             // Timer/Counter 3Low
  0095                53     sfr  TMR3H        =  0x95;             // Timer/Counter 3 High
  0096                54     sfr  USB0ADR      =  0x96;             // USB0 Indirect Address Register
  0097                55     sfr  USB0DAT      =  0x97;             // USB0 Data Register
  0098                56     sfr  SCON0        =  0x98;             // UART0 Control
  0099                57     sfr  SBUF0        =  0x99;             // UART0 Data Buffer
  009A                58     sfr  CPT1CN       =  0x9A;             // Comparator1 Control
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     2

  009B                59     sfr  CPT0CN       =  0x9B;             // Comparator0 Control
  009C                60     sfr  CPT1MD       =  0x9C;             // Comparator1 Mode Selection
  009D                61     sfr  CPT0MD       =  0x9D;             // Comparator0 Mode Selection
  009E                62     sfr  CPT1MX       =  0x9E;             // Comparator1 MUX Selection
  009F                63     sfr  CPT0MX       =  0x9F;             // Comparator0 MUX Selection
  00A0                64     sfr  P2           =  0xA0;             // Port 2 Latch
  00A1                65     sfr  SPI0CFG      =  0xA1;             // SPI Configuration
  00A2                66     sfr  SPI0CKR      =  0xA2;             // SPI Clock Rate Control
  00A3                67     sfr  SPI0DAT      =  0xA3;             // SPI Data
  00A4                68     sfr  P0MDOUT      =  0xA4;             // Port 0 Output Mode Configuration
  00A5                69     sfr  P1MDOUT      =  0xA5;             // Port 1 Output Mode Configuration
  00A6                70     sfr  P2MDOUT      =  0xA6;             // Port 2 Output Mode Configuration
  00A7                71     sfr  P3MDOUT      =  0xA7;             // Port 3 Output Mode Configuration
  00A8                72     sfr  IE           =  0xA8;             // Interrupt Enable
  00A9                73     sfr  CLKSEL       =  0xA9;             // Clock Select
  00AA                74     sfr  EMI0CN       =  0xAA;             // External Memory Interface Control
  00AC                75     sfr  SBCON1       =  0xAC;             // UART1 Baud Rate Generator Control
  00AE                76     sfr  P4MDOUT      =  0xAE;             // Port 4 Output Mode Configuration
  00AF                77     sfr  PFE0CN       =  0xAF;             // Prefetch Engine Control
  00B0                78     sfr  P3           =  0xB0;             // Port 3 Latch
  00B1                79     sfr  OSCXCN       =  0xB1;             // External Oscillator Control
  00B2                80     sfr  OSCICN       =  0xB2;             // Internal Oscillator Control
  00B3                81     sfr  OSCICL       =  0xB3;             // Internal Oscillator Calibration
  00B4                82     sfr  SBRLL1       =  0xB4;             // UART1 Baud Rate Generator Low
  00B5                83     sfr  SBRLH1       =  0xB5;             // UART1 Baud Rate Generator High
  00B6                84     sfr  FLSCL        =  0xB6;             // Flash Scale
  00B7                85     sfr  FLKEY        =  0xB7;             // Flash Lock and Key
  00B8                86     sfr  IP           =  0xB8;             // Interrupt Priority
  00B9                87     sfr  CLKMUL       =  0xB9;             // Clock Multiplier
  00BA                88     sfr  AMX0N        =  0xBA;             // AMUX0 Negative Channel Select
  00BB                89     sfr  AMX0P        =  0xBB;             // AMUX0 Positive Channel Select
  00BC                90     sfr  ADC0CF       =  0xBC;             // ADC0 Configuration
  00BD                91     sfr  ADC0L        =  0xBD;             // ADC0 Low
  00BE                92     sfr  ADC0H        =  0xBE;             // ADC0 High
  00C0                93     sfr  SMB0CN       =  0xC0;             // SMBus Control
  00C1                94     sfr  SMB0CF       =  0xC1;             // SMBus Configuration
  00C2                95     sfr  SMB0DAT      =  0xC2;             // SMBus Data
  00C3                96     sfr  ADC0GTL      =  0xC3;             // ADC0 Greater-Than Compare Low
  00C4                97     sfr  ADC0GTH      =  0xC4;             // ADC0 Greater-Than Compare High
  00C5                98     sfr  ADC0LTL      =  0xC5;             // ADC0 Less-Than Compare Word Low
  00C6                99     sfr  ADC0LTH      =  0xC6;             // ADC0 Less-Than Compare Word High
  00C7               100     sfr  P4           =  0xC7;             // Port 4 Latch
  00C8               101     sfr  TMR2CN       =  0xC8;             // Timer/Counter 2 Control
  00C9               102     sfr  REG0CN       =  0xC9;             // Voltage Regulator Control
  00CA               103     sfr  TMR2RLL      =  0xCA;             // Timer/Counter 2 Reload Low
  00CB               104     sfr  TMR2RLH      =  0xCB;             // Timer/Counter 2 Reload High
  00CC               105     sfr  TMR2L        =  0xCC;             // Timer/Counter 2 Low
  00CD               106     sfr  TMR2H        =  0xCD;             // Timer/Counter 2 High
  00D0               107     sfr  PSW          =  0xD0;             // Program Status Word
  00D1               108     sfr  REF0CN       =  0xD1;             // Voltage Reference Control
  00D2               109     sfr  SCON1        =  0xD2;             // UART1 Control
  00D3               110     sfr  SBUF1        =  0xD3;             // UART1 Data Buffer
  00D4               111     sfr  P0SKIP       =  0xD4;             // Port 0 Skip
  00D5               112     sfr  P1SKIP       =  0xD5;             // Port 1 Skip
  00D6               113     sfr  P2SKIP       =  0xD6;             // Port 2 Skip
  00D7               114     sfr  USB0XCN      =  0xD7;             // USB0 Transceiver Control
  00D8               115     sfr  PCA0CN       =  0xD8;             // PCA0 Control
  00D9               116     sfr  PCA0MD       =  0xD9;             // PCA0 Mode
  00DA               117     sfr  PCA0CPM0     =  0xDA;             // PCA0 Module 0 Mode Register
  00DB               118     sfr  PCA0CPM1     =  0xDB;             // PCA0 Module 1 Mode Register
  00DC               119     sfr  PCA0CPM2     =  0xDC;             // PCA0 Module 2 Mode Register
  00DD               120     sfr  PCA0CPM3     =  0xDD;             // PCA0 Module 3 Mode Register
  00DE               121     sfr  PCA0CPM4     =  0xDE;             // PCA0 Module 4 Mode Register
  00DF               122     sfr  P3SKIP       =  0xDF;             // Port 3 Skip
  00E0               123     sfr  ACC          =  0xE0;             // Accumulator
  00E1               124     sfr  XBR0         =  0xE1;             // Port I/O Crossbar Control 0
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     3

  00E2               125     sfr  XBR1         =  0xE2;             // Port I/O Crossbar Control 1
  00E3               126     sfr  XBR2         =  0xE3;             // Port I/O Crossbar Control 2
  00E4               127     sfr  IT01CF       =  0xE4;             // INT0/INT1 Configuration
  00E5               128     sfr  SMOD1        =  0xE5;             // UART1 Mode
  00E6               129     sfr  EIE1         =  0xE6;             // Extended Interrupt Enable 1
  00E7               130     sfr  EIE2         =  0xE7;             // Extended Interrupt Enable 2
  00E8               131     sfr  ADC0CN       =  0xE8;             // ADC0 Control
  00E9               132     sfr  PCA0CPL1     =  0xE9;             // PCA0 Capture 1 Low
  00EA               133     sfr  PCA0CPH1     =  0xEA;             // PCA0 Capture 1 High
  00EB               134     sfr  PCA0CPL2     =  0xEB;             // PCA0 Capture 2 Low
  00EC               135     sfr  PCA0CPH2     =  0xEC;             // PCA0 Capture 2 High
  00ED               136     sfr  PCA0CPL3     =  0xED;             // PCA0 Capture 3 Low
  00EE               137     sfr  PCA0CPH3     =  0xEE;             // PCA0 Capture 3 High
  00EF               138     sfr  RSTSRC       =  0xEF;             // Reset Source Configuration/Status
  00F0               139     sfr  B            =  0xF0;             // B Register
  00F1               140     sfr  P0MDIN       =  0xF1;             // Port 0 Input Mode Configuration
  00F2               141     sfr  P1MDIN       =  0xF2;             // Port 1 Input Mode Configuration
  00F3               142     sfr  P2MDIN       =  0xF3;             // Port 2 Input Mode Configuration
  00F4               143     sfr  P3MDIN       =  0xF4;             // Port 3 Input Mode Configuration
  00F5               144     sfr  P4MDIN       =  0xF5;             // Port 4 Input Mode Configuration
  00F6               145     sfr  EIP1         =  0xF6;             // Extended Interrupt Priority 1
  00F7               146     sfr  EIP2         =  0xF7;             // Extended Interrupt Priority 2
  00F8               147     sfr  SPI0CN       =  0xF8;             // SPI0 Control
  00F9               148     sfr  PCA0L        =  0xF9;             // PCA0 Counter Low
  00FA               149     sfr  PCA0H        =  0xFA;             // PCA0 Counter High
  00FB               150     sfr  PCA0CPL0     =  0xFB;             // PCA0 Capture 0 Low
  00FC               151     sfr  PCA0CPH0     =  0xFC;             // PCA0 Capture 0 High
  00FD               152     sfr  PCA0CPL4     =  0xFD;             // PCA0 Capture 4 Low
  00FE               153     sfr  PCA0CPH4     =  0xFE;             // PCA0 Capture 4 High
  00FF               154     sfr  VDM0CN       =  0xFF;             // VDD Monitor Control
                     155     
                     156     
                     157     
                     158     
                     159     
                     160     
                     161     
  008F               162     sbit TF1     = 0x8F;                   // Timer1 overflow flag
  008E               163     sbit TR1     = 0x8E;                   // Timer1 on/off control
  008D               164     sbit TF0     = 0x8D;                   // Timer0 overflow flag
  008C               165     sbit TR0     = 0x8C;                   // Timer0 on/off control
  008B               166     sbit IE1     = 0x8B;                   // Ext interrupt 1 edge flag
  008A               167     sbit IT1     = 0x8A;                   // Ext interrupt 1 type
  0089               168     sbit IE0     = 0x89;                   // Ext interrupt 0 edge flag
  0088               169     sbit IT0     = 0x88;                   // Ext interrupt 0 type
                     170     
                     171     
  009F               172     sbit S0MODE  = 0x9F;                   // Serial mode control bit 0
                     173                                            
  009D               174     sbit MCE0    = 0x9D;                   // Multiprocessor communication enable
  009C               175     sbit REN0    = 0x9C;                   // Receive enable
  009B               176     sbit TB80    = 0x9B;                   // Transmit bit 8
  009A               177     sbit RB80    = 0x9A;                   // Receive bit 8
  0099               178     sbit TI0     = 0x99;                   // Transmit interrupt flag
  0098               179     sbit RI0     = 0x98;                   // Receive interrupt flag
                     180     
                     181     
  00AF               182     sbit EA      = 0xAF;                   // Global interrupt enable
  00AE               183     sbit ESPI0   = 0xAE;                   // SPI0 interrupt enable
  00AD               184     sbit ET2     = 0xAD;                   // Timer2 interrupt enable
  00AC               185     sbit ES0     = 0xAC;                   // UART0 interrupt enable
  00AB               186     sbit ET1     = 0xAB;                   // Timer1 interrupt enable
  00AA               187     sbit EX1     = 0xAA;                   // External interrupt 1 enable
  00A9               188     sbit ET0     = 0xA9;                   // Timer0 interrupt enable
  00A8               189     sbit EX0     = 0xA8;                   // External interrupt 0 enable
                     190     
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     4

                     191     
                     192                                            
  00BE               193     sbit PSPI0   = 0xBE;                   // SPI0 interrupt priority
  00BD               194     sbit PT2     = 0xBD;                   // Timer2 priority
  00BC               195     sbit PS0     = 0xBC;                   // UART0 priority
  00BB               196     sbit PT1     = 0xBB;                   // Timer1 priority
  00BA               197     sbit PX1     = 0xBA;                   // External interrupt 1 priority
  00B9               198     sbit PT0     = 0xB9;                   // Timer0 priority
  00B8               199     sbit PX0     = 0xB8;                   // External interrupt 0 priority
                     200     
                     201     
  00C7               202     sbit MASTER  = 0xC7;                   // Master/slave indicator
  00C6               203     sbit TXMODE  = 0xC6;                   // Transmit mode indicator
  00C5               204     sbit STA     = 0xC5;                   // Start flag
  00C4               205     sbit STO     = 0xC4;                   // Stop flag
  00C3               206     sbit ACKRQ   = 0xC3;                   // Acknowledge request
  00C2               207     sbit ARBLOST = 0xC2;                   // Arbitration lost indicator
  00C1               208     sbit ACK     = 0xC1;                   // Acknowledge flag
  00C0               209     sbit SI      = 0xC0;                   // SMBus interrupt flag
                     210     
                     211     
  00CF               212     sbit TF2H    = 0xCF;                   // Timer2 high byte overflow flag
  00CE               213     sbit TF2L    = 0xCE;                   // Timer2 low byte overflow flag
  00CD               214     sbit TF2LEN  = 0xCD;                   // Timer2 low byte interrupt enable
  00CC               215     sbit T2CE    = 0xCC;                   // Timer2 capture enable
  00CB               216     sbit T2SPLIT = 0xCB;                   // Timer2 split mode enable
  00CA               217     sbit TR2     = 0xCA;                   // Timer2 on/off control
  00C9               218     sbit T2CSS   = 0xC9;                   // Timer 2 Capture Source select
  00C8               219     sbit T2XCLK  = 0xC8;                   // Timer2 external clock select
                     220     
                     221     
  00D7               222     sbit CY      = 0xD7;                   // Carry flag
  00D6               223     sbit AC      = 0xD6;                   // Auxiliary carry flag
  00D5               224     sbit F0      = 0xD5;                   // User flag 0
  00D4               225     sbit RS1     = 0xD4;                   // Register bank select 1
  00D3               226     sbit RS0     = 0xD3;                   // Register bank select 0
  00D2               227     sbit OV      = 0xD2;                   // Overflow flag
  00D1               228     sbit F1      = 0xD1;                   // User flag 1
  00D0               229     sbit P       = 0xD0;                   // Accumulator parity flag
                     230     
                     231     
  00DF               232     sbit CF      = 0xDF;                   // PCA0 counter overflow flag
  00DE               233     sbit CR      = 0xDE;                   // PCA0 counter run control
                     234                                            
  00DC               235     sbit CCF4    = 0xDC;                   // PCA0 module4 capture/compare flag
  00DB               236     sbit CCF3    = 0xDB;                   // PCA0 module3 capture/compare flag
  00DA               237     sbit CCF2    = 0xDA;                   // PCA0 module2 capture/compare flag
  00D9               238     sbit CCF1    = 0xD9;                   // PCA0 module1 capture/compare flag
  00D8               239     sbit CCF0    = 0xD8;                   // PCA0 module0 capture/compare flag
                     240     
                     241     
  00EF               242     sbit AD0EN   = 0xEF;                   // ADC0 enable
  00EE               243     sbit AD0TM   = 0xEE;                   // ADC0 track mode
  00ED               244     sbit AD0INT  = 0xED;                   // ADC0 conversion complete interrupt flag
  00EC               245     sbit AD0BUSY = 0xEC;                   // ADC0 busy flag
  00EB               246     sbit AD0WINT = 0xEB;                   // ADC0 window compare interrupt flag
  00EA               247     sbit AD0CM2  = 0xEA;                   // ADC0 conversion mode select 2
  00E9               248     sbit AD0CM1  = 0xE9;                   // ADC0 conversion mode select 1
  00E8               249     sbit AD0CM0  = 0xE8;                   // ADC0 conversion mode select 0
                     250     
                     251     
  00FF               252     sbit SPIF    = 0xFF;                   // SPI0 interrupt flag
  00FE               253     sbit WCOL    = 0xFE;                   // SPI0 write collision flag
  00FD               254     sbit MODF    = 0xFD;                   // SPI0 mode fault flag
  00FC               255     sbit RXOVRN  = 0xFC;                   // SPI0 rx overrun flag
  00FB               256     sbit NSSMD1  = 0xFB;                   // SPI0 slave select mode 1
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     5

  00FA               257     sbit NSSMD0  = 0xFA;                   // SPI0 slave select mode 0
  00F9               258     sbit TXBMT   = 0xF9;                   // SPI0 transmit buffer empty
  00F8               259     sbit SPIEN   = 0xF8;                   // SPI0 SPI enable
                     260     
                     261     
                     262     
                     263     
                     264     
                     265     
                     266     
                     267     
                     268     
                     269     
                     270     
                     271     
                     272     
                     273     
                     274     
                     275     
                     276     
                     277     
                     278     
                     279     
                     280     
                     281     
                     282     
                     283     
                     284     
                     285     
                     286     
                     287     
                     288     
                     289     
                     290     
                     291     
                     292     
*** WARNING #A41 IN 292 (c8051F340.h, LINE 292): MISSING 'END' STATEMENT
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     6

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

AC . . . . . . . .  B ADDR   00D0H.6 A      223#
ACC. . . . . . . .  D ADDR   00E0H   A      123#
ACK. . . . . . . .  B ADDR   00C0H.1 A      208#
ACKRQ. . . . . . .  B ADDR   00C0H.3 A      206#
AD0BUSY. . . . . .  B ADDR   00E8H.4 A      245#
AD0CM0 . . . . . .  B ADDR   00E8H.0 A      249#
AD0CM1 . . . . . .  B ADDR   00E8H.1 A      248#
AD0CM2 . . . . . .  B ADDR   00E8H.2 A      247#
AD0EN. . . . . . .  B ADDR   00E8H.7 A      242#
AD0INT . . . . . .  B ADDR   00E8H.5 A      244#
AD0TM. . . . . . .  B ADDR   00E8H.6 A      243#
AD0WINT. . . . . .  B ADDR   00E8H.3 A      246#
ADC0CF . . . . . .  D ADDR   00BCH   A      90#
ADC0CN . . . . . .  D ADDR   00E8H   A      131#
ADC0GTH. . . . . .  D ADDR   00C4H   A      97#
ADC0GTL. . . . . .  D ADDR   00C3H   A      96#
ADC0H. . . . . . .  D ADDR   00BEH   A      92#
ADC0L. . . . . . .  D ADDR   00BDH   A      91#
ADC0LTH. . . . . .  D ADDR   00C6H   A      99#
ADC0LTL. . . . . .  D ADDR   00C5H   A      98#
AMX0N. . . . . . .  D ADDR   00BAH   A      88#
AMX0P. . . . . . .  D ADDR   00BBH   A      89#
ARBLOST. . . . . .  B ADDR   00C0H.2 A      207#
B. . . . . . . . .  D ADDR   00F0H   A      139#
CCF0 . . . . . . .  B ADDR   00D8H.0 A      239#
CCF1 . . . . . . .  B ADDR   00D8H.1 A      238#
CCF2 . . . . . . .  B ADDR   00D8H.2 A      237#
CCF3 . . . . . . .  B ADDR   00D8H.3 A      236#
CCF4 . . . . . . .  B ADDR   00D8H.4 A      235#
CF . . . . . . . .  B ADDR   00D8H.7 A      232#
CKCON. . . . . . .  D ADDR   008EH   A      46#
CLKMUL . . . . . .  D ADDR   00B9H   A      87#
CLKSEL . . . . . .  D ADDR   00A9H   A      73#
CPT0CN . . . . . .  D ADDR   009BH   A      59#
CPT0MD . . . . . .  D ADDR   009DH   A      61#
CPT0MX . . . . . .  D ADDR   009FH   A      63#
CPT1CN . . . . . .  D ADDR   009AH   A      58#
CPT1MD . . . . . .  D ADDR   009CH   A      60#
CPT1MX . . . . . .  D ADDR   009EH   A      62#
CR . . . . . . . .  B ADDR   00D8H.6 A      233#
CY . . . . . . . .  B ADDR   00D0H.7 A      222#
DPH. . . . . . . .  D ADDR   0083H   A      35#
DPL. . . . . . . .  D ADDR   0082H   A      34#
EA . . . . . . . .  B ADDR   00A8H.7 A      182#
EIE1 . . . . . . .  D ADDR   00E6H   A      129#
EIE2 . . . . . . .  D ADDR   00E7H   A      130#
EIP1 . . . . . . .  D ADDR   00F6H   A      145#
EIP2 . . . . . . .  D ADDR   00F7H   A      146#
EMI0CF . . . . . .  D ADDR   0085H   A      37#
EMI0CN . . . . . .  D ADDR   00AAH   A      74#
EMI0TC . . . . . .  D ADDR   0084H   A      36#
ES0. . . . . . . .  B ADDR   00A8H.4 A      185#
ESPI0. . . . . . .  B ADDR   00A8H.6 A      183#
ET0. . . . . . . .  B ADDR   00A8H.1 A      188#
ET1. . . . . . . .  B ADDR   00A8H.3 A      186#
ET2. . . . . . . .  B ADDR   00A8H.5 A      184#
EX0. . . . . . . .  B ADDR   00A8H.0 A      189#
EX1. . . . . . . .  B ADDR   00A8H.2 A      187#
F0 . . . . . . . .  B ADDR   00D0H.5 A      224#
F1 . . . . . . . .  B ADDR   00D0H.1 A      228#
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     7

FLKEY. . . . . . .  D ADDR   00B7H   A      85#
FLSCL. . . . . . .  D ADDR   00B6H   A      84#
IE . . . . . . . .  D ADDR   00A8H   A      72#
IE0. . . . . . . .  B ADDR   0088H.1 A      168#
IE1. . . . . . . .  B ADDR   0088H.3 A      166#
IP . . . . . . . .  D ADDR   00B8H   A      86#
IT0. . . . . . . .  B ADDR   0088H.0 A      169#
IT01CF . . . . . .  D ADDR   00E4H   A      127#
IT1. . . . . . . .  B ADDR   0088H.2 A      167#
MASTER . . . . . .  B ADDR   00C0H.7 A      202#
MCE0 . . . . . . .  B ADDR   0098H.5 A      174#
MODF . . . . . . .  B ADDR   00F8H.5 A      254#
NSSMD0 . . . . . .  B ADDR   00F8H.2 A      257#
NSSMD1 . . . . . .  B ADDR   00F8H.3 A      256#
OSCICL . . . . . .  D ADDR   00B3H   A      81#
OSCICN . . . . . .  D ADDR   00B2H   A      80#
OSCLCN . . . . . .  D ADDR   0086H   A      38#
OSCXCN . . . . . .  D ADDR   00B1H   A      79#
OV . . . . . . . .  B ADDR   00D0H.2 A      227#
P. . . . . . . . .  B ADDR   00D0H.0 A      229#
P0 . . . . . . . .  D ADDR   0080H   A      32#
P0MDIN . . . . . .  D ADDR   00F1H   A      140#
P0MDOUT. . . . . .  D ADDR   00A4H   A      68#
P0SKIP . . . . . .  D ADDR   00D4H   A      111#
P1 . . . . . . . .  D ADDR   0090H   A      48#
P1MDIN . . . . . .  D ADDR   00F2H   A      141#
P1MDOUT. . . . . .  D ADDR   00A5H   A      69#
P1SKIP . . . . . .  D ADDR   00D5H   A      112#
P2 . . . . . . . .  D ADDR   00A0H   A      64#
P2MDIN . . . . . .  D ADDR   00F3H   A      142#
P2MDOUT. . . . . .  D ADDR   00A6H   A      70#
P2SKIP . . . . . .  D ADDR   00D6H   A      113#
P3 . . . . . . . .  D ADDR   00B0H   A      78#
P3MDIN . . . . . .  D ADDR   00F4H   A      143#
P3MDOUT. . . . . .  D ADDR   00A7H   A      71#
P3SKIP . . . . . .  D ADDR   00DFH   A      122#
P4 . . . . . . . .  D ADDR   00C7H   A      100#
P4MDIN . . . . . .  D ADDR   00F5H   A      144#
P4MDOUT. . . . . .  D ADDR   00AEH   A      76#
PCA0CN . . . . . .  D ADDR   00D8H   A      115#
PCA0CPH0 . . . . .  D ADDR   00FCH   A      151#
PCA0CPH1 . . . . .  D ADDR   00EAH   A      133#
PCA0CPH2 . . . . .  D ADDR   00ECH   A      135#
PCA0CPH3 . . . . .  D ADDR   00EEH   A      137#
PCA0CPH4 . . . . .  D ADDR   00FEH   A      153#
PCA0CPL0 . . . . .  D ADDR   00FBH   A      150#
PCA0CPL1 . . . . .  D ADDR   00E9H   A      132#
PCA0CPL2 . . . . .  D ADDR   00EBH   A      134#
PCA0CPL3 . . . . .  D ADDR   00EDH   A      136#
PCA0CPL4 . . . . .  D ADDR   00FDH   A      152#
PCA0CPM0 . . . . .  D ADDR   00DAH   A      117#
PCA0CPM1 . . . . .  D ADDR   00DBH   A      118#
PCA0CPM2 . . . . .  D ADDR   00DCH   A      119#
PCA0CPM3 . . . . .  D ADDR   00DDH   A      120#
PCA0CPM4 . . . . .  D ADDR   00DEH   A      121#
PCA0H. . . . . . .  D ADDR   00FAH   A      149#
PCA0L. . . . . . .  D ADDR   00F9H   A      148#
PCA0MD . . . . . .  D ADDR   00D9H   A      116#
PCON . . . . . . .  D ADDR   0087H   A      39#
PFE0CN . . . . . .  D ADDR   00AFH   A      77#
PS0. . . . . . . .  B ADDR   00B8H.4 A      195#
PSCTL. . . . . . .  D ADDR   008FH   A      47#
PSPI0. . . . . . .  B ADDR   00B8H.6 A      193#
PSW. . . . . . . .  D ADDR   00D0H   A      107#
PT0. . . . . . . .  B ADDR   00B8H.1 A      198#
PT1. . . . . . . .  B ADDR   00B8H.3 A      196#
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     8

PT2. . . . . . . .  B ADDR   00B8H.5 A      194#
PX0. . . . . . . .  B ADDR   00B8H.0 A      199#
PX1. . . . . . . .  B ADDR   00B8H.2 A      197#
RB80 . . . . . . .  B ADDR   0098H.2 A      177#
REF0CN . . . . . .  D ADDR   00D1H   A      108#
REG0CN . . . . . .  D ADDR   00C9H   A      102#
REN0 . . . . . . .  B ADDR   0098H.4 A      175#
RI0. . . . . . . .  B ADDR   0098H.0 A      179#
RS0. . . . . . . .  B ADDR   00D0H.3 A      226#
RS1. . . . . . . .  B ADDR   00D0H.4 A      225#
RSTSRC . . . . . .  D ADDR   00EFH   A      138#
RXOVRN . . . . . .  B ADDR   00F8H.4 A      255#
S0MODE . . . . . .  B ADDR   0098H.7 A      172#
SBCON1 . . . . . .  D ADDR   00ACH   A      75#
SBRLH1 . . . . . .  D ADDR   00B5H   A      83#
SBRLL1 . . . . . .  D ADDR   00B4H   A      82#
SBUF0. . . . . . .  D ADDR   0099H   A      57#
SBUF1. . . . . . .  D ADDR   00D3H   A      110#
SCON0. . . . . . .  D ADDR   0098H   A      56#
SCON1. . . . . . .  D ADDR   00D2H   A      109#
SI . . . . . . . .  B ADDR   00C0H.0 A      209#
SMB0CF . . . . . .  D ADDR   00C1H   A      94#
SMB0CN . . . . . .  D ADDR   00C0H   A      93#
SMB0DAT. . . . . .  D ADDR   00C2H   A      95#
SMOD1. . . . . . .  D ADDR   00E5H   A      128#
SP . . . . . . . .  D ADDR   0081H   A      33#
SPI0CFG. . . . . .  D ADDR   00A1H   A      65#
SPI0CKR. . . . . .  D ADDR   00A2H   A      66#
SPI0CN . . . . . .  D ADDR   00F8H   A      147#
SPI0DAT. . . . . .  D ADDR   00A3H   A      67#
SPIEN. . . . . . .  B ADDR   00F8H.0 A      259#
SPIF . . . . . . .  B ADDR   00F8H.7 A      252#
STA. . . . . . . .  B ADDR   00C0H.5 A      204#
STO. . . . . . . .  B ADDR   00C0H.4 A      205#
T2CE . . . . . . .  B ADDR   00C8H.4 A      215#
T2CSS. . . . . . .  B ADDR   00C8H.1 A      218#
T2SPLIT. . . . . .  B ADDR   00C8H.3 A      216#
T2XCLK . . . . . .  B ADDR   00C8H.0 A      219#
TB80 . . . . . . .  B ADDR   0098H.3 A      176#
TCON . . . . . . .  D ADDR   0088H   A      40#
TF0. . . . . . . .  B ADDR   0088H.5 A      164#
TF1. . . . . . . .  B ADDR   0088H.7 A      162#
TF2H . . . . . . .  B ADDR   00C8H.7 A      212#
TF2L . . . . . . .  B ADDR   00C8H.6 A      213#
TF2LEN . . . . . .  B ADDR   00C8H.5 A      214#
TH0. . . . . . . .  D ADDR   008CH   A      44#
TH1. . . . . . . .  D ADDR   008DH   A      45#
TI0. . . . . . . .  B ADDR   0098H.1 A      178#
TL0. . . . . . . .  D ADDR   008AH   A      42#
TL1. . . . . . . .  D ADDR   008BH   A      43#
TMOD . . . . . . .  D ADDR   0089H   A      41#
TMR2CN . . . . . .  D ADDR   00C8H   A      101#
TMR2H. . . . . . .  D ADDR   00CDH   A      106#
TMR2L. . . . . . .  D ADDR   00CCH   A      105#
TMR2RLH. . . . . .  D ADDR   00CBH   A      104#
TMR2RLL. . . . . .  D ADDR   00CAH   A      103#
TMR3CN . . . . . .  D ADDR   0091H   A      49#
TMR3H. . . . . . .  D ADDR   0095H   A      53#
TMR3L. . . . . . .  D ADDR   0094H   A      52#
TMR3RLH. . . . . .  D ADDR   0093H   A      51#
TMR3RLL. . . . . .  D ADDR   0092H   A      50#
TR0. . . . . . . .  B ADDR   0088H.4 A      165#
TR1. . . . . . . .  B ADDR   0088H.6 A      163#
TR2. . . . . . . .  B ADDR   00C8H.2 A      217#
TXBMT. . . . . . .  B ADDR   00F8H.1 A      258#
TXMODE . . . . . .  B ADDR   00C0H.6 A      203#
A51 MACRO ASSEMBLER  C8051F340                                                            09/03/2014 18:44:47 PAGE     9

USB0ADR. . . . . .  D ADDR   0096H   A      54#
USB0DAT. . . . . .  D ADDR   0097H   A      55#
USB0XCN. . . . . .  D ADDR   00D7H   A      114#
VDM0CN . . . . . .  D ADDR   00FFH   A      154#
WCOL . . . . . . .  B ADDR   00F8H.6 A      253#
XBR0 . . . . . . .  D ADDR   00E1H   A      124#
XBR1 . . . . . . .  D ADDR   00E2H   A      125#
XBR2 . . . . . . .  D ADDR   00E3H   A      126#


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  1 WARNING(S), 0 ERROR(S)
