#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jul  6 19:48:53 2017
# Process ID: 11072
# Current directory: E:/zybo_base_system3/project_2/project_2.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper.vdi
# Journal file: E:/zybo_base_system3/project_2/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 418.355 ; gain = 121.621
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0_board.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_BTNs_4Bits_0/system_BTNs_4Bits_0.xdc] for cell 'system_i/BTNs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1_board.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.xdc] for cell 'system_i/LEDs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2_board.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_SWs_4Bits_2/system_SWs_4Bits_2.xdc] for cell 'system_i/SWs_4Bits/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_system_ila_0_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Parsing XDC File [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'RED_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RED_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[5]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GREEN_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[1]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[3]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[4]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLUE_O[*]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSYNC_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_OEN[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_OEN[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_BCLK[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MCLK'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_MUTE_N[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_PBLRC[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_RECLRC[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDATA_O[0]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC_SDATA_I'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AC*'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:85]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:85]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:85]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1276.977 ; gain = 487.527
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks clk_fpga_2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:85]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:86]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:86]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_2]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:86]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:90]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'axi_dispctrl_1_PXL_CLK_O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks axi_dispctrl_1_PXL_CLK_O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:91]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:93]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:93]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks vga_pxlclk]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:94]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'vga_pxlclk'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks vga_pxlclk]'. [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc:95]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [E:/zybo_base_system3/project_2/project_2.srcs/constrs_1/new/base.xdc]
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [e:/zybo_base_system3/project_2/project_2.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 472 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1277.977 ; gain = 859.621
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.846 . Memory (MB): peak = 1277.977 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7b29c67c0a29971e".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1307.332 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1739fbe84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1307.332 ; gain = 29.355

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1491a9aa4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1307.332 ; gain = 29.355
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 370 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 26 load pin(s).
Phase 3 Constant propagation | Checksum: 11e4f1195

Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1307.332 ; gain = 29.355
INFO: [Opt 31-389] Phase Constant propagation created 173 cells and removed 609 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 141269ab5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1307.332 ; gain = 29.355
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 576 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 141269ab5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 1307.332 ; gain = 29.355
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 141269ab5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1307.332 ; gain = 29.355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1307.332 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 141269ab5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1307.332 ; gain = 29.355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 106f4a327

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1552.973 ; gain = 0.000
Ending Power Optimization Task | Checksum: 106f4a327

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.973 ; gain = 245.641
43 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 1552.973 ; gain = 274.996
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d47a430a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7a3e2f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3165f012

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3165f012

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 3165f012

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1335e46f7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1335e46f7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14c4fedc4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13a9ff97a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b2a77cff

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f72a4232

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11b81e083

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e95dc96f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e95dc96f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e95dc96f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1715b1b2c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1715b1b2c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.350. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e9546d65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e9546d65

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e9546d65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e9546d65

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 136b7d065

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 136b7d065

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000
Ending Placer Task | Checksum: f980d920

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1552.973 ; gain = 0.000
63 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1552.973 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1552.973 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 1552.973 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1552.973 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 318d6524 ConstDB: 0 ShapeSum: c7f373fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14bc4b07f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14bc4b07f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14bc4b07f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14bc4b07f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1552.973 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 103406b91

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.336  | TNS=0.000  | WHS=-0.306 | THS=-335.259|

Phase 2 Router Initialization | Checksum: 7e0617bb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 56ef2023

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1350
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.161  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12b6be839

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.161  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e5353841

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: e5353841

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c847dc93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.161  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c847dc93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c847dc93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: c847dc93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13f59c7d9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.161  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11ab6758d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1552.973 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 11ab6758d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.10121 %
  Global Horizontal Routing Utilization  = 9.83961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1139085a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1139085a5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11c94ebe3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1552.973 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.161  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11c94ebe3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1552.973 ; gain = 0.000

Routing Is Done.
77 Infos, 52 Warnings, 52 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1552.973 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1552.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/zybo_base_system3/project_2/project_2.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
84 Infos, 53 Warnings, 52 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 68 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0]... and (the first 15 of 57 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
94 Infos, 54 Warnings, 52 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 1948.156 ; gain = 365.480
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 19:52:51 2017...
