// Seed: 943121334
module module_0 (
    output wire  id_0,
    input  wor   id_1,
    output uwire id_2
    , id_4, id_5
);
  assign id_0 = id_5;
  wire id_6;
  assign id_5 = 1;
  assign id_0 = id_1 && 1;
  supply0 id_7 = 'b0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output tri   id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output wire  id_5,
    output uwire id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1
  );
endmodule
