#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun  8 14:47:04 2021
# Process ID: 6463
# Current directory: /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1
# Command line: vivado -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.vds
# Journal file: /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pynq/workspace/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/pynq/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2114.238 ; gain = 0.000 ; free physical = 4027 ; free virtual = 7253
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.332 ; gain = 0.000 ; free physical = 3344 ; free virtual = 6582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/pynq/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/home/pynq/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'base' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_address_remap_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_address_remap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_address_remap_0_0' (2#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_address_remap_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_out_awuser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1229]
WARNING: [Synth 8-7071] port 'm_axi_out_wuser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1229]
WARNING: [Synth 8-7071] port 'm_axi_out_aruser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1229]
WARNING: [Synth 8-7023] instance 'address_remap_0' of module 'base_address_remap_0_0' has 81 connections declared, but only 78 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1229]
INFO: [Synth 8-6157] synthesizing module 'base_audio_codec_ctrl_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_audio_codec_ctrl_0_0' (3#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:3217]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QJ9JNT' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26395]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_0' (4#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (5#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26395]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B18IYK' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45384]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B18IYK' (6#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45384]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1FTU5CA' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:46871]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1FTU5CA' (7#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:46871]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1J4F2HD' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47017]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1J4F2HD' (8#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47017]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_PFFO6F' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47163]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_PFFO6F' (9#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47163]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_0' (10#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_0' (11#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:3217]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:5746]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UXCXRT' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:27090]
INFO: [Synth 8-6157] synthesizing module 'base_auto_pc_1' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_pc_1' (12#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UXCXRT' (13#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:27090]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45655]
INFO: [Synth 8-6157] synthesizing module 'base_auto_us_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_auto_us_0' (14#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'base_auto_us_0' is unconnected for instance 'auto_us' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45806]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'base_auto_us_0' has 40 connections declared, but only 39 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45806]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (15#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45655]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1BCAG1M' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:46583]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1BCAG1M' (16#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:46583]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_1' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_1' (17#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_1_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'base_xbar_1' is unconnected for instance 'xbar' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_1' has 78 connections declared, but only 71 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6292]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_0' (18#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:5746]
INFO: [Synth 8-6157] synthesizing module 'base_axi_protocol_convert_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_protocol_convert_0_0' (19#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (20#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_10MHz_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_clk_wiz_10MHz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_10MHz_0' (21#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_clk_wiz_10MHz_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'base_clk_wiz_10MHz_0' is unconnected for instance 'clk_wiz_10MHz' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1638]
WARNING: [Synth 8-7023] instance 'clk_wiz_10MHz' of module 'base_clk_wiz_10MHz_0' has 4 connections declared, but only 3 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:1638]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 4 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 15 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (22#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (23#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_pmodb_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 8 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (23#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_pmodb_0' (24#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_concat_rp_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 28 - type: integer 
	Parameter IN1_WIDTH bound to: 28 - type: integer 
	Parameter IN2_WIDTH bound to: 8 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized1' (24#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_rp_0' (25#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_constant_8bit_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (26#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_constant_8bit_0_0' (27#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'iop_arduino_imp_HQH550' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:20238]
INFO: [Synth 8-6157] synthesizing module 'base_arduino_gpio_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arduino_gpio_0' (28#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_dff_en_reset_vector_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dff_en_reset_vector_0_0' (29#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_iic_direct_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_iic_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_iic_direct_0' (30#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_iic_direct_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_direct_0' is unconnected for instance 'iic_direct' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21025]
WARNING: [Synth 8-7023] instance 'iic_direct' of module 'base_iic_direct_0' has 27 connections declared, but only 26 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21025]
INFO: [Synth 8-6157] synthesizing module 'base_intc_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intc_0' (31#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_interrupt_concat_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 6 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 11 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized2' (31#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_interrupt_concat_0' (32#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'base_intr_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_0' (33#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0' (34#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lmb_imp_1LYQ59K' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25710]
INFO: [Synth 8-6157] synthesizing module 'base_dlmb_v10_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dlmb_v10_0' (35#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25854]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25854]
INFO: [Synth 8-6157] synthesizing module 'base_ilmb_v10_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ilmb_v10_0' (36#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25879]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25879]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_0' (37#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25904]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25904]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_0' has 16 connections declared, but only 14 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25904]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_if_cntlr_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_if_cntlr_0' (38#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmb_imp_1LYQ59K' (39#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25710]
INFO: [Synth 8-6157] synthesizing module 'base_logic_1_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (39#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'base_logic_1_0' (40#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_0' (41#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_mb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_0' is unconnected for instance 'mb' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21180]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_0' has 52 connections declared, but only 51 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21180]
INFO: [Synth 8-6157] synthesizing module 'base_mb_bram_ctrl_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_bram_ctrl_0' (42#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6975]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_83OWNR' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28017]
INFO: [Synth 8-6157] synthesizing module 'base_m00_regslice_9' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m00_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m00_regslice_9' (43#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m00_regslice_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_9' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28176]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_9' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28176]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28176]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_83OWNR' (44#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28017]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZKWTUP' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30582]
INFO: [Synth 8-6157] synthesizing module 'base_m01_regslice_9' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m01_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m01_regslice_9' (45#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m01_regslice_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m01_regslice_9' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30741]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m01_regslice_9' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30741]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30741]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZKWTUP' (46#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30582]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1Y0SZJU' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:32166]
INFO: [Synth 8-6157] synthesizing module 'base_m02_regslice_9' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m02_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m02_regslice_9' (47#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m02_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (48#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:32166]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R04NF0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34653]
INFO: [Synth 8-6157] synthesizing module 'base_m03_regslice_9' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m03_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m03_regslice_9' (49#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m03_regslice_9_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_9' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34812]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_9' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34812]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34812]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R04NF0' (50#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34653]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1A5ZKC' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35253]
INFO: [Synth 8-6157] synthesizing module 'base_m04_regslice_7' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m04_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m04_regslice_7' (51#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m04_regslice_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_7' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35412]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_7' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35412]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35412]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1A5ZKC' (52#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35253]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16LXAGQ' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36617]
INFO: [Synth 8-6157] synthesizing module 'base_m05_regslice_7' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m05_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m05_regslice_7' (53#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m05_regslice_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_7' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36776]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_7' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36776]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36776]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16LXAGQ' (54#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36617]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RSUW2P' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38591]
INFO: [Synth 8-6157] synthesizing module 'base_m06_regslice_7' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m06_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m06_regslice_7' (55#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m06_regslice_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m06_regslice_7' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38750]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m06_regslice_7' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38750]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38750]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RSUW2P' (56#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38591]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_XKK68N' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40507]
INFO: [Synth 8-6157] synthesizing module 'base_m07_regslice_7' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m07_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m07_regslice_7' (57#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m07_regslice_7_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m07_regslice_7' is unconnected for instance 'm07_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40666]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m07_regslice_7' is unconnected for instance 'm07_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40666]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40666]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_XKK68N' (58#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40507]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_CVN3HD' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40907]
INFO: [Synth 8-6157] synthesizing module 'base_m08_regslice_3' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m08_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m08_regslice_3' (59#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m08_regslice_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m08_regslice_3' is unconnected for instance 'm08_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41066]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m08_regslice_3' is unconnected for instance 'm08_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41066]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_3' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41066]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_CVN3HD' (60#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40907]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1DRXJPZ' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41307]
INFO: [Synth 8-6157] synthesizing module 'base_m09_regslice_3' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m09_regslice_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m09_regslice_3' (61#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m09_regslice_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m09_regslice_3' is unconnected for instance 'm09_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41466]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m09_regslice_3' is unconnected for instance 'm09_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41466]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_3' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41466]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (62#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41307]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_19PYWFZ' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41907]
INFO: [Synth 8-6157] synthesizing module 'base_m10_regslice_2' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m10_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m10_regslice_2' (63#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m10_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m10_regslice_2' is unconnected for instance 'm10_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42066]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m10_regslice_2' is unconnected for instance 'm10_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42066]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_2' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42066]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_19PYWFZ' (64#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41907]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_G15421' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42307]
INFO: [Synth 8-6157] synthesizing module 'base_m11_regslice_2' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m11_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m11_regslice_2' (65#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m11_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m11_regslice_2' is unconnected for instance 'm11_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42466]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m11_regslice_2' is unconnected for instance 'm11_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42466]
WARNING: [Synth 8-7023] instance 'm11_regslice' of module 'base_m11_regslice_2' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42466]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_G15421' (66#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42307]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_JBQ1HU' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42717]
INFO: [Synth 8-6157] synthesizing module 'base_m12_regslice_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m12_regslice_0' (67#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m12_regslice_0' is unconnected for instance 'm12_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42876]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m12_regslice_0' is unconnected for instance 'm12_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42876]
WARNING: [Synth 8-7023] instance 'm12_regslice' of module 'base_m12_regslice_0' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42876]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_JBQ1HU' (68#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42717]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1O461D0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42917]
INFO: [Synth 8-6157] synthesizing module 'base_m13_regslice_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m13_regslice_0' (69#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m13_regslice_0' is unconnected for instance 'm13_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43076]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m13_regslice_0' is unconnected for instance 'm13_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43076]
WARNING: [Synth 8-7023] instance 'm13_regslice' of module 'base_m13_regslice_0' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43076]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1O461D0' (70#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42917]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1GJT0H0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43117]
INFO: [Synth 8-6157] synthesizing module 'base_m14_regslice_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m14_regslice_0' (71#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1GJT0H0' (72#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43117]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_8ZTDCI' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43327]
INFO: [Synth 8-6157] synthesizing module 'base_m15_regslice_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_m15_regslice_0' (73#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m15_regslice_0' is unconnected for instance 'm15_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43486]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m15_regslice_0' is unconnected for instance 'm15_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43486]
WARNING: [Synth 8-7023] instance 'm15_regslice' of module 'base_m15_regslice_0' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43486]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_8ZTDCI' (74#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:43327]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OXEFDU' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:44452]
INFO: [Synth 8-6157] synthesizing module 'base_s00_regslice_9' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_s00_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_s00_regslice_9' (75#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_s00_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OXEFDU' (76#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:44452]
INFO: [Synth 8-6157] synthesizing module 'base_xbar_2' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_xbar_2' (77#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_0' (78#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6975]
INFO: [Synth 8-6157] synthesizing module 'base_rst_clk_wiz_1_100M_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_rst_clk_wiz_1_100M_0' (79#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21611]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21611]
INFO: [Synth 8-6157] synthesizing module 'spi_subsystem_imp_O4QPRN' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47626]
INFO: [Synth 8-6157] synthesizing module 'base_spi_direct_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_direct_0' (80#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_spi_shared_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_shared_0' (81#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-6463-pynq-VirtualBox/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_subsystem_imp_O4QPRN' (82#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47626]
INFO: [Synth 8-6157] synthesizing module 'timers_subsystem_imp_1NTZ26T' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:47947]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_0_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (83#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_0_0' (84#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_1_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (84#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_1_0' (85#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_2_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (85#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_2_0' (86#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_3_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (86#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_3_0' (87#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_4_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (87#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_4_0' (88#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:57]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (88#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_5_0' (89#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/synth/base_mb3_timer_capture_5_0.v:57]
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (89#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_6_0' (90#1) [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/synth/base_mb3_timer_capture_6_0.v:57]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_0_0' is unconnected for instance 'timer_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48464]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_0' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48464]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_3_0' is unconnected for instance 'timer_3' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48544]
WARNING: [Synth 8-7023] instance 'timer_3' of module 'base_timer_3_0' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48544]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_4_0' is unconnected for instance 'timer_4' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48570]
WARNING: [Synth 8-7023] instance 'timer_4' of module 'base_timer_4_0' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_5_0' is unconnected for instance 'timer_5' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48596]
WARNING: [Synth 8-7023] instance 'timer_5' of module 'base_timer_5_0' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48596]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7071] port 'channel_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7071] port 'busy_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7071] port 'eos_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
WARNING: [Synth 8-7023] instance 'xadc' of module 'base_xadc_0' has 39 connections declared, but only 33 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:21817]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_0' is unconnected for instance 'iic' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22376]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_0' has 27 connections declared, but only 26 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22376]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25364]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_1' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25364]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25389]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_1' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25389]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25414]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25414]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_1' has 16 connections declared, but only 14 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25414]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_1' is unconnected for instance 'mb' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22532]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_1' has 52 connections declared, but only 51 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22532]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_10' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28740]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_10' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28740]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28740]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29540]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m01_regslice_10' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29540]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29540]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_10' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:33858]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_10' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:33858]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:33858]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_8' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35812]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_8' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35812]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_8' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35812]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_8' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37340]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_8' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37340]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_8' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37340]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m06_regslice_8' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38140]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m06_regslice_8' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38140]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_8' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38140]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22811]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 9 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22811]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_6' is unconnected for instance 'timer' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22855]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_6' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:22855]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_1' is unconnected for instance 'iic' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23406]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_1' has 27 connections declared, but only 26 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23406]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_2' is unconnected for instance 'dlmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25609]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_2' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25609]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_2' is unconnected for instance 'ilmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25634]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_2' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25634]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_2' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25659]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_2' is unconnected for instance 'lmb_bram' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25659]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_2' has 16 connections declared, but only 14 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25659]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_2' is unconnected for instance 'mb' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23562]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_2' has 52 connections declared, but only 51 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23562]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m00_regslice_11' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29140]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m00_regslice_11' is unconnected for instance 'm00_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29140]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_11' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29140]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m01_regslice_11' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29340]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m01_regslice_11' is unconnected for instance 'm01_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29340]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_11' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:29340]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m03_regslice_11' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35012]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m03_regslice_11' is unconnected for instance 'm03_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35012]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_11' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35012]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m04_regslice_9' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35612]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m04_regslice_9' is unconnected for instance 'm04_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35612]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:35612]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m05_regslice_9' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36576]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m05_regslice_9' is unconnected for instance 'm05_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36576]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36576]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_m06_regslice_9' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38950]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_m06_regslice_9' is unconnected for instance 'm06_regslice' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38950]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_9' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:38950]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_2' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23841]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_2' has 10 connections declared, but only 9 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23841]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_7' is unconnected for instance 'timer' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23885]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_7' has 26 connections declared, but only 25 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:23885]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_0_0' is unconnected for instance 'iic_0' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:20182]
WARNING: [Synth 8-7023] instance 'iic_0' of module 'base_iic_0_0' has 27 connections declared, but only 26 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:20182]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_1_0' is unconnected for instance 'iic_1' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:20209]
WARNING: [Synth 8-7023] instance 'iic_1' of module 'base_iic_1_0' has 27 connections declared, but only 26 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:20209]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 2 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 7 - type: integer 
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_3' is unconnected for instance 'dlmb_v10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26099]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_3' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26099]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_3' has 25 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26124]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_3' has 16 connections declared, but only 14 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26149]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_3' has 52 connections declared, but only 51 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:24704]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_12' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28940]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_12' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30150]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_12' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:33658]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36376]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37540]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_m06_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37940]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_10' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:39682]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_m08_regslice_4' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41266]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_m09_regslice_4' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:41666]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_m10_regslice_3' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:42266]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_3' has 10 connections declared, but only 9 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:25083]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_1' has 26 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48795]
WARNING: [Synth 8-7023] instance 'timer_1' of module 'base_timer_1_1' has 26 connections declared, but only 24 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:48820]
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 6 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 5 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 7 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 10 - type: integer 
	Parameter DIN_FROM bound to: 8 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'ps7_0' of module 'base_ps7_0_0' has 246 connections declared, but only 235 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2089]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:28540]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:31705]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_7' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34222]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_m04_regslice_6' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:36176]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_m05_regslice_6' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:37140]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_m07_regslice_6' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:40046]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'base_auto_pc_8' has 79 connections declared, but only 77 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:45015]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_8' has 80 connections declared, but only 76 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:27938]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_8' has 80 connections declared, but only 76 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:31093]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_m02_regslice_8' has 80 connections declared, but only 76 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:32687]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_m03_regslice_8' has 80 connections declared, but only 76 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:34574]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'base_s00_regslice_8' has 80 connections declared, but only 78 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:44371]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'base_xbar_8' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:18059]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_xbar_8' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:18041]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk0' of module 'base_rst_ps7_0_fclk0_0' has 10 connections declared, but only 7 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2894]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk1' of module 'base_rst_ps7_0_fclk1_0' has 10 connections declared, but only 7 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2902]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk3' of module 'base_rst_ps7_0_fclk3_0' has 10 connections declared, but only 7 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2910]
WARNING: [Synth 8-7023] instance 'slice_pmodb_gpio' of module 'base_slice_pmodb_gpio_0' has 6 connections declared, but only 5 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:2918]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_0' has 43 connections declared, but only 41 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49081]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_0' has 22 connections declared, but only 16 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49123]
	Parameter CONST_VAL bound to: 255 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_64_0' of module 'base_trace_cntrl_64_0_0' has 38 connections declared, but only 36 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49142]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_1' has 43 connections declared, but only 41 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49415]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_1' has 22 connections declared, but only 16 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49457]
	Parameter CONST_VAL bound to: 15 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-7023] instance 'trace_cntrl_32_0' of module 'base_trace_cntrl_32_0_0' has 38 connections declared, but only 36 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:49476]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_m00_regslice_13' has 40 connections declared, but only 37 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:26355]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_m01_regslice_13' has 40 connections declared, but only 38 given [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:30416]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'base_xbar_10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6957]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'base_xbar_10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6961]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'base_xbar_10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6962]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'base_xbar_10' [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/synth/base.v:6970]
	Parameter IN0_WIDTH bound to: 8 - type: integer 
	Parameter IN1_WIDTH bound to: 20 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 28 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 8 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 2 - type: integer 
	Parameter IN1_WIDTH bound to: 2 - type: integer 
	Parameter IN2_WIDTH bound to: 2 - type: integer 
	Parameter IN3_WIDTH bound to: 2 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
	Parameter DIN_WIDTH bound to: 28 - type: integer 
	Parameter DIN_FROM bound to: 7 - type: integer 
	Parameter DIN_TO bound to: 6 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2202.238 ; gain = 87.906 ; free physical = 3426 ; free virtual = 6667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2217.082 ; gain = 102.750 ; free physical = 3446 ; free virtual = 6687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2217.082 ; gain = 102.750 ; free physical = 3446 ; free virtual = 6687
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2227.988 ; gain = 0.000 ; free physical = 3423 ; free virtual = 6664
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0/base_address_remap_0_0_in_context.xdc] for cell 'base_i/address_remap_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0/base_address_remap_0_0_in_context.xdc] for cell 'base_i/address_remap_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0/base_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0/base_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_1/base_xbar_1/base_xbar_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0/base_auto_us_0/base_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1/base_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0_in_context.xdc] for cell 'base_i/axi_protocol_convert_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0_in_context.xdc] for cell 'base_i/axi_protocol_convert_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_1_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_1_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_1_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_2/base_xbar_2/base_xbar_2_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_9/base_s00_regslice_9/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_9/base_s00_regslice_9/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_9/base_m00_regslice_9/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_9/base_m00_regslice_9/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_9/base_m01_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_9/base_m01_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_9/base_m02_regslice_9/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_9/base_m02_regslice_9/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_9/base_m03_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_9/base_m03_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_7/base_m04_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_7/base_m04_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_7/base_m05_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_7/base_m05_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_7/base_m06_regslice_7/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_7/base_m06_regslice_7/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_7/base_m07_regslice_7/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_7/base_m07_regslice_7/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_3/base_m08_regslice_3/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_3/base_m08_regslice_3/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_3/base_m09_regslice_3/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_3/base_m09_regslice_3/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_2/base_m10_regslice_2/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_2/base_m10_regslice_2/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_2/base_m11_regslice_2/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_2/base_m11_regslice_2/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m12_regslice_0/base_m12_regslice_0/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m13_regslice_0/base_m13_regslice_0/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m14_regslice_0/base_m14_regslice_0/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m15_regslice_0/base_m15_regslice_0/base_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_3/base_xbar_3/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_10/base_s00_regslice_10/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_10/base_s00_regslice_10/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_10/base_m00_regslice_10/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_10/base_m00_regslice_10/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_10/base_m01_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_10/base_m01_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_10/base_m02_regslice_10/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_10/base_m02_regslice_10/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_10/base_m03_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_10/base_m03_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_8/base_m04_regslice_8/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_8/base_m04_regslice_8/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_8/base_m05_regslice_8/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_8/base_m05_regslice_8/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_8/base_m06_regslice_8/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_8/base_m06_regslice_8/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_8/base_m07_regslice_8/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_8/base_m07_regslice_8/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_1_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_4/base_xbar_4/base_xbar_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_11/base_s00_regslice_11/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_11/base_s00_regslice_11/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_11/base_m00_regslice_11/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_11/base_m00_regslice_11/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_11/base_m01_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_11/base_m01_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_11/base_m02_regslice_11/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_11/base_m02_regslice_11/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_11/base_m03_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_11/base_m03_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_9/base_m04_regslice_9/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_9/base_m04_regslice_9/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_9/base_m05_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_9/base_m05_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_9/base_m06_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_9/base_m06_regslice_9/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_9/base_m07_regslice_9/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_9/base_m07_regslice_9/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_1_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_1_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_1_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_1_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_5/base_xbar_5/base_xbar_5_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_12/base_s00_regslice_12/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_12/base_s00_regslice_12/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_12/base_m00_regslice_12/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_12/base_m00_regslice_12/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_12/base_m01_regslice_12/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_12/base_m01_regslice_12/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_12/base_m02_regslice_12/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_12/base_m02_regslice_12/base_m02_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_12/base_m03_regslice_12/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_12/base_m03_regslice_12/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_10/base_m04_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_10/base_m04_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_10/base_m05_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_10/base_m05_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_10/base_m06_regslice_10/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_10/base_m06_regslice_10/base_m00_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_10/base_m07_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_10/base_m07_regslice_10/base_m01_regslice_9_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_4/base_m08_regslice_4/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_4/base_m08_regslice_4/base_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_4/base_m09_regslice_4/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_4/base_m09_regslice_4/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_3/base_m10_regslice_3/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m10_regslice_3/base_m10_regslice_3/base_m07_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_3/base_m11_regslice_3/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m11_regslice_3/base_m11_regslice_3/base_m14_regslice_0_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_0_0_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_0_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc:8]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_6/base_xbar_6/base_xbar_6_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_7/base_s00_regslice_7/base_s00_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_7/base_s00_regslice_7/base_s00_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_8/base_auto_pc_8/base_auto_pc_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_7/base_m00_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_7/base_m00_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2/base_auto_pc_2/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_7/base_m01_regslice_7/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_7/base_m01_regslice_7/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_7/base_m02_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_7/base_m02_regslice_7/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3/base_auto_pc_3/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_7/base_m03_regslice_7/base_m14_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_7/base_m03_regslice_7/base_m14_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4/base_auto_pc_4/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_6/base_m04_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_6/base_m04_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_5/base_auto_pc_5/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_6/base_m05_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_6/base_m05_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_6/base_auto_pc_6/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_6/base_m06_regslice_6/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_6/base_m06_regslice_6/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_6/base_m07_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_6/base_m07_regslice_6/base_m01_regslice_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_7/base_auto_pc_7/base_auto_pc_2_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_7/base_xbar_7/base_xbar_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_8/base_s00_regslice_8/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_8/base_s00_regslice_8/base_m01_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_8/base_m00_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_8/base_m00_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_8/base_m01_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_8/base_m01_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_8/base_m02_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_8/base_m02_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_8/base_m03_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_8/base_m03_regslice_8/base_m00_regslice_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_8/base_xbar_8/base_xbar_8_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_9/base_auto_pc_9/base_auto_pc_9_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_9/base_xbar_9/base_xbar_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_13/base_s00_regslice_13/base_m01_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_s00_regslice_13/base_s00_regslice_13/base_m01_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_10/base_auto_pc_10/base_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_13/base_m00_regslice_13/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m00_regslice_13/base_m00_regslice_13/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_13/base_m01_regslice_13/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m01_regslice_13/base_m01_regslice_13/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_0/base_auto_cc_0/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_13/base_m02_regslice_13/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m02_regslice_13/base_m02_regslice_13/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_1/base_auto_cc_1/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_13/base_m03_regslice_13/base_m07_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m03_regslice_13/base_m03_regslice_13/base_m07_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_11/base_m04_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m04_regslice_11/base_m04_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_11/base_m05_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m05_regslice_11/base_m05_regslice_11/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_11/base_m06_regslice_11/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m06_regslice_11/base_m06_regslice_11/base_m02_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_2/base_auto_cc_2/base_auto_cc_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_11/base_m07_regslice_11/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m07_regslice_11/base_m07_regslice_11/base_m01_regslice_13_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_cc_3/base_auto_cc_3/base_auto_cc_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_5/base_m08_regslice_5/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m08_regslice_5/base_m08_regslice_5/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_5/base_m09_regslice_5/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_m09_regslice_5/base_m09_regslice_5/base_m01_regslice_9_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_10/base_xbar_10/base_xbar_10_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1/base_auto_us_1/base_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_11/base_auto_pc_11/base_auto_pc_11_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc:1]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_rst_ps7_0_fclk0_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/constrs_1/imports/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.598 ; gain = 0.000 ; free physical = 3238 ; free virtual = 6482
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2369.598 ; gain = 0.000 ; free physical = 3238 ; free virtual = 6480
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/axi_vdma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3411 ; free virtual = 6655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3411 ; free virtual = 6655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 265).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 266).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 267).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc, line 268).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc, line 18).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/address_remap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio_codec_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/axi_protocol_convert_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/btns_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/clk_wiz_10MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_pmodb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/concat_rp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/constant_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/arduino_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/iic_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/interrupt_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_direct. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/spi_subsystem/spi_shared. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_capture_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_generate. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/mb3_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/timers_subsystem/timer_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_arduino/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmoda/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/iic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_pmodb/timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/dff_en_reset_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/iic_subsystem/iic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/intr_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/io_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/lmb/lmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/mb_bram_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rpi_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/spi_subsystem/spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timer_pwm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/mb4_timers_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/timers_subsystem/timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/iop_rpi/uartlite. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/leds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_arduino_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmoda_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_pmodb_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_intr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mb_iop_rpi_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/pmoda_rp_pin_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ps7_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rgbleds_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/rst_ps7_0_fclk3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/slice_pmodb_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/switches_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/system_interrupts. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pi/trace_cntrl_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/constant_tkeep_tstrb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/trace_analyzer_pmodb/trace_cntrl_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m05_couplers/m05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/m06_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/m07_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m08_couplers/m08_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0/m09_couplers/m09_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/axi_vdma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/axi_gpio_hdmiin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/frontend/vtc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_in/pixel_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/color_convert. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/axi_dynclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/color_swap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/hdmi_out_hpd_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/frontend/vtc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/hdmi_out/pixel_unpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/proc_sys_reset_pixelclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/video/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_pmoda_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/collector_rpi_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/distributor_rpi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_o_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/pmoda_rpi_t_sel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_27_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/pmoda_rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_i_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_o_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_27_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi2pmoda. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_5_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/wire_distribution_network/rpi_t_reorder_7_0/rpi_7_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3411 ; free virtual = 6654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3404 ; free virtual = 6650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3386 ; free virtual = 6643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3272 ; free virtual = 6529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3270 ; free virtual = 6527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3268 ; free virtual = 6525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3267 ; free virtual = 6524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3267 ; free virtual = 6524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3264 ; free virtual = 6521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3264 ; free virtual = 6521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3264 ; free virtual = 6521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3264 ; free virtual = 6521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |base_xbar_0                    |         1|
|2     |base_auto_pc_0                 |         1|
|3     |base_xbar_1                    |         1|
|4     |base_auto_pc_1                 |         1|
|5     |base_auto_us_0                 |         1|
|6     |base_xbar_6                    |         1|
|7     |base_auto_pc_2                 |         1|
|8     |base_m00_regslice_7            |         1|
|9     |base_m01_regslice_7            |         1|
|10    |base_auto_pc_3                 |         1|
|11    |base_m02_regslice_7            |         1|
|12    |base_auto_pc_4                 |         1|
|13    |base_m03_regslice_7            |         1|
|14    |base_auto_pc_5                 |         1|
|15    |base_m04_regslice_6            |         1|
|16    |base_auto_pc_6                 |         1|
|17    |base_m05_regslice_6            |         1|
|18    |base_m06_regslice_6            |         1|
|19    |base_auto_pc_7                 |         1|
|20    |base_m07_regslice_6            |         1|
|21    |base_auto_pc_8                 |         1|
|22    |base_s00_regslice_7            |         1|
|23    |base_xbar_7                    |         1|
|24    |base_m00_regslice_8            |         1|
|25    |base_m01_regslice_8            |         1|
|26    |base_m02_regslice_8            |         1|
|27    |base_m03_regslice_8            |         1|
|28    |base_s00_regslice_8            |         1|
|29    |base_xbar_8                    |         1|
|30    |base_auto_pc_9                 |         1|
|31    |base_address_remap_0_0         |         1|
|32    |base_audio_codec_ctrl_0_0      |         1|
|33    |base_axi_protocol_convert_0_0  |         1|
|34    |base_btns_gpio_0               |         1|
|35    |base_clk_wiz_10MHz_0           |         1|
|36    |base_leds_gpio_0               |         1|
|37    |base_mdm_1_0                   |         1|
|38    |base_ps7_0_0                   |         1|
|39    |base_rgbleds_gpio_0            |         1|
|40    |base_rst_ps7_0_fclk0_0         |         1|
|41    |base_rst_ps7_0_fclk1_0         |         1|
|42    |base_rst_ps7_0_fclk3_0         |         1|
|43    |base_slice_pmodb_gpio_0        |         1|
|44    |base_switches_gpio_0           |         1|
|45    |base_system_interrupts_0       |         1|
|46    |base_xbar_2                    |         1|
|47    |base_m00_regslice_9            |         1|
|48    |base_m01_regslice_9            |         1|
|49    |base_m02_regslice_9            |         1|
|50    |base_m03_regslice_9            |         1|
|51    |base_m04_regslice_7            |         1|
|52    |base_m05_regslice_7            |         1|
|53    |base_m06_regslice_7            |         1|
|54    |base_m07_regslice_7            |         1|
|55    |base_m08_regslice_3            |         1|
|56    |base_m09_regslice_3            |         1|
|57    |base_m10_regslice_2            |         1|
|58    |base_m11_regslice_2            |         1|
|59    |base_m12_regslice_0            |         1|
|60    |base_m13_regslice_0            |         1|
|61    |base_m14_regslice_0            |         1|
|62    |base_m15_regslice_0            |         1|
|63    |base_s00_regslice_9            |         1|
|64    |base_arduino_gpio_0            |         1|
|65    |base_dff_en_reset_vector_0_0   |         1|
|66    |base_iic_direct_0              |         1|
|67    |base_intc_0                    |         1|
|68    |base_intr_0                    |         1|
|69    |base_io_switch_0               |         1|
|70    |base_mb_0                      |         1|
|71    |base_mb_bram_ctrl_0            |         1|
|72    |base_rst_clk_wiz_1_100M_0      |         1|
|73    |base_uartlite_0                |         1|
|74    |base_xadc_0                    |         1|
|75    |base_dlmb_v10_0                |         1|
|76    |base_ilmb_v10_0                |         1|
|77    |base_lmb_bram_0                |         1|
|78    |base_lmb_bram_if_cntlr_0       |         1|
|79    |base_spi_direct_0              |         1|
|80    |base_spi_shared_0              |         1|
|81    |base_timer_0_0                 |         1|
|82    |base_timer_1_0                 |         1|
|83    |base_timer_2_0                 |         1|
|84    |base_timer_3_0                 |         1|
|85    |base_timer_4_0                 |         1|
|86    |base_timer_5_0                 |         1|
|87    |base_xbar_3                    |         1|
|88    |base_m00_regslice_10           |         1|
|89    |base_m01_regslice_10           |         1|
|90    |base_m02_regslice_10           |         1|
|91    |base_m03_regslice_10           |         1|
|92    |base_m04_regslice_8            |         1|
|93    |base_m05_regslice_8            |         1|
|94    |base_m06_regslice_8            |         1|
|95    |base_m07_regslice_8            |         1|
|96    |base_s00_regslice_10           |         1|
|97    |base_dff_en_reset_vector_0_1   |         1|
|98    |base_gpio_0                    |         1|
|99    |base_iic_0                     |         1|
|100   |base_intc_1                    |         1|
|101   |base_intr_1                    |         1|
|102   |base_io_switch_1               |         1|
|103   |base_mb_1                      |         1|
|104   |base_mb_bram_ctrl_1            |         1|
|105   |base_rst_clk_wiz_1_100M_1      |         1|
|106   |base_spi_0                     |         1|
|107   |base_timer_6                   |         1|
|108   |base_dlmb_v10_1                |         1|
|109   |base_ilmb_v10_1                |         1|
|110   |base_lmb_bram_1                |         1|
|111   |base_lmb_bram_if_cntlr_1       |         1|
|112   |base_xbar_4                    |         1|
|113   |base_m00_regslice_11           |         1|
|114   |base_m01_regslice_11           |         1|
|115   |base_m02_regslice_11           |         1|
|116   |base_m03_regslice_11           |         1|
|117   |base_m04_regslice_9            |         1|
|118   |base_m05_regslice_9            |         1|
|119   |base_m06_regslice_9            |         1|
|120   |base_m07_regslice_9            |         1|
|121   |base_s00_regslice_11           |         1|
|122   |base_dff_en_reset_vector_0_2   |         1|
|123   |base_gpio_1                    |         1|
|124   |base_iic_1                     |         1|
|125   |base_intc_2                    |         1|
|126   |base_intr_2                    |         1|
|127   |base_io_switch_2               |         1|
|128   |base_mb_2                      |         1|
|129   |base_mb_bram_ctrl_2            |         1|
|130   |base_rst_clk_wiz_1_100M_2      |         1|
|131   |base_spi_1                     |         1|
|132   |base_timer_7                   |         1|
|133   |base_dlmb_v10_2                |         1|
|134   |base_ilmb_v10_2                |         1|
|135   |base_lmb_bram_2                |         1|
|136   |base_lmb_bram_if_cntlr_2       |         1|
|137   |base_xbar_5                    |         1|
|138   |base_m00_regslice_12           |         1|
|139   |base_m01_regslice_12           |         1|
|140   |base_m02_regslice_12           |         1|
|141   |base_m03_regslice_12           |         1|
|142   |base_m04_regslice_10           |         1|
|143   |base_m05_regslice_10           |         1|
|144   |base_m06_regslice_10           |         1|
|145   |base_m07_regslice_10           |         1|
|146   |base_m08_regslice_4            |         1|
|147   |base_m09_regslice_4            |         1|
|148   |base_m10_regslice_3            |         1|
|149   |base_m11_regslice_3            |         1|
|150   |base_s00_regslice_12           |         1|
|151   |base_dff_en_reset_vector_0_3   |         1|
|152   |base_intc_3                    |         1|
|153   |base_intr_3                    |         1|
|154   |base_io_switch_3               |         1|
|155   |base_mb_3                      |         1|
|156   |base_mb_bram_ctrl_3            |         1|
|157   |base_rpi_gpio_0                |         1|
|158   |base_rst_clk_wiz_1_100M_3      |         1|
|159   |base_uartlite_1                |         1|
|160   |base_iic_0_0                   |         1|
|161   |base_iic_1_0                   |         1|
|162   |base_dlmb_v10_3                |         1|
|163   |base_ilmb_v10_3                |         1|
|164   |base_lmb_bram_3                |         1|
|165   |base_lmb_bram_if_cntlr_3       |         1|
|166   |base_spi_0_0                   |         1|
|167   |base_spi_1_0                   |         1|
|168   |base_timer_0_1                 |         1|
|169   |base_timer_1_1                 |         1|
|170   |base_axi_dma_0_0               |         1|
|171   |base_axis_data_fifo_0_0        |         1|
|172   |base_trace_cntrl_64_0_0        |         1|
|173   |base_axi_dma_0_1               |         1|
|174   |base_axis_data_fifo_0_1        |         1|
|175   |base_trace_cntrl_32_0_0        |         1|
|176   |base_xbar_9                    |         1|
|177   |base_m00_regslice_13           |         1|
|178   |base_auto_cc_0                 |         1|
|179   |base_m01_regslice_13           |         1|
|180   |base_auto_cc_1                 |         1|
|181   |base_m02_regslice_13           |         1|
|182   |base_m03_regslice_13           |         1|
|183   |base_m04_regslice_11           |         1|
|184   |base_m05_regslice_11           |         1|
|185   |base_auto_cc_2                 |         1|
|186   |base_m06_regslice_11           |         1|
|187   |base_auto_cc_3                 |         1|
|188   |base_m07_regslice_11           |         1|
|189   |base_m08_regslice_5            |         1|
|190   |base_m09_regslice_5            |         1|
|191   |base_auto_pc_10                |         1|
|192   |base_s00_regslice_13           |         1|
|193   |base_xbar_10                   |         1|
|194   |base_auto_pc_11                |         1|
|195   |base_auto_us_1                 |         1|
|196   |base_axi_vdma_0                |         1|
|197   |base_proc_sys_reset_pixelclk_0 |         1|
|198   |base_axis_register_slice_0_0   |         1|
|199   |base_color_convert_0           |         1|
|200   |base_pixel_pack_0              |         1|
|201   |base_axi_gpio_hdmiin_0         |         1|
|202   |base_color_swap_0_0            |         1|
|203   |base_dvi2rgb_0_0               |         1|
|204   |base_v_vid_in_axi4s_0_0        |         1|
|205   |base_vtc_in_0                  |         1|
|206   |base_axis_register_slice_0_1   |         1|
|207   |base_color_convert_1           |         1|
|208   |base_pixel_unpack_0            |         1|
|209   |base_axi_dynclk_0              |         1|
|210   |base_color_swap_0_1            |         1|
|211   |base_hdmi_out_hpd_video_0      |         1|
|212   |base_rgb2dvi_0_0               |         1|
|213   |base_v_axi4s_vid_out_0_0       |         1|
|214   |base_vtc_out_0                 |         1|
|215   |base_collector_pmoda_rpi_0     |         1|
|216   |base_collector_rpi_27_8_0      |         1|
|217   |base_distributor_pmoda_0       |         1|
|218   |base_distributor_rpi_0         |         1|
|219   |base_pmoda_rpi_o_sel_0         |         1|
|220   |base_pmoda_rpi_t_sel_0         |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |base_address_remap_0         |     1|
|2     |base_arduino_gpio            |     1|
|3     |base_audio_codec_ctrl_0      |     1|
|4     |base_auto_cc                 |     4|
|8     |base_auto_pc                 |    12|
|20    |base_auto_us                 |     2|
|22    |base_axi_dma_0               |     2|
|24    |base_axi_dynclk              |     1|
|25    |base_axi_gpio_hdmiin         |     1|
|26    |base_axi_protocol_convert_0  |     1|
|27    |base_axi_vdma                |     1|
|28    |base_axis_data_fifo_0        |     2|
|30    |base_axis_register_slice_0   |     2|
|32    |base_btns_gpio               |     1|
|33    |base_clk_wiz_10MHz           |     1|
|34    |base_collector_pmoda_rpi     |     1|
|35    |base_collector_rpi_27_8      |     1|
|36    |base_color_convert           |     2|
|38    |base_color_swap_0            |     2|
|40    |base_dff_en_reset_vector_0   |     4|
|44    |base_distributor_pmoda       |     1|
|45    |base_distributor_rpi         |     1|
|46    |base_dlmb_v10                |     4|
|50    |base_dvi2rgb_0               |     1|
|51    |base_gpio                    |     2|
|53    |base_hdmi_out_hpd_video      |     1|
|54    |base_iic                     |     1|
|55    |base_iic_0                   |     1|
|56    |base_iic                     |     1|
|57    |base_iic_1                   |     1|
|58    |base_iic_direct              |     1|
|59    |base_ilmb_v10                |     4|
|63    |base_intc                    |     4|
|67    |base_intr                    |     4|
|71    |base_io_switch               |     4|
|75    |base_leds_gpio               |     1|
|76    |base_lmb_bram                |     4|
|80    |base_lmb_bram_if_cntlr       |     4|
|84    |base_m00_regslice            |     7|
|91    |base_m01_regslice            |     7|
|98    |base_m02_regslice            |     7|
|105   |base_m03_regslice            |     7|
|112   |base_m04_regslice            |     6|
|118   |base_m05_regslice            |     6|
|124   |base_m06_regslice            |     6|
|130   |base_m07_regslice            |     6|
|136   |base_m08_regslice            |     3|
|139   |base_m09_regslice            |     3|
|142   |base_m10_regslice            |     2|
|144   |base_m11_regslice            |     2|
|146   |base_m12_regslice            |     1|
|147   |base_m13_regslice            |     1|
|148   |base_m14_regslice            |     1|
|149   |base_m15_regslice            |     1|
|150   |base_mb                      |     4|
|154   |base_mb_bram_ctrl            |     4|
|158   |base_mdm_1                   |     1|
|159   |base_pixel_pack              |     1|
|160   |base_pixel_unpack            |     1|
|161   |base_pmoda_rpi_o_sel         |     1|
|162   |base_pmoda_rpi_t_sel         |     1|
|163   |base_proc_sys_reset_pixelclk |     1|
|164   |base_ps7_0                   |     1|
|165   |base_rgb2dvi_0               |     1|
|166   |base_rgbleds_gpio            |     1|
|167   |base_rpi_gpio                |     1|
|168   |base_rst_clk_wiz_1_100M      |     4|
|172   |base_rst_ps7_0_fclk0         |     1|
|173   |base_rst_ps7_0_fclk1         |     1|
|174   |base_rst_ps7_0_fclk3         |     1|
|175   |base_s00_regslice            |     7|
|182   |base_slice_pmodb_gpio        |     1|
|183   |base_spi                     |     1|
|184   |base_spi_0                   |     1|
|185   |base_spi                     |     1|
|186   |base_spi_1                   |     1|
|187   |base_spi_direct              |     1|
|188   |base_spi_shared              |     1|
|189   |base_switches_gpio           |     1|
|190   |base_system_interrupts       |     1|
|191   |base_timer_0                 |     2|
|193   |base_timer_1                 |     2|
|195   |base_timer_2                 |     1|
|196   |base_timer_3                 |     1|
|197   |base_timer_4                 |     1|
|198   |base_timer_5                 |     1|
|199   |base_timer                   |     2|
|201   |base_trace_cntrl_32_0        |     1|
|202   |base_trace_cntrl_64_0        |     1|
|203   |base_uartlite                |     2|
|205   |base_v_axi4s_vid_out_0       |     1|
|206   |base_v_vid_in_axi4s_0        |     1|
|207   |base_vtc_in                  |     1|
|208   |base_vtc_out                 |     1|
|209   |base_xadc                    |     1|
|210   |base_xbar                    |    11|
|221   |IBUF                         |    21|
|222   |IOBUF                        |    66|
|223   |OBUF                         |    18|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2393.410 ; gain = 279.078 ; free physical = 3263 ; free virtual = 6520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2393.410 ; gain = 102.750 ; free physical = 3314 ; free virtual = 6571
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2393.418 ; gain = 279.078 ; free physical = 3314 ; free virtual = 6571
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2393.418 ; gain = 0.000 ; free physical = 3380 ; free virtual = 6637
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2393.418 ; gain = 0.000 ; free physical = 3300 ; free virtual = 6558
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2393.418 ; gain = 279.180 ; free physical = 3443 ; free virtual = 6700
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pynq/workspace/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 14:48:01 2021...
