

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Wed Jun  5 02:20:42 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PWM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|   11|   11| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1185|
|FIFO             |        -|      -|       -|      -|
|Instance         |       18|      -|     450|    522|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    309|
|Register         |        -|      -|     546|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       18|      8|     996|   2016|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      3|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |pwm_CTRL_s_axi_U   |pwm_CTRL_s_axi   |        2|      0|  230|  302|
    |pwm_TEST2_s_axi_U  |pwm_TEST2_s_axi  |        8|      0|  110|  110|
    |pwm_TEST_s_axi_U   |pwm_TEST_s_axi   |        8|      0|  110|  110|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |       18|      0|  450|  522|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_16s_1bkb_U1  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U2  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U3  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U4  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U5  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U6  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U7  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_16s_1bkb_U8  |pwm_mul_mul_16s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_fu_1064_p2            |     +    |      0|  0|  40|          33|          33|
    |r_V_2_fu_936_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_3_fu_870_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_4_fu_804_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_5_fu_738_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_6_fu_672_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_7_fu_601_p2             |     +    |      0|  0|  40|          33|          33|
    |r_V_fu_1003_p2              |     +    |      0|  0|  40|          33|          33|
    |ret_V_1_fu_542_p2           |     +    |      0|  0|  12|           1|           3|
    |tmp_11_fu_1031_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_14_fu_494_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_29_fu_1092_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_33_fu_964_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_37_fu_898_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_41_fu_832_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_45_fu_766_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_49_fu_700_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_53_fu_630_p2            |     +    |      0|  0|  23|           1|          16|
    |tmp_2_fu_456_p2             |     -    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001   |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_0_trunc_fu_1132_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_1_trunc_fu_1161_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_2_trunc_fu_1184_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_3_trunc_fu_1207_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_4_trunc_fu_1230_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_5_trunc_fu_1253_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_6_trunc_fu_1276_p2  |    and   |      0|  0|   2|           1|           1|
    |p_Repl2_7_trunc_fu_1299_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_22_1_fu_1150_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_2_fu_1174_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_3_fu_1197_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_4_fu_1220_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_5_fu_1243_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_6_fu_1266_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_7_fu_1289_p2         |    and   |      0|  0|   2|           1|           1|
    |tmp_22_s_fu_1122_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_fu_450_p2              |   icmp   |      0|  0|   9|           4|           1|
    |tmp_11_1_fu_1077_p2         |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_2_fu_949_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_3_fu_883_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_4_fu_817_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_5_fu_751_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_6_fu_685_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_11_7_fu_615_p2          |   icmp   |      0|  0|  13|          13|           1|
    |tmp_13_fu_488_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_16_fu_652_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_1_fu_1137_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_2_fu_986_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_3_fu_920_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_4_fu_854_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_5_fu_788_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_6_fu_722_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_7_fu_656_p2          |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_fu_1056_p2           |   icmp   |      0|  0|  13|          16|          16|
    |tmp_22_fu_536_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_24_fu_478_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_1016_p2            |   icmp   |      0|  0|  13|          13|           1|
    |tmp_10_fu_1225_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_17_fu_1248_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_18_fu_1271_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_1_fu_1127_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_20_fu_1294_p2           |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_1156_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_1179_p2            |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_1202_p2            |    or    |      0|  0|   2|           1|           1|
    |p_2_fu_548_p3               |  select  |      0|  0|   3|           1|           3|
    |p_3_fu_1326_p3              |  select  |      0|  0|   8|           1|           8|
    |p_4_fu_556_p3               |  select  |      0|  0|   3|           1|           3|
    |tmp_15_fu_500_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_26_fu_1037_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_27_fu_1045_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_30_fu_1098_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_31_fu_1106_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_34_fu_970_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_978_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_38_fu_904_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_39_fu_912_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_838_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_43_fu_846_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_46_fu_772_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_47_fu_780_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_50_fu_706_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_714_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_636_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_55_fu_644_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1185|         649|         942|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |motorCmd_V_address0      |  47|         10|    4|         40|
    |test2_V_address0         |  53|         12|   12|        144|
    |test2_V_d0               |  53|         12|   32|        384|
    |test_address0            |  47|         10|   12|        120|
    |test_d0                  |  38|          7|   32|        224|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 309|         67|   95|        928|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |OP1_V_reg_1459               |  16|   0|   32|         16|
    |acc                          |  16|   0|   16|          0|
    |acc_load_reg_1419            |  16|   0|   16|          0|
    |ap_CS_fsm                    |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_reg_1403                |   1|   0|    1|          0|
    |out_p_V                      |   8|   0|    8|          0|
    |p_4_reg_1444                 |   3|   0|    3|          0|
    |p_Repl2_0_trunc_reg_1638     |   1|   0|    1|          0|
    |p_Repl2_1_trunc_reg_1643     |   1|   0|    1|          0|
    |p_Repl2_2_trunc_reg_1648     |   1|   0|    1|          0|
    |p_Repl2_3_trunc_reg_1653     |   1|   0|    1|          0|
    |p_Repl2_4_trunc_reg_1658     |   1|   0|    1|          0|
    |p_Repl2_5_trunc_reg_1663     |   1|   0|    1|          0|
    |p_Repl2_6_trunc_reg_1668     |   1|   0|    1|          0|
    |p_Repl2_7_trunc_reg_1673     |   1|   0|    1|          0|
    |p_Val2_1_1_reg_1623          |  32|   0|   32|          0|
    |p_Val2_1_2_reg_1588          |  32|   0|   32|          0|
    |p_Val2_1_3_reg_1568          |  32|   0|   32|          0|
    |p_Val2_1_4_reg_1548          |  32|   0|   32|          0|
    |p_Val2_1_5_reg_1528          |  32|   0|   32|          0|
    |p_Val2_1_6_reg_1496          |  32|   0|   32|          0|
    |p_Val2_1_7_reg_1470          |  32|   0|   32|          0|
    |p_Val2_1_reg_1608            |  32|   0|   32|          0|
    |p_Val2_2_reg_1398            |  16|   0|   16|          0|
    |p_Val2_s_reg_1413            |  16|   0|   16|          0|
    |tmp_12_reg_1408              |  16|   0|   16|          0|
    |tmp_16_reg_1506              |   1|   0|    1|          0|
    |tmp_19_2_reg_1618            |   1|   0|    1|          0|
    |tmp_19_3_reg_1598            |   1|   0|    1|          0|
    |tmp_19_4_reg_1578            |   1|   0|    1|          0|
    |tmp_19_5_reg_1558            |   1|   0|    1|          0|
    |tmp_19_6_reg_1538            |   1|   0|    1|          0|
    |tmp_19_7_reg_1518            |   1|   0|    1|          0|
    |tmp_19_reg_1633              |   1|   0|    1|          0|
    |tmp_24_reg_1432              |   1|   0|    1|          0|
    |tmp_4_7_reg_1454             |  32|   0|   32|          0|
    |tmp_58_reg_1613              |  13|   0|   13|          0|
    |tmp_5_cast_reg_1485          |  16|   0|   33|         17|
    |tmp_60_reg_1628              |  13|   0|   13|          0|
    |tmp_62_reg_1593              |  13|   0|   13|          0|
    |tmp_64_reg_1573              |  13|   0|   13|          0|
    |tmp_66_reg_1553              |  13|   0|   13|          0|
    |tmp_68_reg_1533              |  13|   0|   13|          0|
    |tmp_70_reg_1501              |  13|   0|   13|          0|
    |tmp_72_reg_1475              |  13|   0|   13|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 546|   0|  579|         33|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWREADY   | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWADDR    |  in |    7|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WDATA     |  in |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WSTRB     |  in |    4|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARVALID   |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARREADY   | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARADDR    |  in |    7|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RVALID    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RREADY    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RDATA     | out |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RRESP     | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BVALID    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BREADY    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BRESP     | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_TEST_AWVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR    |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA     |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB     |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR    |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA     | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP     | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP     | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST2_AWVALID  |  in |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_AWREADY  | out |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_AWADDR   |  in |   15|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_WVALID   |  in |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_WREADY   | out |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_WDATA    |  in |   32|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_WSTRB    |  in |    4|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_ARVALID  |  in |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_ARREADY  | out |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_ARADDR   |  in |   15|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_RVALID   | out |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_RREADY   |  in |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_RDATA    | out |   32|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_RRESP    | out |    2|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_BVALID   | out |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_BREADY   |  in |    1|    s_axi   |     TEST2    |     array    |
|s_axi_TEST2_BRESP    | out |    2|    s_axi   |     TEST2    |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt            | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V                | out |    8|   ap_none  |     out_V    |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

