#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~2\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~2\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~2\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~2\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~2\iverilog\lib\ivl\va_math.vpi";
S_000001df93805db0 .scope module, "InputControllerTB" "InputControllerTB" 2 2;
 .timescale -9 -10;
P_000001df9369ef00 .param/l "GAME_FRAME_RT" 1 2 16, +C4<0000000000000000000000000000000000000000100110001001011010000000>;
P_000001df9369ef38 .param/l "MHz" 1 2 13, +C4<00000000000011110100001001000000>;
P_000001df9369ef70 .param/l "SYSTEM_FREQ" 1 2 14, +C4<0000000000000000000000000000000000000101111101011110000100000000>;
v000001df9383dfb0_0 .var "clock", 0 0;
v000001df9383ec30_0 .net "frame_rate_clk", 0 0, L_000001df93801940;  1 drivers
v000001df9383f310_0 .var/i "i", 31 0;
v000001df9383f130_0 .var "jump", 0 0;
v000001df9383e2d0_0 .net "key_interrupt", 0 0, L_000001df938015c0;  1 drivers
S_000001df93728a10 .scope module, "frame_rate_clock_divider" "clock_divider" 2 22, 3 1 0, S_000001df93805db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sysclk";
    .port_info 1 /INPUT 64 "sysclkfreq";
    .port_info 2 /INPUT 64 "divclkfreq";
    .port_info 3 /OUTPUT 1 "divclk";
L_000001df93801940 .functor BUFZ 1, v000001df937cd8b0_0, C4<0>, C4<0>, C4<0>;
v000001df937cd310_0 .net "CounterLimit", 64 0, L_000001df9383f4f0;  1 drivers
L_000001df938400e0 .functor BUFT 1, C4<00000000000000000000000000000000000000101111101011110000100000000>, C4<0>, C4<0>, C4<0>;
v000001df937cead0_0 .net *"_ivl_0", 64 0, L_000001df938400e0;  1 drivers
v000001df937ce670_0 .net *"_ivl_11", 64 0, L_000001df9383e690;  1 drivers
v000001df937cdef0_0 .net *"_ivl_12", 64 0, L_000001df9383e4b0;  1 drivers
L_000001df93840008 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001df937cd630_0 .net/2u *"_ivl_14", 64 0, L_000001df93840008;  1 drivers
L_000001df93840128 .functor BUFT 1, C4<00000000000000000000000000000000000000000100110001001011010000000>, C4<0>, C4<0>, C4<0>;
v000001df937cd270_0 .net *"_ivl_4", 64 0, L_000001df93840128;  1 drivers
L_000001df9383ffc0 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001df937ce0d0_0 .net/2u *"_ivl_8", 64 0, L_000001df9383ffc0;  1 drivers
v000001df937cd950_0 .var "counter", 64 0;
v000001df937ce210_0 .net "divclk", 0 0, L_000001df93801940;  alias, 1 drivers
L_000001df93840098 .functor BUFT 1, C4<0000000000000000000000000000000000000000100110001001011010000000>, C4<0>, C4<0>, C4<0>;
v000001df937ce7b0_0 .net "divclkfreq", 63 0, L_000001df93840098;  1 drivers
v000001df937cd8b0_0 .var "divided_clk", 0 0;
v000001df937ce350_0 .net "sysclk", 0 0, v000001df9383dfb0_0;  1 drivers
L_000001df93840050 .functor BUFT 1, C4<0000000000000000000000000000000000000101111101011110000100000000>, C4<0>, C4<0>, C4<0>;
v000001df937cec10_0 .net "sysclkfreq", 63 0, L_000001df93840050;  1 drivers
E_000001df937d8b40 .event posedge, v000001df937ce350_0;
L_000001df9383e690 .arith/mult 65, L_000001df93840128, L_000001df9383ffc0;
L_000001df9383e4b0 .arith/div 65, L_000001df938400e0, L_000001df9383e690;
L_000001df9383f4f0 .arith/sub 65, L_000001df9383e4b0, L_000001df93840008;
S_000001df93728ba0 .scope module, "input_controller" "InputController" 2 18, 4 1 0, S_000001df93805db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "key_interrupt";
    .port_info 1 /INPUT 1 "jump_key";
    .port_info 2 /INPUT 1 "frame_rt_clk";
    .port_info 3 /INPUT 1 "sysclk";
    .port_info 4 /INPUT 1 "reset";
L_000001df938015c0 .functor BUFZ 1, v000001df937cdbd0_0, C4<0>, C4<0>, C4<0>;
v000001df937ccd70_0 .net "frame_rt_clk", 0 0, L_000001df93801940;  alias, 1 drivers
v000001df937cdb30_0 .net "jump_key", 0 0, v000001df9383f130_0;  1 drivers
v000001df937ce850_0 .net "key_interrupt", 0 0, L_000001df938015c0;  alias, 1 drivers
v000001df937cdbd0_0 .var "key_interrupt_reg", 0 0;
L_000001df9383ff78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001df937cceb0_0 .net "reset", 0 0, L_000001df9383ff78;  1 drivers
v000001df937cd1d0_0 .net "sysclk", 0 0, v000001df9383dfb0_0;  alias, 1 drivers
E_000001df937d86c0 .event negedge, v000001df937ce350_0;
E_000001df937d7e40 .event posedge, v000001df937cceb0_0, v000001df937ce210_0;
    .scope S_000001df93728ba0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df937cdbd0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001df93728ba0;
T_1 ;
    %wait E_000001df937d7e40;
    %load/vec4 v000001df937cceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df937cdbd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001df937cdb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df937cdbd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001df93728ba0;
T_2 ;
    %wait E_000001df937d86c0;
    %load/vec4 v000001df937cdbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df937cdbd0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001df93728a10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df937cd8b0_0, 0, 1;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v000001df937cd950_0, 0, 65;
    %end;
    .thread T_3;
    .scope S_000001df93728a10;
T_4 ;
    %wait E_000001df937d8b40;
    %load/vec4 v000001df937cd950_0;
    %load/vec4 v000001df937cd310_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v000001df937cd950_0;
    %addi 1, 0, 65;
    %assign/vec4 v000001df937cd950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v000001df937cd950_0, 0;
    %load/vec4 v000001df937cd8b0_0;
    %inv;
    %assign/vec4 v000001df937cd8b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001df93805db0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df9383dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df9383f130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df9383f310_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000001df93805db0;
T_6 ;
    %wait E_000001df937d8b40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df9383f310_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001df9383f310_0;
    %cmpi/s 10000000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001df9383f310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df9383f310_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %wait E_000001df937d8b40;
    %vpi_call 2 39 "$dumpfile", "InputControllerTB.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df93805db0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001df93805db0;
T_7 ;
    %delay 100, 0;
    %load/vec4 v000001df9383dfb0_0;
    %nor/r;
    %store/vec4 v000001df9383dfb0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\Users\dpk14\SchoolProjects\ECE350\FlappyBird\ECE350FinalProject\Controller\IOController\InputControllerTB.v";
    "C:\Users\dpk14\SchoolProjects\ECE350\FlappyBird\ECE350FinalProject\BuildingBlocks\clock_divider.v";
    "C:\Users\dpk14\SchoolProjects\ECE350\FlappyBird\ECE350FinalProject\Controller\IOController\InputController.v";
