warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)
error: max search depth too small

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	+ (fairness disabled)
	invalid end states	- (disabled by never claim)

State-vector 604 byte, depth reached 9999, errors: 0
    36524 states, stored
   360682 states, matched
   397206 transitions (= stored+matched)
    14133 atomic steps
hash conflicts:       471 (resolved)

Stats on memory usage (in Megabytes):
   22.292	equivalent memory usage for states (stored*(State-vector + overhead))
    5.602	actual memory usage for states (compression: 25.13%)
         	state-vector as stored = 125 byte + 36 byte overhead
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  134.003	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:8737 2:1 3:1 4:1 5:1 6:1 7:9 8:3 9:9 10:1 11:1 12:1 13:1 14:1 15:1 16:1 17:1 18:1 19:1 20:1 21:1 22:1 23:1 24:1 25:1 26:1 27:1 28:1 29:1 30:12 31:1 ]
unreached in proctype get_val_0_0
	output.pml:101, state 4, "T0_X0 = T0_X0"
	output.pml:101, state 4, "T0_X0 = T2_X0"
	output.pml:102, state 47, "T0_X0_1 = S0"
	output.pml:102, state 47, "T0_X0_1 = S1"
	output.pml:102, state 47, "T0_X0_1 = S2"
	output.pml:102, state 47, "T0_X0_1 = S3"
	output.pml:102, state 47, "T0_X0_1 = S4"
	output.pml:102, state 47, "T0_X0_1 = S5"
	output.pml:102, state 47, "T0_X0_1 = S6"
	output.pml:102, state 47, "T0_X0_1 = S7"
	output.pml:102, state 47, "T0_X0_1 = S8"
	output.pml:102, state 47, "T0_X0_1 = S9"
	output.pml:102, state 47, "T0_X0_1 = T0_X0_1"
	output.pml:102, state 47, "T0_X0_1 = T0_X0_3"
	output.pml:102, state 47, "T0_X0_1 = T0_X0_4"
	output.pml:102, state 47, "T0_X0_1 = T0_X0_5_1"
	output.pml:102, state 47, "T0_X0_1 = T0_X0_5_2"
	output.pml:102, state 47, "T0_X0_1 = T0_X1"
	output.pml:102, state 47, "T0_X0_1 = T0_X3"
	output.pml:102, state 47, "T0_X0_1 = T0_X4"
	output.pml:102, state 47, "T0_X0_1 = T0_X5_1"
	output.pml:102, state 47, "T0_X0_1 = T0_X6"
	output.pml:102, state 47, "T0_X0_1 = T1_X0_1"
	output.pml:102, state 47, "T0_X0_1 = T2_X0_1"
	output.pml:102, state 47, "T0_X0_1 = T2_X0_3"
	output.pml:102, state 47, "T0_X0_1 = T2_X0_4"
	output.pml:102, state 47, "T0_X0_1 = T2_X0_5_1"
	output.pml:102, state 47, "T0_X0_1 = T2_X0_5_2"
	output.pml:102, state 47, "T0_X0_1 = T2_X1"
	output.pml:102, state 47, "T0_X0_1 = T2_X3"
	output.pml:102, state 47, "T0_X0_1 = T2_X4"
	output.pml:102, state 47, "T0_X0_1 = T2_X5_1"
	output.pml:102, state 47, "T0_X0_1 = T2_X5_2"
	output.pml:102, state 47, "T0_X0_1 = T2_X6"
	output.pml:102, state 47, "T0_X0_1 = T3_X0_1"
	output.pml:102, state 47, "T0_X0_1 = T3_X1"
	output.pml:102, state 47, "T0_X0_1 = T3_X3"
	output.pml:102, state 47, "T0_X0_1 = T3_X4"
	output.pml:102, state 47, "T0_X0_1 = T4_X0_1"
	output.pml:102, state 47, "T0_X0_1 = T4_X1"
	output.pml:102, state 47, "T0_X0_1 = T4_X3"
	output.pml:102, state 47, "T0_X0_1 = T4_X4"
	output.pml:102, state 47, "T0_X0_1 = T4_X6_1"
	output.pml:103, state 73, "T0_X0_2 = N0"
	output.pml:103, state 73, "T0_X0_2 = T0_X0_2"
	output.pml:103, state 73, "T0_X0_2 = T0_X2"
	output.pml:103, state 73, "T0_X0_2 = T0_X5_2"
	output.pml:103, state 73, "T0_X0_2 = T0_X5_3_1"
	output.pml:103, state 73, "T0_X0_2 = T0_X5_4_1"
	output.pml:103, state 73, "T0_X0_2 = T1_X0_2"
	output.pml:103, state 73, "T0_X0_2 = T1_X0_3_1"
	output.pml:103, state 73, "T0_X0_2 = T1_X0_4_1"
	output.pml:103, state 73, "T0_X0_2 = T2_X0_2"
	output.pml:103, state 73, "T0_X0_2 = T2_X2"
	output.pml:103, state 73, "T0_X0_2 = T3_X0_2"
	output.pml:103, state 73, "T0_X0_2 = T3_X0_3_1"
	output.pml:103, state 73, "T0_X0_2 = T3_X0_4_1"
	output.pml:103, state 73, "T0_X0_2 = T3_X2"
	output.pml:103, state 73, "T0_X0_2 = T3_X5_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X0_2"
	output.pml:103, state 73, "T0_X0_2 = T4_X0_3_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X0_4_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X2"
	output.pml:103, state 73, "T0_X0_2 = T4_X5_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X6_2_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X6_3_1"
	output.pml:103, state 73, "T0_X0_2 = T4_X6_4_1"
	output.pml:104, state 116, "T0_X0_3 = S0"
	output.pml:104, state 116, "T0_X0_3 = S1"
	output.pml:104, state 116, "T0_X0_3 = S2"
	output.pml:104, state 116, "T0_X0_3 = S3"
	output.pml:104, state 116, "T0_X0_3 = S4"
	output.pml:104, state 116, "T0_X0_3 = S5"
	output.pml:104, state 116, "T0_X0_3 = S6"
	output.pml:104, state 116, "T0_X0_3 = S7"
	output.pml:104, state 116, "T0_X0_3 = S8"
	output.pml:104, state 116, "T0_X0_3 = S9"
	output.pml:104, state 116, "T0_X0_3 = T0_X0_1"
	output.pml:104, state 116, "T0_X0_3 = T0_X0_3"
	output.pml:104, state 116, "T0_X0_3 = T0_X0_4"
	output.pml:104, state 116, "T0_X0_3 = T0_X0_5_1"
	output.pml:104, state 116, "T0_X0_3 = T0_X0_5_2"
	output.pml:104, state 116, "T0_X0_3 = T0_X1"
	output.pml:104, state 116, "T0_X0_3 = T0_X3"
	output.pml:104, state 116, "T0_X0_3 = T0_X4"
	output.pml:104, state 116, "T0_X0_3 = T0_X5_1"
	output.pml:104, state 116, "T0_X0_3 = T0_X6"
	output.pml:104, state 116, "T0_X0_3 = T1_X0_1"
	output.pml:104, state 116, "T0_X0_3 = T2_X0_1"
	output.pml:104, state 116, "T0_X0_3 = T2_X0_3"
	output.pml:104, state 116, "T0_X0_3 = T2_X0_4"
	output.pml:104, state 116, "T0_X0_3 = T2_X0_5_1"
	output.pml:104, state 116, "T0_X0_3 = T2_X0_5_2"
	output.pml:104, state 116, "T0_X0_3 = T2_X1"
	output.pml:104, state 116, "T0_X0_3 = T2_X3"
	output.pml:104, state 116, "T0_X0_3 = T2_X4"
	output.pml:104, state 116, "T0_X0_3 = T2_X5_1"
	output.pml:104, state 116, "T0_X0_3 = T2_X5_2"
	output.pml:104, state 116, "T0_X0_3 = T2_X6"
	output.pml:104, state 116, "T0_X0_3 = T3_X0_1"
	output.pml:104, state 116, "T0_X0_3 = T3_X1"
	output.pml:104, state 116, "T0_X0_3 = T3_X3"
	output.pml:104, state 116, "T0_X0_3 = T3_X4"
	output.pml:104, state 116, "T0_X0_3 = T4_X0_1"
	output.pml:104, state 116, "T0_X0_3 = T4_X1"
	output.pml:104, state 116, "T0_X0_3 = T4_X3"
	output.pml:104, state 116, "T0_X0_3 = T4_X4"
	output.pml:104, state 116, "T0_X0_3 = T4_X6_1"
	output.pml:105, state 159, "T0_X0_4 = S0"
	output.pml:105, state 159, "T0_X0_4 = S1"
	output.pml:105, state 159, "T0_X0_4 = S2"
	output.pml:105, state 159, "T0_X0_4 = S3"
	output.pml:105, state 159, "T0_X0_4 = S4"
	output.pml:105, state 159, "T0_X0_4 = S5"
	output.pml:105, state 159, "T0_X0_4 = S6"
	output.pml:105, state 159, "T0_X0_4 = S7"
	output.pml:105, state 159, "T0_X0_4 = S8"
	output.pml:105, state 159, "T0_X0_4 = S9"
	output.pml:105, state 159, "T0_X0_4 = T0_X0_1"
	output.pml:105, state 159, "T0_X0_4 = T0_X0_3"
	output.pml:105, state 159, "T0_X0_4 = T0_X0_4"
	output.pml:105, state 159, "T0_X0_4 = T0_X0_5_1"
	output.pml:105, state 159, "T0_X0_4 = T0_X0_5_2"
	output.pml:105, state 159, "T0_X0_4 = T0_X1"
	output.pml:105, state 159, "T0_X0_4 = T0_X3"
	output.pml:105, state 159, "T0_X0_4 = T0_X4"
	output.pml:105, state 159, "T0_X0_4 = T0_X5_1"
	output.pml:105, state 159, "T0_X0_4 = T0_X6"
	output.pml:105, state 159, "T0_X0_4 = T1_X0_1"
	output.pml:105, state 159, "T0_X0_4 = T2_X0_1"
	output.pml:105, state 159, "T0_X0_4 = T2_X0_3"
	output.pml:105, state 159, "T0_X0_4 = T2_X0_4"
	output.pml:105, state 159, "T0_X0_4 = T2_X0_5_1"
	output.pml:105, state 159, "T0_X0_4 = T2_X0_5_2"
	output.pml:105, state 159, "T0_X0_4 = T2_X1"
	output.pml:105, state 159, "T0_X0_4 = T2_X3"
	output.pml:105, state 159, "T0_X0_4 = T2_X4"
	output.pml:105, state 159, "T0_X0_4 = T2_X5_1"
	output.pml:105, state 159, "T0_X0_4 = T2_X5_2"
	output.pml:105, state 159, "T0_X0_4 = T2_X6"
	output.pml:105, state 159, "T0_X0_4 = T3_X0_1"
	output.pml:105, state 159, "T0_X0_4 = T3_X1"
	output.pml:105, state 159, "T0_X0_4 = T3_X3"
	output.pml:105, state 159, "T0_X0_4 = T3_X4"
	output.pml:105, state 159, "T0_X0_4 = T4_X0_1"
	output.pml:105, state 159, "T0_X0_4 = T4_X1"
	output.pml:105, state 159, "T0_X0_4 = T4_X3"
	output.pml:105, state 159, "T0_X0_4 = T4_X4"
	output.pml:105, state 159, "T0_X0_4 = T4_X6_1"
	output.pml:106, state 164, "T0_X0_5 = T0_X0_5"
	output.pml:106, state 164, "T0_X0_5 = T2_X0_5"
	output.pml:106, state 164, "T0_X0_5 = T2_X5"
	output.pml:107, state 207, "T0_X0_5_1 = S0"
	output.pml:107, state 207, "T0_X0_5_1 = S1"
	output.pml:107, state 207, "T0_X0_5_1 = S2"
	output.pml:107, state 207, "T0_X0_5_1 = S3"
	output.pml:107, state 207, "T0_X0_5_1 = S4"
	output.pml:107, state 207, "T0_X0_5_1 = S5"
	output.pml:107, state 207, "T0_X0_5_1 = S6"
	output.pml:107, state 207, "T0_X0_5_1 = S7"
	output.pml:107, state 207, "T0_X0_5_1 = S8"
	output.pml:107, state 207, "T0_X0_5_1 = S9"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X0_1"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X0_3"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X0_4"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X0_5_1"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X0_5_2"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X1"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X3"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X4"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X5_1"
	output.pml:107, state 207, "T0_X0_5_1 = T0_X6"
	output.pml:107, state 207, "T0_X0_5_1 = T1_X0_1"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X0_1"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X0_3"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X0_4"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X0_5_1"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X0_5_2"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X1"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X3"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X4"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X5_1"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X5_2"
	output.pml:107, state 207, "T0_X0_5_1 = T2_X6"
	output.pml:107, state 207, "T0_X0_5_1 = T3_X0_1"
	output.pml:107, state 207, "T0_X0_5_1 = T3_X1"
	output.pml:107, state 207, "T0_X0_5_1 = T3_X3"
	output.pml:107, state 207, "T0_X0_5_1 = T3_X4"
	output.pml:107, state 207, "T0_X0_5_1 = T4_X0_1"
	output.pml:107, state 207, "T0_X0_5_1 = T4_X1"
	output.pml:107, state 207, "T0_X0_5_1 = T4_X3"
	output.pml:107, state 207, "T0_X0_5_1 = T4_X4"
	output.pml:107, state 207, "T0_X0_5_1 = T4_X6_1"
	output.pml:108, state 250, "T0_X0_5_2 = S0"
	output.pml:108, state 250, "T0_X0_5_2 = S1"
	output.pml:108, state 250, "T0_X0_5_2 = S2"
	output.pml:108, state 250, "T0_X0_5_2 = S3"
	output.pml:108, state 250, "T0_X0_5_2 = S4"
	output.pml:108, state 250, "T0_X0_5_2 = S5"
	output.pml:108, state 250, "T0_X0_5_2 = S6"
	output.pml:108, state 250, "T0_X0_5_2 = S7"
	output.pml:108, state 250, "T0_X0_5_2 = S8"
	output.pml:108, state 250, "T0_X0_5_2 = S9"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X0_1"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X0_3"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X0_4"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X0_5_1"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X0_5_2"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X1"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X3"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X4"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X5_1"
	output.pml:108, state 250, "T0_X0_5_2 = T0_X6"
	output.pml:108, state 250, "T0_X0_5_2 = T1_X0_1"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X0_1"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X0_3"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X0_4"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X0_5_1"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X0_5_2"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X1"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X3"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X4"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X5_1"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X5_2"
	output.pml:108, state 250, "T0_X0_5_2 = T2_X6"
	output.pml:108, state 250, "T0_X0_5_2 = T3_X0_1"
	output.pml:108, state 250, "T0_X0_5_2 = T3_X1"
	output.pml:108, state 250, "T0_X0_5_2 = T3_X3"
	output.pml:108, state 250, "T0_X0_5_2 = T3_X4"
	output.pml:108, state 250, "T0_X0_5_2 = T4_X0_1"
	output.pml:108, state 250, "T0_X0_5_2 = T4_X1"
	output.pml:108, state 250, "T0_X0_5_2 = T4_X3"
	output.pml:108, state 250, "T0_X0_5_2 = T4_X4"
	output.pml:108, state 250, "T0_X0_5_2 = T4_X6_1"
	output.pml:109, state 252, "val_0_0!1"
	output.pml:111, state 256, "-end-"
	(10 of 256 states)
unreached in proctype get_val_0_1
	output.pml:119, state 43, "T0_X1 = S0"
	output.pml:119, state 43, "T0_X1 = S1"
	output.pml:119, state 43, "T0_X1 = S2"
	output.pml:119, state 43, "T0_X1 = S3"
	output.pml:119, state 43, "T0_X1 = S4"
	output.pml:119, state 43, "T0_X1 = S5"
	output.pml:119, state 43, "T0_X1 = S6"
	output.pml:119, state 43, "T0_X1 = S7"
	output.pml:119, state 43, "T0_X1 = S8"
	output.pml:119, state 43, "T0_X1 = S9"
	output.pml:119, state 43, "T0_X1 = T0_X0_1"
	output.pml:119, state 43, "T0_X1 = T0_X0_3"
	output.pml:119, state 43, "T0_X1 = T0_X0_4"
	output.pml:119, state 43, "T0_X1 = T0_X0_5_1"
	output.pml:119, state 43, "T0_X1 = T0_X0_5_2"
	output.pml:119, state 43, "T0_X1 = T0_X1"
	output.pml:119, state 43, "T0_X1 = T0_X3"
	output.pml:119, state 43, "T0_X1 = T0_X4"
	output.pml:119, state 43, "T0_X1 = T0_X5_1"
	output.pml:119, state 43, "T0_X1 = T0_X6"
	output.pml:119, state 43, "T0_X1 = T1_X0_1"
	output.pml:119, state 43, "T0_X1 = T2_X0_1"
	output.pml:119, state 43, "T0_X1 = T2_X0_3"
	output.pml:119, state 43, "T0_X1 = T2_X0_4"
	output.pml:119, state 43, "T0_X1 = T2_X0_5_1"
	output.pml:119, state 43, "T0_X1 = T2_X0_5_2"
	output.pml:119, state 43, "T0_X1 = T2_X1"
	output.pml:119, state 43, "T0_X1 = T2_X3"
	output.pml:119, state 43, "T0_X1 = T2_X4"
	output.pml:119, state 43, "T0_X1 = T2_X5_1"
	output.pml:119, state 43, "T0_X1 = T2_X5_2"
	output.pml:119, state 43, "T0_X1 = T2_X6"
	output.pml:119, state 43, "T0_X1 = T3_X0_1"
	output.pml:119, state 43, "T0_X1 = T3_X1"
	output.pml:119, state 43, "T0_X1 = T3_X3"
	output.pml:119, state 43, "T0_X1 = T3_X4"
	output.pml:119, state 43, "T0_X1 = T4_X0_1"
	output.pml:119, state 43, "T0_X1 = T4_X1"
	output.pml:119, state 43, "T0_X1 = T4_X3"
	output.pml:119, state 43, "T0_X1 = T4_X4"
	output.pml:119, state 43, "T0_X1 = T4_X6_1"
	output.pml:120, state 45, "val_0_1!1"
	output.pml:122, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_0_2
	output.pml:130, state 26, "T0_X2 = N0"
	output.pml:130, state 26, "T0_X2 = T0_X0_2"
	output.pml:130, state 26, "T0_X2 = T0_X2"
	output.pml:130, state 26, "T0_X2 = T0_X5_2"
	output.pml:130, state 26, "T0_X2 = T0_X5_3_1"
	output.pml:130, state 26, "T0_X2 = T0_X5_4_1"
	output.pml:130, state 26, "T0_X2 = T1_X0_2"
	output.pml:130, state 26, "T0_X2 = T1_X0_3_1"
	output.pml:130, state 26, "T0_X2 = T1_X0_4_1"
	output.pml:130, state 26, "T0_X2 = T2_X0_2"
	output.pml:130, state 26, "T0_X2 = T2_X2"
	output.pml:130, state 26, "T0_X2 = T3_X0_2"
	output.pml:130, state 26, "T0_X2 = T3_X0_3_1"
	output.pml:130, state 26, "T0_X2 = T3_X0_4_1"
	output.pml:130, state 26, "T0_X2 = T3_X2"
	output.pml:130, state 26, "T0_X2 = T3_X5_1"
	output.pml:130, state 26, "T0_X2 = T4_X0_2"
	output.pml:130, state 26, "T0_X2 = T4_X0_3_1"
	output.pml:130, state 26, "T0_X2 = T4_X0_4_1"
	output.pml:130, state 26, "T0_X2 = T4_X2"
	output.pml:130, state 26, "T0_X2 = T4_X5_1"
	output.pml:130, state 26, "T0_X2 = T4_X6_2_1"
	output.pml:130, state 26, "T0_X2 = T4_X6_3_1"
	output.pml:130, state 26, "T0_X2 = T4_X6_4_1"
	output.pml:131, state 28, "val_0_2!1"
	output.pml:133, state 32, "-end-"
	(3 of 32 states)
unreached in proctype get_val_0_3
	output.pml:141, state 43, "T0_X3 = S0"
	output.pml:141, state 43, "T0_X3 = S1"
	output.pml:141, state 43, "T0_X3 = S2"
	output.pml:141, state 43, "T0_X3 = S3"
	output.pml:141, state 43, "T0_X3 = S4"
	output.pml:141, state 43, "T0_X3 = S5"
	output.pml:141, state 43, "T0_X3 = S6"
	output.pml:141, state 43, "T0_X3 = S7"
	output.pml:141, state 43, "T0_X3 = S8"
	output.pml:141, state 43, "T0_X3 = S9"
	output.pml:141, state 43, "T0_X3 = T0_X0_1"
	output.pml:141, state 43, "T0_X3 = T0_X0_3"
	output.pml:141, state 43, "T0_X3 = T0_X0_4"
	output.pml:141, state 43, "T0_X3 = T0_X0_5_1"
	output.pml:141, state 43, "T0_X3 = T0_X0_5_2"
	output.pml:141, state 43, "T0_X3 = T0_X1"
	output.pml:141, state 43, "T0_X3 = T0_X3"
	output.pml:141, state 43, "T0_X3 = T0_X4"
	output.pml:141, state 43, "T0_X3 = T0_X5_1"
	output.pml:141, state 43, "T0_X3 = T0_X6"
	output.pml:141, state 43, "T0_X3 = T1_X0_1"
	output.pml:141, state 43, "T0_X3 = T2_X0_1"
	output.pml:141, state 43, "T0_X3 = T2_X0_3"
	output.pml:141, state 43, "T0_X3 = T2_X0_4"
	output.pml:141, state 43, "T0_X3 = T2_X0_5_1"
	output.pml:141, state 43, "T0_X3 = T2_X0_5_2"
	output.pml:141, state 43, "T0_X3 = T2_X1"
	output.pml:141, state 43, "T0_X3 = T2_X3"
	output.pml:141, state 43, "T0_X3 = T2_X4"
	output.pml:141, state 43, "T0_X3 = T2_X5_1"
	output.pml:141, state 43, "T0_X3 = T2_X5_2"
	output.pml:141, state 43, "T0_X3 = T2_X6"
	output.pml:141, state 43, "T0_X3 = T3_X0_1"
	output.pml:141, state 43, "T0_X3 = T3_X1"
	output.pml:141, state 43, "T0_X3 = T3_X3"
	output.pml:141, state 43, "T0_X3 = T3_X4"
	output.pml:141, state 43, "T0_X3 = T4_X0_1"
	output.pml:141, state 43, "T0_X3 = T4_X1"
	output.pml:141, state 43, "T0_X3 = T4_X3"
	output.pml:141, state 43, "T0_X3 = T4_X4"
	output.pml:141, state 43, "T0_X3 = T4_X6_1"
	output.pml:142, state 45, "val_0_3!1"
	output.pml:144, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_0_4
	output.pml:152, state 43, "T0_X4 = S0"
	output.pml:152, state 43, "T0_X4 = S1"
	output.pml:152, state 43, "T0_X4 = S2"
	output.pml:152, state 43, "T0_X4 = S3"
	output.pml:152, state 43, "T0_X4 = S4"
	output.pml:152, state 43, "T0_X4 = S5"
	output.pml:152, state 43, "T0_X4 = S6"
	output.pml:152, state 43, "T0_X4 = S7"
	output.pml:152, state 43, "T0_X4 = S8"
	output.pml:152, state 43, "T0_X4 = S9"
	output.pml:152, state 43, "T0_X4 = T0_X0_1"
	output.pml:152, state 43, "T0_X4 = T0_X0_3"
	output.pml:152, state 43, "T0_X4 = T0_X0_4"
	output.pml:152, state 43, "T0_X4 = T0_X0_5_1"
	output.pml:152, state 43, "T0_X4 = T0_X0_5_2"
	output.pml:152, state 43, "T0_X4 = T0_X1"
	output.pml:152, state 43, "T0_X4 = T0_X3"
	output.pml:152, state 43, "T0_X4 = T0_X4"
	output.pml:152, state 43, "T0_X4 = T0_X5_1"
	output.pml:152, state 43, "T0_X4 = T0_X6"
	output.pml:152, state 43, "T0_X4 = T1_X0_1"
	output.pml:152, state 43, "T0_X4 = T2_X0_1"
	output.pml:152, state 43, "T0_X4 = T2_X0_3"
	output.pml:152, state 43, "T0_X4 = T2_X0_4"
	output.pml:152, state 43, "T0_X4 = T2_X0_5_1"
	output.pml:152, state 43, "T0_X4 = T2_X0_5_2"
	output.pml:152, state 43, "T0_X4 = T2_X1"
	output.pml:152, state 43, "T0_X4 = T2_X3"
	output.pml:152, state 43, "T0_X4 = T2_X4"
	output.pml:152, state 43, "T0_X4 = T2_X5_1"
	output.pml:152, state 43, "T0_X4 = T2_X5_2"
	output.pml:152, state 43, "T0_X4 = T2_X6"
	output.pml:152, state 43, "T0_X4 = T3_X0_1"
	output.pml:152, state 43, "T0_X4 = T3_X1"
	output.pml:152, state 43, "T0_X4 = T3_X3"
	output.pml:152, state 43, "T0_X4 = T3_X4"
	output.pml:152, state 43, "T0_X4 = T4_X0_1"
	output.pml:152, state 43, "T0_X4 = T4_X1"
	output.pml:152, state 43, "T0_X4 = T4_X3"
	output.pml:152, state 43, "T0_X4 = T4_X4"
	output.pml:152, state 43, "T0_X4 = T4_X6_1"
	output.pml:153, state 45, "val_0_4!1"
	output.pml:155, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_0_5
	output.pml:172, state 163, "-end-"
	(1 of 163 states)
unreached in proctype get_val_0_6
	output.pml:183, state 49, "-end-"
	(1 of 49 states)
unreached in proctype get_val_1_0
	output.pml:200, state 163, "-end-"
	(1 of 163 states)
unreached in proctype get_val_2_0
	output.pml:208, state 4, "T2_X0 = T0_X0"
	output.pml:208, state 4, "T2_X0 = T2_X0"
	output.pml:209, state 47, "T2_X0_1 = S0"
	output.pml:209, state 47, "T2_X0_1 = S1"
	output.pml:209, state 47, "T2_X0_1 = S2"
	output.pml:209, state 47, "T2_X0_1 = S3"
	output.pml:209, state 47, "T2_X0_1 = S4"
	output.pml:209, state 47, "T2_X0_1 = S5"
	output.pml:209, state 47, "T2_X0_1 = S6"
	output.pml:209, state 47, "T2_X0_1 = S7"
	output.pml:209, state 47, "T2_X0_1 = S8"
	output.pml:209, state 47, "T2_X0_1 = S9"
	output.pml:209, state 47, "T2_X0_1 = T0_X0_1"
	output.pml:209, state 47, "T2_X0_1 = T0_X0_3"
	output.pml:209, state 47, "T2_X0_1 = T0_X0_4"
	output.pml:209, state 47, "T2_X0_1 = T0_X0_5_1"
	output.pml:209, state 47, "T2_X0_1 = T0_X0_5_2"
	output.pml:209, state 47, "T2_X0_1 = T0_X1"
	output.pml:209, state 47, "T2_X0_1 = T0_X3"
	output.pml:209, state 47, "T2_X0_1 = T0_X4"
	output.pml:209, state 47, "T2_X0_1 = T0_X5_1"
	output.pml:209, state 47, "T2_X0_1 = T0_X6"
	output.pml:209, state 47, "T2_X0_1 = T1_X0_1"
	output.pml:209, state 47, "T2_X0_1 = T2_X0_1"
	output.pml:209, state 47, "T2_X0_1 = T2_X0_3"
	output.pml:209, state 47, "T2_X0_1 = T2_X0_4"
	output.pml:209, state 47, "T2_X0_1 = T2_X0_5_1"
	output.pml:209, state 47, "T2_X0_1 = T2_X0_5_2"
	output.pml:209, state 47, "T2_X0_1 = T2_X1"
	output.pml:209, state 47, "T2_X0_1 = T2_X3"
	output.pml:209, state 47, "T2_X0_1 = T2_X4"
	output.pml:209, state 47, "T2_X0_1 = T2_X5_1"
	output.pml:209, state 47, "T2_X0_1 = T2_X5_2"
	output.pml:209, state 47, "T2_X0_1 = T2_X6"
	output.pml:209, state 47, "T2_X0_1 = T3_X0_1"
	output.pml:209, state 47, "T2_X0_1 = T3_X1"
	output.pml:209, state 47, "T2_X0_1 = T3_X3"
	output.pml:209, state 47, "T2_X0_1 = T3_X4"
	output.pml:209, state 47, "T2_X0_1 = T4_X0_1"
	output.pml:209, state 47, "T2_X0_1 = T4_X1"
	output.pml:209, state 47, "T2_X0_1 = T4_X3"
	output.pml:209, state 47, "T2_X0_1 = T4_X4"
	output.pml:209, state 47, "T2_X0_1 = T4_X6_1"
	output.pml:210, state 73, "T2_X0_2 = N0"
	output.pml:210, state 73, "T2_X0_2 = T0_X0_2"
	output.pml:210, state 73, "T2_X0_2 = T0_X2"
	output.pml:210, state 73, "T2_X0_2 = T0_X5_2"
	output.pml:210, state 73, "T2_X0_2 = T0_X5_3_1"
	output.pml:210, state 73, "T2_X0_2 = T0_X5_4_1"
	output.pml:210, state 73, "T2_X0_2 = T1_X0_2"
	output.pml:210, state 73, "T2_X0_2 = T1_X0_3_1"
	output.pml:210, state 73, "T2_X0_2 = T1_X0_4_1"
	output.pml:210, state 73, "T2_X0_2 = T2_X0_2"
	output.pml:210, state 73, "T2_X0_2 = T2_X2"
	output.pml:210, state 73, "T2_X0_2 = T3_X0_2"
	output.pml:210, state 73, "T2_X0_2 = T3_X0_3_1"
	output.pml:210, state 73, "T2_X0_2 = T3_X0_4_1"
	output.pml:210, state 73, "T2_X0_2 = T3_X2"
	output.pml:210, state 73, "T2_X0_2 = T3_X5_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X0_2"
	output.pml:210, state 73, "T2_X0_2 = T4_X0_3_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X0_4_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X2"
	output.pml:210, state 73, "T2_X0_2 = T4_X5_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X6_2_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X6_3_1"
	output.pml:210, state 73, "T2_X0_2 = T4_X6_4_1"
	output.pml:211, state 116, "T2_X0_3 = S0"
	output.pml:211, state 116, "T2_X0_3 = S1"
	output.pml:211, state 116, "T2_X0_3 = S2"
	output.pml:211, state 116, "T2_X0_3 = S3"
	output.pml:211, state 116, "T2_X0_3 = S4"
	output.pml:211, state 116, "T2_X0_3 = S5"
	output.pml:211, state 116, "T2_X0_3 = S6"
	output.pml:211, state 116, "T2_X0_3 = S7"
	output.pml:211, state 116, "T2_X0_3 = S8"
	output.pml:211, state 116, "T2_X0_3 = S9"
	output.pml:211, state 116, "T2_X0_3 = T0_X0_1"
	output.pml:211, state 116, "T2_X0_3 = T0_X0_3"
	output.pml:211, state 116, "T2_X0_3 = T0_X0_4"
	output.pml:211, state 116, "T2_X0_3 = T0_X0_5_1"
	output.pml:211, state 116, "T2_X0_3 = T0_X0_5_2"
	output.pml:211, state 116, "T2_X0_3 = T0_X1"
	output.pml:211, state 116, "T2_X0_3 = T0_X3"
	output.pml:211, state 116, "T2_X0_3 = T0_X4"
	output.pml:211, state 116, "T2_X0_3 = T0_X5_1"
	output.pml:211, state 116, "T2_X0_3 = T0_X6"
	output.pml:211, state 116, "T2_X0_3 = T1_X0_1"
	output.pml:211, state 116, "T2_X0_3 = T2_X0_1"
	output.pml:211, state 116, "T2_X0_3 = T2_X0_3"
	output.pml:211, state 116, "T2_X0_3 = T2_X0_4"
	output.pml:211, state 116, "T2_X0_3 = T2_X0_5_1"
	output.pml:211, state 116, "T2_X0_3 = T2_X0_5_2"
	output.pml:211, state 116, "T2_X0_3 = T2_X1"
	output.pml:211, state 116, "T2_X0_3 = T2_X3"
	output.pml:211, state 116, "T2_X0_3 = T2_X4"
	output.pml:211, state 116, "T2_X0_3 = T2_X5_1"
	output.pml:211, state 116, "T2_X0_3 = T2_X5_2"
	output.pml:211, state 116, "T2_X0_3 = T2_X6"
	output.pml:211, state 116, "T2_X0_3 = T3_X0_1"
	output.pml:211, state 116, "T2_X0_3 = T3_X1"
	output.pml:211, state 116, "T2_X0_3 = T3_X3"
	output.pml:211, state 116, "T2_X0_3 = T3_X4"
	output.pml:211, state 116, "T2_X0_3 = T4_X0_1"
	output.pml:211, state 116, "T2_X0_3 = T4_X1"
	output.pml:211, state 116, "T2_X0_3 = T4_X3"
	output.pml:211, state 116, "T2_X0_3 = T4_X4"
	output.pml:211, state 116, "T2_X0_3 = T4_X6_1"
	output.pml:212, state 159, "T2_X0_4 = S0"
	output.pml:212, state 159, "T2_X0_4 = S1"
	output.pml:212, state 159, "T2_X0_4 = S2"
	output.pml:212, state 159, "T2_X0_4 = S3"
	output.pml:212, state 159, "T2_X0_4 = S4"
	output.pml:212, state 159, "T2_X0_4 = S5"
	output.pml:212, state 159, "T2_X0_4 = S6"
	output.pml:212, state 159, "T2_X0_4 = S7"
	output.pml:212, state 159, "T2_X0_4 = S8"
	output.pml:212, state 159, "T2_X0_4 = S9"
	output.pml:212, state 159, "T2_X0_4 = T0_X0_1"
	output.pml:212, state 159, "T2_X0_4 = T0_X0_3"
	output.pml:212, state 159, "T2_X0_4 = T0_X0_4"
	output.pml:212, state 159, "T2_X0_4 = T0_X0_5_1"
	output.pml:212, state 159, "T2_X0_4 = T0_X0_5_2"
	output.pml:212, state 159, "T2_X0_4 = T0_X1"
	output.pml:212, state 159, "T2_X0_4 = T0_X3"
	output.pml:212, state 159, "T2_X0_4 = T0_X4"
	output.pml:212, state 159, "T2_X0_4 = T0_X5_1"
	output.pml:212, state 159, "T2_X0_4 = T0_X6"
	output.pml:212, state 159, "T2_X0_4 = T1_X0_1"
	output.pml:212, state 159, "T2_X0_4 = T2_X0_1"
	output.pml:212, state 159, "T2_X0_4 = T2_X0_3"
	output.pml:212, state 159, "T2_X0_4 = T2_X0_4"
	output.pml:212, state 159, "T2_X0_4 = T2_X0_5_1"
	output.pml:212, state 159, "T2_X0_4 = T2_X0_5_2"
	output.pml:212, state 159, "T2_X0_4 = T2_X1"
	output.pml:212, state 159, "T2_X0_4 = T2_X3"
	output.pml:212, state 159, "T2_X0_4 = T2_X4"
	output.pml:212, state 159, "T2_X0_4 = T2_X5_1"
	output.pml:212, state 159, "T2_X0_4 = T2_X5_2"
	output.pml:212, state 159, "T2_X0_4 = T2_X6"
	output.pml:212, state 159, "T2_X0_4 = T3_X0_1"
	output.pml:212, state 159, "T2_X0_4 = T3_X1"
	output.pml:212, state 159, "T2_X0_4 = T3_X3"
	output.pml:212, state 159, "T2_X0_4 = T3_X4"
	output.pml:212, state 159, "T2_X0_4 = T4_X0_1"
	output.pml:212, state 159, "T2_X0_4 = T4_X1"
	output.pml:212, state 159, "T2_X0_4 = T4_X3"
	output.pml:212, state 159, "T2_X0_4 = T4_X4"
	output.pml:212, state 159, "T2_X0_4 = T4_X6_1"
	output.pml:213, state 164, "T2_X0_5 = T0_X0_5"
	output.pml:213, state 164, "T2_X0_5 = T2_X0_5"
	output.pml:213, state 164, "T2_X0_5 = T2_X5"
	output.pml:214, state 207, "T2_X0_5_1 = S0"
	output.pml:214, state 207, "T2_X0_5_1 = S1"
	output.pml:214, state 207, "T2_X0_5_1 = S2"
	output.pml:214, state 207, "T2_X0_5_1 = S3"
	output.pml:214, state 207, "T2_X0_5_1 = S4"
	output.pml:214, state 207, "T2_X0_5_1 = S5"
	output.pml:214, state 207, "T2_X0_5_1 = S6"
	output.pml:214, state 207, "T2_X0_5_1 = S7"
	output.pml:214, state 207, "T2_X0_5_1 = S8"
	output.pml:214, state 207, "T2_X0_5_1 = S9"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X0_1"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X0_3"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X0_4"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X0_5_2"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X1"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X3"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X4"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X5_1"
	output.pml:214, state 207, "T2_X0_5_1 = T0_X6"
	output.pml:214, state 207, "T2_X0_5_1 = T1_X0_1"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X0_1"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X0_3"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X0_4"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X0_5_1"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X0_5_2"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X1"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X3"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X4"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X5_1"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X5_2"
	output.pml:214, state 207, "T2_X0_5_1 = T2_X6"
	output.pml:214, state 207, "T2_X0_5_1 = T3_X0_1"
	output.pml:214, state 207, "T2_X0_5_1 = T3_X1"
	output.pml:214, state 207, "T2_X0_5_1 = T3_X3"
	output.pml:214, state 207, "T2_X0_5_1 = T3_X4"
	output.pml:214, state 207, "T2_X0_5_1 = T4_X0_1"
	output.pml:214, state 207, "T2_X0_5_1 = T4_X1"
	output.pml:214, state 207, "T2_X0_5_1 = T4_X3"
	output.pml:214, state 207, "T2_X0_5_1 = T4_X4"
	output.pml:214, state 207, "T2_X0_5_1 = T4_X6_1"
	output.pml:215, state 250, "T2_X0_5_2 = S0"
	output.pml:215, state 250, "T2_X0_5_2 = S1"
	output.pml:215, state 250, "T2_X0_5_2 = S2"
	output.pml:215, state 250, "T2_X0_5_2 = S3"
	output.pml:215, state 250, "T2_X0_5_2 = S4"
	output.pml:215, state 250, "T2_X0_5_2 = S5"
	output.pml:215, state 250, "T2_X0_5_2 = S6"
	output.pml:215, state 250, "T2_X0_5_2 = S7"
	output.pml:215, state 250, "T2_X0_5_2 = S8"
	output.pml:215, state 250, "T2_X0_5_2 = S9"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X0_1"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X0_3"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X0_4"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X0_5_1"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X1"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X3"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X4"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X5_1"
	output.pml:215, state 250, "T2_X0_5_2 = T0_X6"
	output.pml:215, state 250, "T2_X0_5_2 = T1_X0_1"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X0_1"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X0_3"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X0_4"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X0_5_1"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X0_5_2"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X1"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X3"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X4"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X5_1"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X5_2"
	output.pml:215, state 250, "T2_X0_5_2 = T2_X6"
	output.pml:215, state 250, "T2_X0_5_2 = T3_X0_1"
	output.pml:215, state 250, "T2_X0_5_2 = T3_X1"
	output.pml:215, state 250, "T2_X0_5_2 = T3_X3"
	output.pml:215, state 250, "T2_X0_5_2 = T3_X4"
	output.pml:215, state 250, "T2_X0_5_2 = T4_X0_1"
	output.pml:215, state 250, "T2_X0_5_2 = T4_X1"
	output.pml:215, state 250, "T2_X0_5_2 = T4_X3"
	output.pml:215, state 250, "T2_X0_5_2 = T4_X4"
	output.pml:215, state 250, "T2_X0_5_2 = T4_X6_1"
	output.pml:216, state 252, "val_2_0!1"
	output.pml:218, state 256, "-end-"
	(10 of 256 states)
unreached in proctype get_val_2_1
	output.pml:226, state 43, "T2_X1 = S0"
	output.pml:226, state 43, "T2_X1 = S1"
	output.pml:226, state 43, "T2_X1 = S2"
	output.pml:226, state 43, "T2_X1 = S3"
	output.pml:226, state 43, "T2_X1 = S4"
	output.pml:226, state 43, "T2_X1 = S5"
	output.pml:226, state 43, "T2_X1 = S6"
	output.pml:226, state 43, "T2_X1 = S7"
	output.pml:226, state 43, "T2_X1 = S8"
	output.pml:226, state 43, "T2_X1 = S9"
	output.pml:226, state 43, "T2_X1 = T0_X0_1"
	output.pml:226, state 43, "T2_X1 = T0_X0_3"
	output.pml:226, state 43, "T2_X1 = T0_X0_4"
	output.pml:226, state 43, "T2_X1 = T0_X0_5_1"
	output.pml:226, state 43, "T2_X1 = T0_X0_5_2"
	output.pml:226, state 43, "T2_X1 = T0_X1"
	output.pml:226, state 43, "T2_X1 = T0_X3"
	output.pml:226, state 43, "T2_X1 = T0_X4"
	output.pml:226, state 43, "T2_X1 = T0_X5_1"
	output.pml:226, state 43, "T2_X1 = T0_X6"
	output.pml:226, state 43, "T2_X1 = T1_X0_1"
	output.pml:226, state 43, "T2_X1 = T2_X0_1"
	output.pml:226, state 43, "T2_X1 = T2_X0_3"
	output.pml:226, state 43, "T2_X1 = T2_X0_4"
	output.pml:226, state 43, "T2_X1 = T2_X0_5_1"
	output.pml:226, state 43, "T2_X1 = T2_X0_5_2"
	output.pml:226, state 43, "T2_X1 = T2_X1"
	output.pml:226, state 43, "T2_X1 = T2_X3"
	output.pml:226, state 43, "T2_X1 = T2_X4"
	output.pml:226, state 43, "T2_X1 = T2_X5_1"
	output.pml:226, state 43, "T2_X1 = T2_X5_2"
	output.pml:226, state 43, "T2_X1 = T2_X6"
	output.pml:226, state 43, "T2_X1 = T3_X0_1"
	output.pml:226, state 43, "T2_X1 = T3_X1"
	output.pml:226, state 43, "T2_X1 = T3_X3"
	output.pml:226, state 43, "T2_X1 = T3_X4"
	output.pml:226, state 43, "T2_X1 = T4_X0_1"
	output.pml:226, state 43, "T2_X1 = T4_X1"
	output.pml:226, state 43, "T2_X1 = T4_X3"
	output.pml:226, state 43, "T2_X1 = T4_X4"
	output.pml:226, state 43, "T2_X1 = T4_X6_1"
	output.pml:227, state 45, "val_2_1!1"
	output.pml:229, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_2_2
	output.pml:237, state 26, "T2_X2 = N0"
	output.pml:237, state 26, "T2_X2 = T0_X0_2"
	output.pml:237, state 26, "T2_X2 = T0_X2"
	output.pml:237, state 26, "T2_X2 = T0_X5_2"
	output.pml:237, state 26, "T2_X2 = T0_X5_3_1"
	output.pml:237, state 26, "T2_X2 = T0_X5_4_1"
	output.pml:237, state 26, "T2_X2 = T1_X0_2"
	output.pml:237, state 26, "T2_X2 = T1_X0_3_1"
	output.pml:237, state 26, "T2_X2 = T1_X0_4_1"
	output.pml:237, state 26, "T2_X2 = T2_X0_2"
	output.pml:237, state 26, "T2_X2 = T2_X2"
	output.pml:237, state 26, "T2_X2 = T3_X0_2"
	output.pml:237, state 26, "T2_X2 = T3_X0_3_1"
	output.pml:237, state 26, "T2_X2 = T3_X0_4_1"
	output.pml:237, state 26, "T2_X2 = T3_X2"
	output.pml:237, state 26, "T2_X2 = T3_X5_1"
	output.pml:237, state 26, "T2_X2 = T4_X0_2"
	output.pml:237, state 26, "T2_X2 = T4_X0_3_1"
	output.pml:237, state 26, "T2_X2 = T4_X0_4_1"
	output.pml:237, state 26, "T2_X2 = T4_X2"
	output.pml:237, state 26, "T2_X2 = T4_X5_1"
	output.pml:237, state 26, "T2_X2 = T4_X6_2_1"
	output.pml:237, state 26, "T2_X2 = T4_X6_3_1"
	output.pml:237, state 26, "T2_X2 = T4_X6_4_1"
	output.pml:238, state 28, "val_2_2!1"
	output.pml:240, state 32, "-end-"
	(3 of 32 states)
unreached in proctype get_val_2_3
	output.pml:248, state 43, "T2_X3 = S0"
	output.pml:248, state 43, "T2_X3 = S1"
	output.pml:248, state 43, "T2_X3 = S2"
	output.pml:248, state 43, "T2_X3 = S3"
	output.pml:248, state 43, "T2_X3 = S4"
	output.pml:248, state 43, "T2_X3 = S5"
	output.pml:248, state 43, "T2_X3 = S6"
	output.pml:248, state 43, "T2_X3 = S7"
	output.pml:248, state 43, "T2_X3 = S8"
	output.pml:248, state 43, "T2_X3 = S9"
	output.pml:248, state 43, "T2_X3 = T0_X0_1"
	output.pml:248, state 43, "T2_X3 = T0_X0_3"
	output.pml:248, state 43, "T2_X3 = T0_X0_4"
	output.pml:248, state 43, "T2_X3 = T0_X0_5_1"
	output.pml:248, state 43, "T2_X3 = T0_X0_5_2"
	output.pml:248, state 43, "T2_X3 = T0_X1"
	output.pml:248, state 43, "T2_X3 = T0_X3"
	output.pml:248, state 43, "T2_X3 = T0_X4"
	output.pml:248, state 43, "T2_X3 = T0_X5_1"
	output.pml:248, state 43, "T2_X3 = T0_X6"
	output.pml:248, state 43, "T2_X3 = T1_X0_1"
	output.pml:248, state 43, "T2_X3 = T2_X0_1"
	output.pml:248, state 43, "T2_X3 = T2_X0_3"
	output.pml:248, state 43, "T2_X3 = T2_X0_4"
	output.pml:248, state 43, "T2_X3 = T2_X0_5_1"
	output.pml:248, state 43, "T2_X3 = T2_X0_5_2"
	output.pml:248, state 43, "T2_X3 = T2_X1"
	output.pml:248, state 43, "T2_X3 = T2_X3"
	output.pml:248, state 43, "T2_X3 = T2_X4"
	output.pml:248, state 43, "T2_X3 = T2_X5_1"
	output.pml:248, state 43, "T2_X3 = T2_X5_2"
	output.pml:248, state 43, "T2_X3 = T2_X6"
	output.pml:248, state 43, "T2_X3 = T3_X0_1"
	output.pml:248, state 43, "T2_X3 = T3_X1"
	output.pml:248, state 43, "T2_X3 = T3_X3"
	output.pml:248, state 43, "T2_X3 = T3_X4"
	output.pml:248, state 43, "T2_X3 = T4_X0_1"
	output.pml:248, state 43, "T2_X3 = T4_X1"
	output.pml:248, state 43, "T2_X3 = T4_X3"
	output.pml:248, state 43, "T2_X3 = T4_X4"
	output.pml:248, state 43, "T2_X3 = T4_X6_1"
	output.pml:249, state 45, "val_2_3!1"
	output.pml:251, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_2_4
	output.pml:259, state 43, "T2_X4 = S0"
	output.pml:259, state 43, "T2_X4 = S1"
	output.pml:259, state 43, "T2_X4 = S2"
	output.pml:259, state 43, "T2_X4 = S3"
	output.pml:259, state 43, "T2_X4 = S4"
	output.pml:259, state 43, "T2_X4 = S5"
	output.pml:259, state 43, "T2_X4 = S6"
	output.pml:259, state 43, "T2_X4 = S7"
	output.pml:259, state 43, "T2_X4 = S8"
	output.pml:259, state 43, "T2_X4 = S9"
	output.pml:259, state 43, "T2_X4 = T0_X0_1"
	output.pml:259, state 43, "T2_X4 = T0_X0_3"
	output.pml:259, state 43, "T2_X4 = T0_X0_4"
	output.pml:259, state 43, "T2_X4 = T0_X0_5_1"
	output.pml:259, state 43, "T2_X4 = T0_X0_5_2"
	output.pml:259, state 43, "T2_X4 = T0_X1"
	output.pml:259, state 43, "T2_X4 = T0_X3"
	output.pml:259, state 43, "T2_X4 = T0_X4"
	output.pml:259, state 43, "T2_X4 = T0_X5_1"
	output.pml:259, state 43, "T2_X4 = T0_X6"
	output.pml:259, state 43, "T2_X4 = T1_X0_1"
	output.pml:259, state 43, "T2_X4 = T2_X0_1"
	output.pml:259, state 43, "T2_X4 = T2_X0_3"
	output.pml:259, state 43, "T2_X4 = T2_X0_4"
	output.pml:259, state 43, "T2_X4 = T2_X0_5_1"
	output.pml:259, state 43, "T2_X4 = T2_X0_5_2"
	output.pml:259, state 43, "T2_X4 = T2_X1"
	output.pml:259, state 43, "T2_X4 = T2_X3"
	output.pml:259, state 43, "T2_X4 = T2_X4"
	output.pml:259, state 43, "T2_X4 = T2_X5_1"
	output.pml:259, state 43, "T2_X4 = T2_X5_2"
	output.pml:259, state 43, "T2_X4 = T2_X6"
	output.pml:259, state 43, "T2_X4 = T3_X0_1"
	output.pml:259, state 43, "T2_X4 = T3_X1"
	output.pml:259, state 43, "T2_X4 = T3_X3"
	output.pml:259, state 43, "T2_X4 = T3_X4"
	output.pml:259, state 43, "T2_X4 = T4_X0_1"
	output.pml:259, state 43, "T2_X4 = T4_X1"
	output.pml:259, state 43, "T2_X4 = T4_X3"
	output.pml:259, state 43, "T2_X4 = T4_X4"
	output.pml:259, state 43, "T2_X4 = T4_X6_1"
	output.pml:260, state 45, "val_2_4!1"
	output.pml:262, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_2_5
	output.pml:270, state 5, "T2_X5 = T0_X0_5"
	output.pml:270, state 5, "T2_X5 = T2_X0_5"
	output.pml:270, state 5, "T2_X5 = T2_X5"
	output.pml:271, state 48, "T2_X5_1 = S0"
	output.pml:271, state 48, "T2_X5_1 = S1"
	output.pml:271, state 48, "T2_X5_1 = S2"
	output.pml:271, state 48, "T2_X5_1 = S3"
	output.pml:271, state 48, "T2_X5_1 = S4"
	output.pml:271, state 48, "T2_X5_1 = S5"
	output.pml:271, state 48, "T2_X5_1 = S6"
	output.pml:271, state 48, "T2_X5_1 = S7"
	output.pml:271, state 48, "T2_X5_1 = S8"
	output.pml:271, state 48, "T2_X5_1 = S9"
	output.pml:271, state 48, "T2_X5_1 = T0_X0_1"
	output.pml:271, state 48, "T2_X5_1 = T0_X0_3"
	output.pml:271, state 48, "T2_X5_1 = T0_X0_4"
	output.pml:271, state 48, "T2_X5_1 = T0_X0_5_1"
	output.pml:271, state 48, "T2_X5_1 = T0_X0_5_2"
	output.pml:271, state 48, "T2_X5_1 = T0_X1"
	output.pml:271, state 48, "T2_X5_1 = T0_X3"
	output.pml:271, state 48, "T2_X5_1 = T0_X4"
	output.pml:271, state 48, "T2_X5_1 = T0_X5_1"
	output.pml:271, state 48, "T2_X5_1 = T0_X6"
	output.pml:271, state 48, "T2_X5_1 = T1_X0_1"
	output.pml:271, state 48, "T2_X5_1 = T2_X0_1"
	output.pml:271, state 48, "T2_X5_1 = T2_X0_3"
	output.pml:271, state 48, "T2_X5_1 = T2_X0_4"
	output.pml:271, state 48, "T2_X5_1 = T2_X0_5_1"
	output.pml:271, state 48, "T2_X5_1 = T2_X0_5_2"
	output.pml:271, state 48, "T2_X5_1 = T2_X1"
	output.pml:271, state 48, "T2_X5_1 = T2_X3"
	output.pml:271, state 48, "T2_X5_1 = T2_X4"
	output.pml:271, state 48, "T2_X5_1 = T2_X5_1"
	output.pml:271, state 48, "T2_X5_1 = T2_X5_2"
	output.pml:271, state 48, "T2_X5_1 = T2_X6"
	output.pml:271, state 48, "T2_X5_1 = T3_X0_1"
	output.pml:271, state 48, "T2_X5_1 = T3_X1"
	output.pml:271, state 48, "T2_X5_1 = T3_X3"
	output.pml:271, state 48, "T2_X5_1 = T3_X4"
	output.pml:271, state 48, "T2_X5_1 = T4_X0_1"
	output.pml:271, state 48, "T2_X5_1 = T4_X1"
	output.pml:271, state 48, "T2_X5_1 = T4_X3"
	output.pml:271, state 48, "T2_X5_1 = T4_X4"
	output.pml:271, state 48, "T2_X5_1 = T4_X6_1"
	output.pml:272, state 91, "T2_X5_2 = S0"
	output.pml:272, state 91, "T2_X5_2 = S1"
	output.pml:272, state 91, "T2_X5_2 = S2"
	output.pml:272, state 91, "T2_X5_2 = S3"
	output.pml:272, state 91, "T2_X5_2 = S4"
	output.pml:272, state 91, "T2_X5_2 = S5"
	output.pml:272, state 91, "T2_X5_2 = S6"
	output.pml:272, state 91, "T2_X5_2 = S7"
	output.pml:272, state 91, "T2_X5_2 = S8"
	output.pml:272, state 91, "T2_X5_2 = S9"
	output.pml:272, state 91, "T2_X5_2 = T0_X0_1"
	output.pml:272, state 91, "T2_X5_2 = T0_X0_3"
	output.pml:272, state 91, "T2_X5_2 = T0_X0_4"
	output.pml:272, state 91, "T2_X5_2 = T0_X0_5_1"
	output.pml:272, state 91, "T2_X5_2 = T0_X0_5_2"
	output.pml:272, state 91, "T2_X5_2 = T0_X1"
	output.pml:272, state 91, "T2_X5_2 = T0_X3"
	output.pml:272, state 91, "T2_X5_2 = T0_X4"
	output.pml:272, state 91, "T2_X5_2 = T0_X5_1"
	output.pml:272, state 91, "T2_X5_2 = T0_X6"
	output.pml:272, state 91, "T2_X5_2 = T1_X0_1"
	output.pml:272, state 91, "T2_X5_2 = T2_X0_1"
	output.pml:272, state 91, "T2_X5_2 = T2_X0_3"
	output.pml:272, state 91, "T2_X5_2 = T2_X0_4"
	output.pml:272, state 91, "T2_X5_2 = T2_X0_5_1"
	output.pml:272, state 91, "T2_X5_2 = T2_X0_5_2"
	output.pml:272, state 91, "T2_X5_2 = T2_X1"
	output.pml:272, state 91, "T2_X5_2 = T2_X3"
	output.pml:272, state 91, "T2_X5_2 = T2_X4"
	output.pml:272, state 91, "T2_X5_2 = T2_X5_1"
	output.pml:272, state 91, "T2_X5_2 = T2_X5_2"
	output.pml:272, state 91, "T2_X5_2 = T2_X6"
	output.pml:272, state 91, "T2_X5_2 = T3_X0_1"
	output.pml:272, state 91, "T2_X5_2 = T3_X1"
	output.pml:272, state 91, "T2_X5_2 = T3_X3"
	output.pml:272, state 91, "T2_X5_2 = T3_X4"
	output.pml:272, state 91, "T2_X5_2 = T4_X0_1"
	output.pml:272, state 91, "T2_X5_2 = T4_X1"
	output.pml:272, state 91, "T2_X5_2 = T4_X3"
	output.pml:272, state 91, "T2_X5_2 = T4_X4"
	output.pml:272, state 91, "T2_X5_2 = T4_X6_1"
	output.pml:273, state 93, "val_2_5!1"
	output.pml:275, state 97, "-end-"
	(5 of 97 states)
unreached in proctype get_val_2_6
	output.pml:283, state 43, "T2_X6 = S0"
	output.pml:283, state 43, "T2_X6 = S1"
	output.pml:283, state 43, "T2_X6 = S2"
	output.pml:283, state 43, "T2_X6 = S3"
	output.pml:283, state 43, "T2_X6 = S4"
	output.pml:283, state 43, "T2_X6 = S5"
	output.pml:283, state 43, "T2_X6 = S6"
	output.pml:283, state 43, "T2_X6 = S7"
	output.pml:283, state 43, "T2_X6 = S8"
	output.pml:283, state 43, "T2_X6 = S9"
	output.pml:283, state 43, "T2_X6 = T0_X0_1"
	output.pml:283, state 43, "T2_X6 = T0_X0_3"
	output.pml:283, state 43, "T2_X6 = T0_X0_4"
	output.pml:283, state 43, "T2_X6 = T0_X0_5_1"
	output.pml:283, state 43, "T2_X6 = T0_X0_5_2"
	output.pml:283, state 43, "T2_X6 = T0_X1"
	output.pml:283, state 43, "T2_X6 = T0_X3"
	output.pml:283, state 43, "T2_X6 = T0_X4"
	output.pml:283, state 43, "T2_X6 = T0_X5_1"
	output.pml:283, state 43, "T2_X6 = T0_X6"
	output.pml:283, state 43, "T2_X6 = T1_X0_1"
	output.pml:283, state 43, "T2_X6 = T2_X0_1"
	output.pml:283, state 43, "T2_X6 = T2_X0_3"
	output.pml:283, state 43, "T2_X6 = T2_X0_4"
	output.pml:283, state 43, "T2_X6 = T2_X0_5_1"
	output.pml:283, state 43, "T2_X6 = T2_X0_5_2"
	output.pml:283, state 43, "T2_X6 = T2_X1"
	output.pml:283, state 43, "T2_X6 = T2_X3"
	output.pml:283, state 43, "T2_X6 = T2_X4"
	output.pml:283, state 43, "T2_X6 = T2_X5_1"
	output.pml:283, state 43, "T2_X6 = T2_X5_2"
	output.pml:283, state 43, "T2_X6 = T2_X6"
	output.pml:283, state 43, "T2_X6 = T3_X0_1"
	output.pml:283, state 43, "T2_X6 = T3_X1"
	output.pml:283, state 43, "T2_X6 = T3_X3"
	output.pml:283, state 43, "T2_X6 = T3_X4"
	output.pml:283, state 43, "T2_X6 = T4_X0_1"
	output.pml:283, state 43, "T2_X6 = T4_X1"
	output.pml:283, state 43, "T2_X6 = T4_X3"
	output.pml:283, state 43, "T2_X6 = T4_X4"
	output.pml:283, state 43, "T2_X6 = T4_X6_1"
	output.pml:284, state 45, "val_2_6!1"
	output.pml:286, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_3_0
	output.pml:294, state 6, "T3_X0 = T0_X5"
	output.pml:294, state 6, "T3_X0 = T1_X0"
	output.pml:294, state 6, "T3_X0 = T3_X0"
	output.pml:294, state 6, "T3_X0 = T4_X0"
	output.pml:295, state 49, "T3_X0_1 = S0"
	output.pml:295, state 49, "T3_X0_1 = S1"
	output.pml:295, state 49, "T3_X0_1 = S2"
	output.pml:295, state 49, "T3_X0_1 = S3"
	output.pml:295, state 49, "T3_X0_1 = S4"
	output.pml:295, state 49, "T3_X0_1 = S5"
	output.pml:295, state 49, "T3_X0_1 = S6"
	output.pml:295, state 49, "T3_X0_1 = S7"
	output.pml:295, state 49, "T3_X0_1 = S8"
	output.pml:295, state 49, "T3_X0_1 = S9"
	output.pml:295, state 49, "T3_X0_1 = T0_X0_1"
	output.pml:295, state 49, "T3_X0_1 = T0_X0_3"
	output.pml:295, state 49, "T3_X0_1 = T0_X0_4"
	output.pml:295, state 49, "T3_X0_1 = T0_X0_5_1"
	output.pml:295, state 49, "T3_X0_1 = T0_X0_5_2"
	output.pml:295, state 49, "T3_X0_1 = T0_X1"
	output.pml:295, state 49, "T3_X0_1 = T0_X3"
	output.pml:295, state 49, "T3_X0_1 = T0_X4"
	output.pml:295, state 49, "T3_X0_1 = T0_X5_1"
	output.pml:295, state 49, "T3_X0_1 = T0_X6"
	output.pml:295, state 49, "T3_X0_1 = T1_X0_1"
	output.pml:295, state 49, "T3_X0_1 = T2_X0_1"
	output.pml:295, state 49, "T3_X0_1 = T2_X0_3"
	output.pml:295, state 49, "T3_X0_1 = T2_X0_4"
	output.pml:295, state 49, "T3_X0_1 = T2_X0_5_1"
	output.pml:295, state 49, "T3_X0_1 = T2_X0_5_2"
	output.pml:295, state 49, "T3_X0_1 = T2_X1"
	output.pml:295, state 49, "T3_X0_1 = T2_X3"
	output.pml:295, state 49, "T3_X0_1 = T2_X4"
	output.pml:295, state 49, "T3_X0_1 = T2_X5_1"
	output.pml:295, state 49, "T3_X0_1 = T2_X5_2"
	output.pml:295, state 49, "T3_X0_1 = T2_X6"
	output.pml:295, state 49, "T3_X0_1 = T3_X0_1"
	output.pml:295, state 49, "T3_X0_1 = T3_X1"
	output.pml:295, state 49, "T3_X0_1 = T3_X3"
	output.pml:295, state 49, "T3_X0_1 = T3_X4"
	output.pml:295, state 49, "T3_X0_1 = T4_X0_1"
	output.pml:295, state 49, "T3_X0_1 = T4_X1"
	output.pml:295, state 49, "T3_X0_1 = T4_X3"
	output.pml:295, state 49, "T3_X0_1 = T4_X4"
	output.pml:295, state 49, "T3_X0_1 = T4_X6_1"
	output.pml:296, state 75, "T3_X0_2 = N0"
	output.pml:296, state 75, "T3_X0_2 = T0_X0_2"
	output.pml:296, state 75, "T3_X0_2 = T0_X2"
	output.pml:296, state 75, "T3_X0_2 = T0_X5_2"
	output.pml:296, state 75, "T3_X0_2 = T0_X5_3_1"
	output.pml:296, state 75, "T3_X0_2 = T0_X5_4_1"
	output.pml:296, state 75, "T3_X0_2 = T1_X0_2"
	output.pml:296, state 75, "T3_X0_2 = T1_X0_3_1"
	output.pml:296, state 75, "T3_X0_2 = T1_X0_4_1"
	output.pml:296, state 75, "T3_X0_2 = T2_X0_2"
	output.pml:296, state 75, "T3_X0_2 = T2_X2"
	output.pml:296, state 75, "T3_X0_2 = T3_X0_2"
	output.pml:296, state 75, "T3_X0_2 = T3_X0_3_1"
	output.pml:296, state 75, "T3_X0_2 = T3_X0_4_1"
	output.pml:296, state 75, "T3_X0_2 = T3_X2"
	output.pml:296, state 75, "T3_X0_2 = T3_X5_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X0_2"
	output.pml:296, state 75, "T3_X0_2 = T4_X0_3_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X0_4_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X2"
	output.pml:296, state 75, "T3_X0_2 = T4_X5_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X6_2_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X6_3_1"
	output.pml:296, state 75, "T3_X0_2 = T4_X6_4_1"
	output.pml:297, state 90, "T3_X0_3 = T0_X5_3"
	output.pml:297, state 90, "T3_X0_3 = T0_X5_4"
	output.pml:297, state 90, "T3_X0_3 = T1_X0_3"
	output.pml:297, state 90, "T3_X0_3 = T1_X0_4"
	output.pml:297, state 90, "T3_X0_3 = T3_X0_3"
	output.pml:297, state 90, "T3_X0_3 = T3_X0_4"
	output.pml:297, state 90, "T3_X0_3 = T3_X5"
	output.pml:297, state 90, "T3_X0_3 = T4_X0_3"
	output.pml:297, state 90, "T3_X0_3 = T4_X0_4"
	output.pml:297, state 90, "T3_X0_3 = T4_X5"
	output.pml:297, state 90, "T3_X0_3 = T4_X6_2"
	output.pml:297, state 90, "T3_X0_3 = T4_X6_3"
	output.pml:297, state 90, "T3_X0_3 = T4_X6_4"
	output.pml:298, state 116, "T3_X0_3_1 = N0"
	output.pml:298, state 116, "T3_X0_3_1 = T0_X0_2"
	output.pml:298, state 116, "T3_X0_3_1 = T0_X2"
	output.pml:298, state 116, "T3_X0_3_1 = T0_X5_2"
	output.pml:298, state 116, "T3_X0_3_1 = T0_X5_3_1"
	output.pml:298, state 116, "T3_X0_3_1 = T0_X5_4_1"
	output.pml:298, state 116, "T3_X0_3_1 = T1_X0_2"
	output.pml:298, state 116, "T3_X0_3_1 = T1_X0_3_1"
	output.pml:298, state 116, "T3_X0_3_1 = T1_X0_4_1"
	output.pml:298, state 116, "T3_X0_3_1 = T2_X0_2"
	output.pml:298, state 116, "T3_X0_3_1 = T2_X2"
	output.pml:298, state 116, "T3_X0_3_1 = T3_X0_2"
	output.pml:298, state 116, "T3_X0_3_1 = T3_X0_3_1"
	output.pml:298, state 116, "T3_X0_3_1 = T3_X0_4_1"
	output.pml:298, state 116, "T3_X0_3_1 = T3_X2"
	output.pml:298, state 116, "T3_X0_3_1 = T3_X5_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X0_2"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X0_3_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X0_4_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X2"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X5_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X6_2_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X6_3_1"
	output.pml:298, state 116, "T3_X0_3_1 = T4_X6_4_1"
	output.pml:299, state 131, "T3_X0_4 = T0_X5_3"
	output.pml:299, state 131, "T3_X0_4 = T0_X5_4"
	output.pml:299, state 131, "T3_X0_4 = T1_X0_3"
	output.pml:299, state 131, "T3_X0_4 = T1_X0_4"
	output.pml:299, state 131, "T3_X0_4 = T3_X0_3"
	output.pml:299, state 131, "T3_X0_4 = T3_X0_4"
	output.pml:299, state 131, "T3_X0_4 = T3_X5"
	output.pml:299, state 131, "T3_X0_4 = T4_X0_3"
	output.pml:299, state 131, "T3_X0_4 = T4_X0_4"
	output.pml:299, state 131, "T3_X0_4 = T4_X5"
	output.pml:299, state 131, "T3_X0_4 = T4_X6_2"
	output.pml:299, state 131, "T3_X0_4 = T4_X6_3"
	output.pml:299, state 131, "T3_X0_4 = T4_X6_4"
	output.pml:300, state 157, "T3_X0_4_1 = N0"
	output.pml:300, state 157, "T3_X0_4_1 = T0_X0_2"
	output.pml:300, state 157, "T3_X0_4_1 = T0_X2"
	output.pml:300, state 157, "T3_X0_4_1 = T0_X5_2"
	output.pml:300, state 157, "T3_X0_4_1 = T0_X5_3_1"
	output.pml:300, state 157, "T3_X0_4_1 = T0_X5_4_1"
	output.pml:300, state 157, "T3_X0_4_1 = T1_X0_2"
	output.pml:300, state 157, "T3_X0_4_1 = T1_X0_3_1"
	output.pml:300, state 157, "T3_X0_4_1 = T1_X0_4_1"
	output.pml:300, state 157, "T3_X0_4_1 = T2_X0_2"
	output.pml:300, state 157, "T3_X0_4_1 = T2_X2"
	output.pml:300, state 157, "T3_X0_4_1 = T3_X0_2"
	output.pml:300, state 157, "T3_X0_4_1 = T3_X0_3_1"
	output.pml:300, state 157, "T3_X0_4_1 = T3_X0_4_1"
	output.pml:300, state 157, "T3_X0_4_1 = T3_X2"
	output.pml:300, state 157, "T3_X0_4_1 = T3_X5_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X0_2"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X0_3_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X0_4_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X2"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X5_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X6_2_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X6_3_1"
	output.pml:300, state 157, "T3_X0_4_1 = T4_X6_4_1"
	output.pml:301, state 159, "val_3_0!1"
	output.pml:303, state 163, "-end-"
	(9 of 163 states)
unreached in proctype get_val_3_1
	output.pml:311, state 43, "T3_X1 = S0"
	output.pml:311, state 43, "T3_X1 = S1"
	output.pml:311, state 43, "T3_X1 = S2"
	output.pml:311, state 43, "T3_X1 = S3"
	output.pml:311, state 43, "T3_X1 = S4"
	output.pml:311, state 43, "T3_X1 = S5"
	output.pml:311, state 43, "T3_X1 = S6"
	output.pml:311, state 43, "T3_X1 = S7"
	output.pml:311, state 43, "T3_X1 = S8"
	output.pml:311, state 43, "T3_X1 = S9"
	output.pml:311, state 43, "T3_X1 = T0_X0_1"
	output.pml:311, state 43, "T3_X1 = T0_X0_3"
	output.pml:311, state 43, "T3_X1 = T0_X0_4"
	output.pml:311, state 43, "T3_X1 = T0_X0_5_1"
	output.pml:311, state 43, "T3_X1 = T0_X0_5_2"
	output.pml:311, state 43, "T3_X1 = T0_X1"
	output.pml:311, state 43, "T3_X1 = T0_X3"
	output.pml:311, state 43, "T3_X1 = T0_X4"
	output.pml:311, state 43, "T3_X1 = T0_X5_1"
	output.pml:311, state 43, "T3_X1 = T0_X6"
	output.pml:311, state 43, "T3_X1 = T1_X0_1"
	output.pml:311, state 43, "T3_X1 = T2_X0_1"
	output.pml:311, state 43, "T3_X1 = T2_X0_3"
	output.pml:311, state 43, "T3_X1 = T2_X0_4"
	output.pml:311, state 43, "T3_X1 = T2_X0_5_1"
	output.pml:311, state 43, "T3_X1 = T2_X0_5_2"
	output.pml:311, state 43, "T3_X1 = T2_X1"
	output.pml:311, state 43, "T3_X1 = T2_X3"
	output.pml:311, state 43, "T3_X1 = T2_X4"
	output.pml:311, state 43, "T3_X1 = T2_X5_1"
	output.pml:311, state 43, "T3_X1 = T2_X5_2"
	output.pml:311, state 43, "T3_X1 = T2_X6"
	output.pml:311, state 43, "T3_X1 = T3_X0_1"
	output.pml:311, state 43, "T3_X1 = T3_X1"
	output.pml:311, state 43, "T3_X1 = T3_X3"
	output.pml:311, state 43, "T3_X1 = T3_X4"
	output.pml:311, state 43, "T3_X1 = T4_X0_1"
	output.pml:311, state 43, "T3_X1 = T4_X1"
	output.pml:311, state 43, "T3_X1 = T4_X3"
	output.pml:311, state 43, "T3_X1 = T4_X4"
	output.pml:311, state 43, "T3_X1 = T4_X6_1"
	output.pml:312, state 45, "val_3_1!1"
	output.pml:314, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_3_2
	output.pml:322, state 26, "T3_X2 = N0"
	output.pml:322, state 26, "T3_X2 = T0_X0_2"
	output.pml:322, state 26, "T3_X2 = T0_X2"
	output.pml:322, state 26, "T3_X2 = T0_X5_2"
	output.pml:322, state 26, "T3_X2 = T0_X5_3_1"
	output.pml:322, state 26, "T3_X2 = T0_X5_4_1"
	output.pml:322, state 26, "T3_X2 = T1_X0_2"
	output.pml:322, state 26, "T3_X2 = T1_X0_3_1"
	output.pml:322, state 26, "T3_X2 = T1_X0_4_1"
	output.pml:322, state 26, "T3_X2 = T2_X0_2"
	output.pml:322, state 26, "T3_X2 = T2_X2"
	output.pml:322, state 26, "T3_X2 = T3_X0_2"
	output.pml:322, state 26, "T3_X2 = T3_X0_3_1"
	output.pml:322, state 26, "T3_X2 = T3_X0_4_1"
	output.pml:322, state 26, "T3_X2 = T3_X2"
	output.pml:322, state 26, "T3_X2 = T3_X5_1"
	output.pml:322, state 26, "T3_X2 = T4_X0_2"
	output.pml:322, state 26, "T3_X2 = T4_X0_3_1"
	output.pml:322, state 26, "T3_X2 = T4_X0_4_1"
	output.pml:322, state 26, "T3_X2 = T4_X2"
	output.pml:322, state 26, "T3_X2 = T4_X5_1"
	output.pml:322, state 26, "T3_X2 = T4_X6_2_1"
	output.pml:322, state 26, "T3_X2 = T4_X6_3_1"
	output.pml:322, state 26, "T3_X2 = T4_X6_4_1"
	output.pml:323, state 28, "val_3_2!1"
	output.pml:325, state 32, "-end-"
	(3 of 32 states)
unreached in proctype get_val_3_3
	output.pml:333, state 43, "T3_X3 = S0"
	output.pml:333, state 43, "T3_X3 = S1"
	output.pml:333, state 43, "T3_X3 = S2"
	output.pml:333, state 43, "T3_X3 = S3"
	output.pml:333, state 43, "T3_X3 = S4"
	output.pml:333, state 43, "T3_X3 = S5"
	output.pml:333, state 43, "T3_X3 = S6"
	output.pml:333, state 43, "T3_X3 = S7"
	output.pml:333, state 43, "T3_X3 = S8"
	output.pml:333, state 43, "T3_X3 = S9"
	output.pml:333, state 43, "T3_X3 = T0_X0_1"
	output.pml:333, state 43, "T3_X3 = T0_X0_3"
	output.pml:333, state 43, "T3_X3 = T0_X0_4"
	output.pml:333, state 43, "T3_X3 = T0_X0_5_1"
	output.pml:333, state 43, "T3_X3 = T0_X0_5_2"
	output.pml:333, state 43, "T3_X3 = T0_X1"
	output.pml:333, state 43, "T3_X3 = T0_X3"
	output.pml:333, state 43, "T3_X3 = T0_X4"
	output.pml:333, state 43, "T3_X3 = T0_X5_1"
	output.pml:333, state 43, "T3_X3 = T0_X6"
	output.pml:333, state 43, "T3_X3 = T1_X0_1"
	output.pml:333, state 43, "T3_X3 = T2_X0_1"
	output.pml:333, state 43, "T3_X3 = T2_X0_3"
	output.pml:333, state 43, "T3_X3 = T2_X0_4"
	output.pml:333, state 43, "T3_X3 = T2_X0_5_1"
	output.pml:333, state 43, "T3_X3 = T2_X0_5_2"
	output.pml:333, state 43, "T3_X3 = T2_X1"
	output.pml:333, state 43, "T3_X3 = T2_X3"
	output.pml:333, state 43, "T3_X3 = T2_X4"
	output.pml:333, state 43, "T3_X3 = T2_X5_1"
	output.pml:333, state 43, "T3_X3 = T2_X5_2"
	output.pml:333, state 43, "T3_X3 = T2_X6"
	output.pml:333, state 43, "T3_X3 = T3_X0_1"
	output.pml:333, state 43, "T3_X3 = T3_X1"
	output.pml:333, state 43, "T3_X3 = T3_X3"
	output.pml:333, state 43, "T3_X3 = T3_X4"
	output.pml:333, state 43, "T3_X3 = T4_X0_1"
	output.pml:333, state 43, "T3_X3 = T4_X1"
	output.pml:333, state 43, "T3_X3 = T4_X3"
	output.pml:333, state 43, "T3_X3 = T4_X4"
	output.pml:333, state 43, "T3_X3 = T4_X6_1"
	output.pml:334, state 45, "val_3_3!1"
	output.pml:336, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_3_4
	output.pml:344, state 43, "T3_X4 = S0"
	output.pml:344, state 43, "T3_X4 = S1"
	output.pml:344, state 43, "T3_X4 = S2"
	output.pml:344, state 43, "T3_X4 = S3"
	output.pml:344, state 43, "T3_X4 = S4"
	output.pml:344, state 43, "T3_X4 = S5"
	output.pml:344, state 43, "T3_X4 = S6"
	output.pml:344, state 43, "T3_X4 = S7"
	output.pml:344, state 43, "T3_X4 = S8"
	output.pml:344, state 43, "T3_X4 = S9"
	output.pml:344, state 43, "T3_X4 = T0_X0_1"
	output.pml:344, state 43, "T3_X4 = T0_X0_3"
	output.pml:344, state 43, "T3_X4 = T0_X0_4"
	output.pml:344, state 43, "T3_X4 = T0_X0_5_1"
	output.pml:344, state 43, "T3_X4 = T0_X0_5_2"
	output.pml:344, state 43, "T3_X4 = T0_X1"
	output.pml:344, state 43, "T3_X4 = T0_X3"
	output.pml:344, state 43, "T3_X4 = T0_X4"
	output.pml:344, state 43, "T3_X4 = T0_X5_1"
	output.pml:344, state 43, "T3_X4 = T0_X6"
	output.pml:344, state 43, "T3_X4 = T1_X0_1"
	output.pml:344, state 43, "T3_X4 = T2_X0_1"
	output.pml:344, state 43, "T3_X4 = T2_X0_3"
	output.pml:344, state 43, "T3_X4 = T2_X0_4"
	output.pml:344, state 43, "T3_X4 = T2_X0_5_1"
	output.pml:344, state 43, "T3_X4 = T2_X0_5_2"
	output.pml:344, state 43, "T3_X4 = T2_X1"
	output.pml:344, state 43, "T3_X4 = T2_X3"
	output.pml:344, state 43, "T3_X4 = T2_X4"
	output.pml:344, state 43, "T3_X4 = T2_X5_1"
	output.pml:344, state 43, "T3_X4 = T2_X5_2"
	output.pml:344, state 43, "T3_X4 = T2_X6"
	output.pml:344, state 43, "T3_X4 = T3_X0_1"
	output.pml:344, state 43, "T3_X4 = T3_X1"
	output.pml:344, state 43, "T3_X4 = T3_X3"
	output.pml:344, state 43, "T3_X4 = T3_X4"
	output.pml:344, state 43, "T3_X4 = T4_X0_1"
	output.pml:344, state 43, "T3_X4 = T4_X1"
	output.pml:344, state 43, "T3_X4 = T4_X3"
	output.pml:344, state 43, "T3_X4 = T4_X4"
	output.pml:344, state 43, "T3_X4 = T4_X6_1"
	output.pml:345, state 45, "val_3_4!1"
	output.pml:347, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_3_5
	output.pml:355, state 15, "T3_X5 = T0_X5_3"
	output.pml:355, state 15, "T3_X5 = T0_X5_4"
	output.pml:355, state 15, "T3_X5 = T1_X0_3"
	output.pml:355, state 15, "T3_X5 = T1_X0_4"
	output.pml:355, state 15, "T3_X5 = T3_X0_3"
	output.pml:355, state 15, "T3_X5 = T3_X0_4"
	output.pml:355, state 15, "T3_X5 = T3_X5"
	output.pml:355, state 15, "T3_X5 = T4_X0_3"
	output.pml:355, state 15, "T3_X5 = T4_X0_4"
	output.pml:355, state 15, "T3_X5 = T4_X5"
	output.pml:355, state 15, "T3_X5 = T4_X6_2"
	output.pml:355, state 15, "T3_X5 = T4_X6_3"
	output.pml:355, state 15, "T3_X5 = T4_X6_4"
	output.pml:356, state 41, "T3_X5_1 = N0"
	output.pml:356, state 41, "T3_X5_1 = T0_X0_2"
	output.pml:356, state 41, "T3_X5_1 = T0_X2"
	output.pml:356, state 41, "T3_X5_1 = T0_X5_2"
	output.pml:356, state 41, "T3_X5_1 = T0_X5_3_1"
	output.pml:356, state 41, "T3_X5_1 = T0_X5_4_1"
	output.pml:356, state 41, "T3_X5_1 = T1_X0_2"
	output.pml:356, state 41, "T3_X5_1 = T1_X0_3_1"
	output.pml:356, state 41, "T3_X5_1 = T1_X0_4_1"
	output.pml:356, state 41, "T3_X5_1 = T2_X0_2"
	output.pml:356, state 41, "T3_X5_1 = T2_X2"
	output.pml:356, state 41, "T3_X5_1 = T3_X0_2"
	output.pml:356, state 41, "T3_X5_1 = T3_X0_3_1"
	output.pml:356, state 41, "T3_X5_1 = T3_X0_4_1"
	output.pml:356, state 41, "T3_X5_1 = T3_X2"
	output.pml:356, state 41, "T3_X5_1 = T3_X5_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X0_2"
	output.pml:356, state 41, "T3_X5_1 = T4_X0_3_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X0_4_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X2"
	output.pml:356, state 41, "T3_X5_1 = T4_X5_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X6_2_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X6_3_1"
	output.pml:356, state 41, "T3_X5_1 = T4_X6_4_1"
	output.pml:357, state 43, "val_3_5!1"
	output.pml:359, state 47, "-end-"
	(4 of 47 states)
unreached in proctype get_val_4_0
	output.pml:367, state 6, "T4_X0 = T0_X5"
	output.pml:367, state 6, "T4_X0 = T1_X0"
	output.pml:367, state 6, "T4_X0 = T3_X0"
	output.pml:367, state 6, "T4_X0 = T4_X0"
	output.pml:368, state 49, "T4_X0_1 = S0"
	output.pml:368, state 49, "T4_X0_1 = S1"
	output.pml:368, state 49, "T4_X0_1 = S2"
	output.pml:368, state 49, "T4_X0_1 = S3"
	output.pml:368, state 49, "T4_X0_1 = S4"
	output.pml:368, state 49, "T4_X0_1 = S5"
	output.pml:368, state 49, "T4_X0_1 = S6"
	output.pml:368, state 49, "T4_X0_1 = S7"
	output.pml:368, state 49, "T4_X0_1 = S8"
	output.pml:368, state 49, "T4_X0_1 = S9"
	output.pml:368, state 49, "T4_X0_1 = T0_X0_1"
	output.pml:368, state 49, "T4_X0_1 = T0_X0_3"
	output.pml:368, state 49, "T4_X0_1 = T0_X0_4"
	output.pml:368, state 49, "T4_X0_1 = T0_X0_5_1"
	output.pml:368, state 49, "T4_X0_1 = T0_X0_5_2"
	output.pml:368, state 49, "T4_X0_1 = T0_X1"
	output.pml:368, state 49, "T4_X0_1 = T0_X3"
	output.pml:368, state 49, "T4_X0_1 = T0_X4"
	output.pml:368, state 49, "T4_X0_1 = T0_X5_1"
	output.pml:368, state 49, "T4_X0_1 = T0_X6"
	output.pml:368, state 49, "T4_X0_1 = T1_X0_1"
	output.pml:368, state 49, "T4_X0_1 = T2_X0_1"
	output.pml:368, state 49, "T4_X0_1 = T2_X0_3"
	output.pml:368, state 49, "T4_X0_1 = T2_X0_4"
	output.pml:368, state 49, "T4_X0_1 = T2_X0_5_1"
	output.pml:368, state 49, "T4_X0_1 = T2_X0_5_2"
	output.pml:368, state 49, "T4_X0_1 = T2_X1"
	output.pml:368, state 49, "T4_X0_1 = T2_X3"
	output.pml:368, state 49, "T4_X0_1 = T2_X4"
	output.pml:368, state 49, "T4_X0_1 = T2_X5_1"
	output.pml:368, state 49, "T4_X0_1 = T2_X5_2"
	output.pml:368, state 49, "T4_X0_1 = T2_X6"
	output.pml:368, state 49, "T4_X0_1 = T3_X0_1"
	output.pml:368, state 49, "T4_X0_1 = T3_X1"
	output.pml:368, state 49, "T4_X0_1 = T3_X3"
	output.pml:368, state 49, "T4_X0_1 = T3_X4"
	output.pml:368, state 49, "T4_X0_1 = T4_X0_1"
	output.pml:368, state 49, "T4_X0_1 = T4_X1"
	output.pml:368, state 49, "T4_X0_1 = T4_X3"
	output.pml:368, state 49, "T4_X0_1 = T4_X4"
	output.pml:368, state 49, "T4_X0_1 = T4_X6_1"
	output.pml:369, state 75, "T4_X0_2 = N0"
	output.pml:369, state 75, "T4_X0_2 = T0_X0_2"
	output.pml:369, state 75, "T4_X0_2 = T0_X2"
	output.pml:369, state 75, "T4_X0_2 = T0_X5_2"
	output.pml:369, state 75, "T4_X0_2 = T0_X5_3_1"
	output.pml:369, state 75, "T4_X0_2 = T0_X5_4_1"
	output.pml:369, state 75, "T4_X0_2 = T1_X0_2"
	output.pml:369, state 75, "T4_X0_2 = T1_X0_3_1"
	output.pml:369, state 75, "T4_X0_2 = T1_X0_4_1"
	output.pml:369, state 75, "T4_X0_2 = T2_X0_2"
	output.pml:369, state 75, "T4_X0_2 = T2_X2"
	output.pml:369, state 75, "T4_X0_2 = T3_X0_2"
	output.pml:369, state 75, "T4_X0_2 = T3_X0_3_1"
	output.pml:369, state 75, "T4_X0_2 = T3_X0_4_1"
	output.pml:369, state 75, "T4_X0_2 = T3_X2"
	output.pml:369, state 75, "T4_X0_2 = T3_X5_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X0_2"
	output.pml:369, state 75, "T4_X0_2 = T4_X0_3_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X0_4_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X2"
	output.pml:369, state 75, "T4_X0_2 = T4_X5_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X6_2_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X6_3_1"
	output.pml:369, state 75, "T4_X0_2 = T4_X6_4_1"
	output.pml:370, state 90, "T4_X0_3 = T0_X5_3"
	output.pml:370, state 90, "T4_X0_3 = T0_X5_4"
	output.pml:370, state 90, "T4_X0_3 = T1_X0_3"
	output.pml:370, state 90, "T4_X0_3 = T1_X0_4"
	output.pml:370, state 90, "T4_X0_3 = T3_X0_3"
	output.pml:370, state 90, "T4_X0_3 = T3_X0_4"
	output.pml:370, state 90, "T4_X0_3 = T3_X5"
	output.pml:370, state 90, "T4_X0_3 = T4_X0_3"
	output.pml:370, state 90, "T4_X0_3 = T4_X0_4"
	output.pml:370, state 90, "T4_X0_3 = T4_X5"
	output.pml:370, state 90, "T4_X0_3 = T4_X6_2"
	output.pml:370, state 90, "T4_X0_3 = T4_X6_3"
	output.pml:370, state 90, "T4_X0_3 = T4_X6_4"
	output.pml:371, state 116, "T4_X0_3_1 = N0"
	output.pml:371, state 116, "T4_X0_3_1 = T0_X0_2"
	output.pml:371, state 116, "T4_X0_3_1 = T0_X2"
	output.pml:371, state 116, "T4_X0_3_1 = T0_X5_2"
	output.pml:371, state 116, "T4_X0_3_1 = T0_X5_3_1"
	output.pml:371, state 116, "T4_X0_3_1 = T0_X5_4_1"
	output.pml:371, state 116, "T4_X0_3_1 = T1_X0_2"
	output.pml:371, state 116, "T4_X0_3_1 = T1_X0_3_1"
	output.pml:371, state 116, "T4_X0_3_1 = T1_X0_4_1"
	output.pml:371, state 116, "T4_X0_3_1 = T2_X0_2"
	output.pml:371, state 116, "T4_X0_3_1 = T2_X2"
	output.pml:371, state 116, "T4_X0_3_1 = T3_X0_2"
	output.pml:371, state 116, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:371, state 116, "T4_X0_3_1 = T3_X0_4_1"
	output.pml:371, state 116, "T4_X0_3_1 = T3_X2"
	output.pml:371, state 116, "T4_X0_3_1 = T3_X5_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X0_2"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X0_3_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X0_4_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X2"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X5_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X6_2_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X6_3_1"
	output.pml:371, state 116, "T4_X0_3_1 = T4_X6_4_1"
	output.pml:372, state 131, "T4_X0_4 = T0_X5_3"
	output.pml:372, state 131, "T4_X0_4 = T0_X5_4"
	output.pml:372, state 131, "T4_X0_4 = T1_X0_3"
	output.pml:372, state 131, "T4_X0_4 = T1_X0_4"
	output.pml:372, state 131, "T4_X0_4 = T3_X0_3"
	output.pml:372, state 131, "T4_X0_4 = T3_X0_4"
	output.pml:372, state 131, "T4_X0_4 = T3_X5"
	output.pml:372, state 131, "T4_X0_4 = T4_X0_3"
	output.pml:372, state 131, "T4_X0_4 = T4_X0_4"
	output.pml:372, state 131, "T4_X0_4 = T4_X5"
	output.pml:372, state 131, "T4_X0_4 = T4_X6_2"
	output.pml:372, state 131, "T4_X0_4 = T4_X6_3"
	output.pml:372, state 131, "T4_X0_4 = T4_X6_4"
	output.pml:373, state 157, "T4_X0_4_1 = N0"
	output.pml:373, state 157, "T4_X0_4_1 = T0_X0_2"
	output.pml:373, state 157, "T4_X0_4_1 = T0_X2"
	output.pml:373, state 157, "T4_X0_4_1 = T0_X5_2"
	output.pml:373, state 157, "T4_X0_4_1 = T0_X5_3_1"
	output.pml:373, state 157, "T4_X0_4_1 = T0_X5_4_1"
	output.pml:373, state 157, "T4_X0_4_1 = T1_X0_2"
	output.pml:373, state 157, "T4_X0_4_1 = T1_X0_3_1"
	output.pml:373, state 157, "T4_X0_4_1 = T1_X0_4_1"
	output.pml:373, state 157, "T4_X0_4_1 = T2_X0_2"
	output.pml:373, state 157, "T4_X0_4_1 = T2_X2"
	output.pml:373, state 157, "T4_X0_4_1 = T3_X0_2"
	output.pml:373, state 157, "T4_X0_4_1 = T3_X0_3_1"
	output.pml:373, state 157, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:373, state 157, "T4_X0_4_1 = T3_X2"
	output.pml:373, state 157, "T4_X0_4_1 = T3_X5_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X0_2"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X0_3_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X0_4_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X2"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X5_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X6_2_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X6_3_1"
	output.pml:373, state 157, "T4_X0_4_1 = T4_X6_4_1"
	output.pml:374, state 159, "val_4_0!1"
	output.pml:376, state 163, "-end-"
	(9 of 163 states)
unreached in proctype get_val_4_1
	output.pml:384, state 43, "T4_X1 = S0"
	output.pml:384, state 43, "T4_X1 = S1"
	output.pml:384, state 43, "T4_X1 = S2"
	output.pml:384, state 43, "T4_X1 = S3"
	output.pml:384, state 43, "T4_X1 = S4"
	output.pml:384, state 43, "T4_X1 = S5"
	output.pml:384, state 43, "T4_X1 = S6"
	output.pml:384, state 43, "T4_X1 = S7"
	output.pml:384, state 43, "T4_X1 = S8"
	output.pml:384, state 43, "T4_X1 = S9"
	output.pml:384, state 43, "T4_X1 = T0_X0_1"
	output.pml:384, state 43, "T4_X1 = T0_X0_3"
	output.pml:384, state 43, "T4_X1 = T0_X0_4"
	output.pml:384, state 43, "T4_X1 = T0_X0_5_1"
	output.pml:384, state 43, "T4_X1 = T0_X0_5_2"
	output.pml:384, state 43, "T4_X1 = T0_X1"
	output.pml:384, state 43, "T4_X1 = T0_X3"
	output.pml:384, state 43, "T4_X1 = T0_X4"
	output.pml:384, state 43, "T4_X1 = T0_X5_1"
	output.pml:384, state 43, "T4_X1 = T0_X6"
	output.pml:384, state 43, "T4_X1 = T1_X0_1"
	output.pml:384, state 43, "T4_X1 = T2_X0_1"
	output.pml:384, state 43, "T4_X1 = T2_X0_3"
	output.pml:384, state 43, "T4_X1 = T2_X0_4"
	output.pml:384, state 43, "T4_X1 = T2_X0_5_1"
	output.pml:384, state 43, "T4_X1 = T2_X0_5_2"
	output.pml:384, state 43, "T4_X1 = T2_X1"
	output.pml:384, state 43, "T4_X1 = T2_X3"
	output.pml:384, state 43, "T4_X1 = T2_X4"
	output.pml:384, state 43, "T4_X1 = T2_X5_1"
	output.pml:384, state 43, "T4_X1 = T2_X5_2"
	output.pml:384, state 43, "T4_X1 = T2_X6"
	output.pml:384, state 43, "T4_X1 = T3_X0_1"
	output.pml:384, state 43, "T4_X1 = T3_X1"
	output.pml:384, state 43, "T4_X1 = T3_X3"
	output.pml:384, state 43, "T4_X1 = T3_X4"
	output.pml:384, state 43, "T4_X1 = T4_X0_1"
	output.pml:384, state 43, "T4_X1 = T4_X1"
	output.pml:384, state 43, "T4_X1 = T4_X3"
	output.pml:384, state 43, "T4_X1 = T4_X4"
	output.pml:384, state 43, "T4_X1 = T4_X6_1"
	output.pml:385, state 45, "val_4_1!1"
	output.pml:387, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_4_2
	output.pml:395, state 26, "T4_X2 = N0"
	output.pml:395, state 26, "T4_X2 = T0_X0_2"
	output.pml:395, state 26, "T4_X2 = T0_X2"
	output.pml:395, state 26, "T4_X2 = T0_X5_2"
	output.pml:395, state 26, "T4_X2 = T0_X5_3_1"
	output.pml:395, state 26, "T4_X2 = T0_X5_4_1"
	output.pml:395, state 26, "T4_X2 = T1_X0_2"
	output.pml:395, state 26, "T4_X2 = T1_X0_3_1"
	output.pml:395, state 26, "T4_X2 = T1_X0_4_1"
	output.pml:395, state 26, "T4_X2 = T2_X0_2"
	output.pml:395, state 26, "T4_X2 = T2_X2"
	output.pml:395, state 26, "T4_X2 = T3_X0_2"
	output.pml:395, state 26, "T4_X2 = T3_X0_3_1"
	output.pml:395, state 26, "T4_X2 = T3_X0_4_1"
	output.pml:395, state 26, "T4_X2 = T3_X2"
	output.pml:395, state 26, "T4_X2 = T3_X5_1"
	output.pml:395, state 26, "T4_X2 = T4_X0_2"
	output.pml:395, state 26, "T4_X2 = T4_X0_3_1"
	output.pml:395, state 26, "T4_X2 = T4_X0_4_1"
	output.pml:395, state 26, "T4_X2 = T4_X2"
	output.pml:395, state 26, "T4_X2 = T4_X5_1"
	output.pml:395, state 26, "T4_X2 = T4_X6_2_1"
	output.pml:395, state 26, "T4_X2 = T4_X6_3_1"
	output.pml:395, state 26, "T4_X2 = T4_X6_4_1"
	output.pml:396, state 28, "val_4_2!1"
	output.pml:398, state 32, "-end-"
	(3 of 32 states)
unreached in proctype get_val_4_3
	output.pml:406, state 43, "T4_X3 = S0"
	output.pml:406, state 43, "T4_X3 = S1"
	output.pml:406, state 43, "T4_X3 = S2"
	output.pml:406, state 43, "T4_X3 = S3"
	output.pml:406, state 43, "T4_X3 = S4"
	output.pml:406, state 43, "T4_X3 = S5"
	output.pml:406, state 43, "T4_X3 = S6"
	output.pml:406, state 43, "T4_X3 = S7"
	output.pml:406, state 43, "T4_X3 = S8"
	output.pml:406, state 43, "T4_X3 = S9"
	output.pml:406, state 43, "T4_X3 = T0_X0_1"
	output.pml:406, state 43, "T4_X3 = T0_X0_3"
	output.pml:406, state 43, "T4_X3 = T0_X0_4"
	output.pml:406, state 43, "T4_X3 = T0_X0_5_1"
	output.pml:406, state 43, "T4_X3 = T0_X0_5_2"
	output.pml:406, state 43, "T4_X3 = T0_X1"
	output.pml:406, state 43, "T4_X3 = T0_X3"
	output.pml:406, state 43, "T4_X3 = T0_X4"
	output.pml:406, state 43, "T4_X3 = T0_X5_1"
	output.pml:406, state 43, "T4_X3 = T0_X6"
	output.pml:406, state 43, "T4_X3 = T1_X0_1"
	output.pml:406, state 43, "T4_X3 = T2_X0_1"
	output.pml:406, state 43, "T4_X3 = T2_X0_3"
	output.pml:406, state 43, "T4_X3 = T2_X0_4"
	output.pml:406, state 43, "T4_X3 = T2_X0_5_1"
	output.pml:406, state 43, "T4_X3 = T2_X0_5_2"
	output.pml:406, state 43, "T4_X3 = T2_X1"
	output.pml:406, state 43, "T4_X3 = T2_X3"
	output.pml:406, state 43, "T4_X3 = T2_X4"
	output.pml:406, state 43, "T4_X3 = T2_X5_1"
	output.pml:406, state 43, "T4_X3 = T2_X5_2"
	output.pml:406, state 43, "T4_X3 = T2_X6"
	output.pml:406, state 43, "T4_X3 = T3_X0_1"
	output.pml:406, state 43, "T4_X3 = T3_X1"
	output.pml:406, state 43, "T4_X3 = T3_X3"
	output.pml:406, state 43, "T4_X3 = T3_X4"
	output.pml:406, state 43, "T4_X3 = T4_X0_1"
	output.pml:406, state 43, "T4_X3 = T4_X1"
	output.pml:406, state 43, "T4_X3 = T4_X3"
	output.pml:406, state 43, "T4_X3 = T4_X4"
	output.pml:406, state 43, "T4_X3 = T4_X6_1"
	output.pml:407, state 45, "val_4_3!1"
	output.pml:409, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_4_4
	output.pml:417, state 43, "T4_X4 = S0"
	output.pml:417, state 43, "T4_X4 = S1"
	output.pml:417, state 43, "T4_X4 = S2"
	output.pml:417, state 43, "T4_X4 = S3"
	output.pml:417, state 43, "T4_X4 = S4"
	output.pml:417, state 43, "T4_X4 = S5"
	output.pml:417, state 43, "T4_X4 = S6"
	output.pml:417, state 43, "T4_X4 = S7"
	output.pml:417, state 43, "T4_X4 = S8"
	output.pml:417, state 43, "T4_X4 = S9"
	output.pml:417, state 43, "T4_X4 = T0_X0_1"
	output.pml:417, state 43, "T4_X4 = T0_X0_3"
	output.pml:417, state 43, "T4_X4 = T0_X0_4"
	output.pml:417, state 43, "T4_X4 = T0_X0_5_1"
	output.pml:417, state 43, "T4_X4 = T0_X0_5_2"
	output.pml:417, state 43, "T4_X4 = T0_X1"
	output.pml:417, state 43, "T4_X4 = T0_X3"
	output.pml:417, state 43, "T4_X4 = T0_X4"
	output.pml:417, state 43, "T4_X4 = T0_X5_1"
	output.pml:417, state 43, "T4_X4 = T0_X6"
	output.pml:417, state 43, "T4_X4 = T1_X0_1"
	output.pml:417, state 43, "T4_X4 = T2_X0_1"
	output.pml:417, state 43, "T4_X4 = T2_X0_3"
	output.pml:417, state 43, "T4_X4 = T2_X0_4"
	output.pml:417, state 43, "T4_X4 = T2_X0_5_1"
	output.pml:417, state 43, "T4_X4 = T2_X0_5_2"
	output.pml:417, state 43, "T4_X4 = T2_X1"
	output.pml:417, state 43, "T4_X4 = T2_X3"
	output.pml:417, state 43, "T4_X4 = T2_X4"
	output.pml:417, state 43, "T4_X4 = T2_X5_1"
	output.pml:417, state 43, "T4_X4 = T2_X5_2"
	output.pml:417, state 43, "T4_X4 = T2_X6"
	output.pml:417, state 43, "T4_X4 = T3_X0_1"
	output.pml:417, state 43, "T4_X4 = T3_X1"
	output.pml:417, state 43, "T4_X4 = T3_X3"
	output.pml:417, state 43, "T4_X4 = T3_X4"
	output.pml:417, state 43, "T4_X4 = T4_X0_1"
	output.pml:417, state 43, "T4_X4 = T4_X1"
	output.pml:417, state 43, "T4_X4 = T4_X3"
	output.pml:417, state 43, "T4_X4 = T4_X4"
	output.pml:417, state 43, "T4_X4 = T4_X6_1"
	output.pml:418, state 45, "val_4_4!1"
	output.pml:420, state 49, "-end-"
	(3 of 49 states)
unreached in proctype get_val_4_5
	output.pml:428, state 15, "T4_X5 = T0_X5_3"
	output.pml:428, state 15, "T4_X5 = T0_X5_4"
	output.pml:428, state 15, "T4_X5 = T1_X0_3"
	output.pml:428, state 15, "T4_X5 = T1_X0_4"
	output.pml:428, state 15, "T4_X5 = T3_X0_3"
	output.pml:428, state 15, "T4_X5 = T3_X0_4"
	output.pml:428, state 15, "T4_X5 = T3_X5"
	output.pml:428, state 15, "T4_X5 = T4_X0_3"
	output.pml:428, state 15, "T4_X5 = T4_X0_4"
	output.pml:428, state 15, "T4_X5 = T4_X5"
	output.pml:428, state 15, "T4_X5 = T4_X6_2"
	output.pml:428, state 15, "T4_X5 = T4_X6_3"
	output.pml:428, state 15, "T4_X5 = T4_X6_4"
	output.pml:429, state 41, "T4_X5_1 = N0"
	output.pml:429, state 41, "T4_X5_1 = T0_X0_2"
	output.pml:429, state 41, "T4_X5_1 = T0_X2"
	output.pml:429, state 41, "T4_X5_1 = T0_X5_2"
	output.pml:429, state 41, "T4_X5_1 = T0_X5_3_1"
	output.pml:429, state 41, "T4_X5_1 = T0_X5_4_1"
	output.pml:429, state 41, "T4_X5_1 = T1_X0_2"
	output.pml:429, state 41, "T4_X5_1 = T1_X0_3_1"
	output.pml:429, state 41, "T4_X5_1 = T1_X0_4_1"
	output.pml:429, state 41, "T4_X5_1 = T2_X0_2"
	output.pml:429, state 41, "T4_X5_1 = T2_X2"
	output.pml:429, state 41, "T4_X5_1 = T3_X0_2"
	output.pml:429, state 41, "T4_X5_1 = T3_X0_3_1"
	output.pml:429, state 41, "T4_X5_1 = T3_X0_4_1"
	output.pml:429, state 41, "T4_X5_1 = T3_X2"
	output.pml:429, state 41, "T4_X5_1 = T3_X5_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X0_2"
	output.pml:429, state 41, "T4_X5_1 = T4_X0_3_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X0_4_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X2"
	output.pml:429, state 41, "T4_X5_1 = T4_X5_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X6_2_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X6_3_1"
	output.pml:429, state 41, "T4_X5_1 = T4_X6_4_1"
	output.pml:430, state 43, "val_4_5!1"
	output.pml:432, state 47, "-end-"
	(4 of 47 states)
unreached in proctype get_val_4_6
	output.pml:440, state 43, "T4_X6_1 = S0"
	output.pml:440, state 43, "T4_X6_1 = S1"
	output.pml:440, state 43, "T4_X6_1 = S2"
	output.pml:440, state 43, "T4_X6_1 = S3"
	output.pml:440, state 43, "T4_X6_1 = S4"
	output.pml:440, state 43, "T4_X6_1 = S5"
	output.pml:440, state 43, "T4_X6_1 = S6"
	output.pml:440, state 43, "T4_X6_1 = S7"
	output.pml:440, state 43, "T4_X6_1 = S8"
	output.pml:440, state 43, "T4_X6_1 = S9"
	output.pml:440, state 43, "T4_X6_1 = T0_X0_1"
	output.pml:440, state 43, "T4_X6_1 = T0_X0_3"
	output.pml:440, state 43, "T4_X6_1 = T0_X0_4"
	output.pml:440, state 43, "T4_X6_1 = T0_X0_5_1"
	output.pml:440, state 43, "T4_X6_1 = T0_X0_5_2"
	output.pml:440, state 43, "T4_X6_1 = T0_X1"
	output.pml:440, state 43, "T4_X6_1 = T0_X3"
	output.pml:440, state 43, "T4_X6_1 = T0_X4"
	output.pml:440, state 43, "T4_X6_1 = T0_X5_1"
	output.pml:440, state 43, "T4_X6_1 = T0_X6"
	output.pml:440, state 43, "T4_X6_1 = T1_X0_1"
	output.pml:440, state 43, "T4_X6_1 = T2_X0_1"
	output.pml:440, state 43, "T4_X6_1 = T2_X0_3"
	output.pml:440, state 43, "T4_X6_1 = T2_X0_4"
	output.pml:440, state 43, "T4_X6_1 = T2_X0_5_1"
	output.pml:440, state 43, "T4_X6_1 = T2_X0_5_2"
	output.pml:440, state 43, "T4_X6_1 = T2_X1"
	output.pml:440, state 43, "T4_X6_1 = T2_X3"
	output.pml:440, state 43, "T4_X6_1 = T2_X4"
	output.pml:440, state 43, "T4_X6_1 = T2_X5_1"
	output.pml:440, state 43, "T4_X6_1 = T2_X5_2"
	output.pml:440, state 43, "T4_X6_1 = T2_X6"
	output.pml:440, state 43, "T4_X6_1 = T3_X0_1"
	output.pml:440, state 43, "T4_X6_1 = T3_X1"
	output.pml:440, state 43, "T4_X6_1 = T3_X3"
	output.pml:440, state 43, "T4_X6_1 = T3_X4"
	output.pml:440, state 43, "T4_X6_1 = T4_X0_1"
	output.pml:440, state 43, "T4_X6_1 = T4_X1"
	output.pml:440, state 43, "T4_X6_1 = T4_X3"
	output.pml:440, state 43, "T4_X6_1 = T4_X4"
	output.pml:440, state 43, "T4_X6_1 = T4_X6_1"
	output.pml:441, state 58, "T4_X6_2 = T0_X5_3"
	output.pml:441, state 58, "T4_X6_2 = T0_X5_4"
	output.pml:441, state 58, "T4_X6_2 = T1_X0_3"
	output.pml:441, state 58, "T4_X6_2 = T1_X0_4"
	output.pml:441, state 58, "T4_X6_2 = T3_X0_3"
	output.pml:441, state 58, "T4_X6_2 = T3_X0_4"
	output.pml:441, state 58, "T4_X6_2 = T3_X5"
	output.pml:441, state 58, "T4_X6_2 = T4_X0_3"
	output.pml:441, state 58, "T4_X6_2 = T4_X0_4"
	output.pml:441, state 58, "T4_X6_2 = T4_X5"
	output.pml:441, state 58, "T4_X6_2 = T4_X6_2"
	output.pml:441, state 58, "T4_X6_2 = T4_X6_3"
	output.pml:441, state 58, "T4_X6_2 = T4_X6_4"
	output.pml:442, state 84, "T4_X6_2_1 = N0"
	output.pml:442, state 84, "T4_X6_2_1 = T0_X0_2"
	output.pml:442, state 84, "T4_X6_2_1 = T0_X2"
	output.pml:442, state 84, "T4_X6_2_1 = T0_X5_2"
	output.pml:442, state 84, "T4_X6_2_1 = T0_X5_3_1"
	output.pml:442, state 84, "T4_X6_2_1 = T0_X5_4_1"
	output.pml:442, state 84, "T4_X6_2_1 = T1_X0_2"
	output.pml:442, state 84, "T4_X6_2_1 = T1_X0_3_1"
	output.pml:442, state 84, "T4_X6_2_1 = T1_X0_4_1"
	output.pml:442, state 84, "T4_X6_2_1 = T2_X0_2"
	output.pml:442, state 84, "T4_X6_2_1 = T2_X2"
	output.pml:442, state 84, "T4_X6_2_1 = T3_X0_2"
	output.pml:442, state 84, "T4_X6_2_1 = T3_X0_3_1"
	output.pml:442, state 84, "T4_X6_2_1 = T3_X0_4_1"
	output.pml:442, state 84, "T4_X6_2_1 = T3_X2"
	output.pml:442, state 84, "T4_X6_2_1 = T3_X5_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X0_2"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X0_3_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X0_4_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X2"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X5_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X6_2_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X6_3_1"
	output.pml:442, state 84, "T4_X6_2_1 = T4_X6_4_1"
	output.pml:443, state 99, "T4_X6_3 = T0_X5_3"
	output.pml:443, state 99, "T4_X6_3 = T0_X5_4"
	output.pml:443, state 99, "T4_X6_3 = T1_X0_3"
	output.pml:443, state 99, "T4_X6_3 = T1_X0_4"
	output.pml:443, state 99, "T4_X6_3 = T3_X0_3"
	output.pml:443, state 99, "T4_X6_3 = T3_X0_4"
	output.pml:443, state 99, "T4_X6_3 = T3_X5"
	output.pml:443, state 99, "T4_X6_3 = T4_X0_3"
	output.pml:443, state 99, "T4_X6_3 = T4_X0_4"
	output.pml:443, state 99, "T4_X6_3 = T4_X5"
	output.pml:443, state 99, "T4_X6_3 = T4_X6_2"
	output.pml:443, state 99, "T4_X6_3 = T4_X6_3"
	output.pml:443, state 99, "T4_X6_3 = T4_X6_4"
	output.pml:444, state 125, "T4_X6_3_1 = N0"
	output.pml:444, state 125, "T4_X6_3_1 = T0_X0_2"
	output.pml:444, state 125, "T4_X6_3_1 = T0_X2"
	output.pml:444, state 125, "T4_X6_3_1 = T0_X5_2"
	output.pml:444, state 125, "T4_X6_3_1 = T0_X5_3_1"
	output.pml:444, state 125, "T4_X6_3_1 = T0_X5_4_1"
	output.pml:444, state 125, "T4_X6_3_1 = T1_X0_2"
	output.pml:444, state 125, "T4_X6_3_1 = T1_X0_3_1"
	output.pml:444, state 125, "T4_X6_3_1 = T1_X0_4_1"
	output.pml:444, state 125, "T4_X6_3_1 = T2_X0_2"
	output.pml:444, state 125, "T4_X6_3_1 = T2_X2"
	output.pml:444, state 125, "T4_X6_3_1 = T3_X0_2"
	output.pml:444, state 125, "T4_X6_3_1 = T3_X0_3_1"
	output.pml:444, state 125, "T4_X6_3_1 = T3_X0_4_1"
	output.pml:444, state 125, "T4_X6_3_1 = T3_X2"
	output.pml:444, state 125, "T4_X6_3_1 = T3_X5_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X0_2"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X0_3_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X0_4_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X2"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X5_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X6_2_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X6_3_1"
	output.pml:444, state 125, "T4_X6_3_1 = T4_X6_4_1"
	output.pml:445, state 140, "T4_X6_4 = T0_X5_3"
	output.pml:445, state 140, "T4_X6_4 = T0_X5_4"
	output.pml:445, state 140, "T4_X6_4 = T1_X0_3"
	output.pml:445, state 140, "T4_X6_4 = T1_X0_4"
	output.pml:445, state 140, "T4_X6_4 = T3_X0_3"
	output.pml:445, state 140, "T4_X6_4 = T3_X0_4"
	output.pml:445, state 140, "T4_X6_4 = T3_X5"
	output.pml:445, state 140, "T4_X6_4 = T4_X0_3"
	output.pml:445, state 140, "T4_X6_4 = T4_X0_4"
	output.pml:445, state 140, "T4_X6_4 = T4_X5"
	output.pml:445, state 140, "T4_X6_4 = T4_X6_2"
	output.pml:445, state 140, "T4_X6_4 = T4_X6_3"
	output.pml:445, state 140, "T4_X6_4 = T4_X6_4"
	output.pml:446, state 166, "T4_X6_4_1 = N0"
	output.pml:446, state 166, "T4_X6_4_1 = T0_X0_2"
	output.pml:446, state 166, "T4_X6_4_1 = T0_X2"
	output.pml:446, state 166, "T4_X6_4_1 = T0_X5_2"
	output.pml:446, state 166, "T4_X6_4_1 = T0_X5_3_1"
	output.pml:446, state 166, "T4_X6_4_1 = T0_X5_4_1"
	output.pml:446, state 166, "T4_X6_4_1 = T1_X0_2"
	output.pml:446, state 166, "T4_X6_4_1 = T1_X0_3_1"
	output.pml:446, state 166, "T4_X6_4_1 = T1_X0_4_1"
	output.pml:446, state 166, "T4_X6_4_1 = T2_X0_2"
	output.pml:446, state 166, "T4_X6_4_1 = T2_X2"
	output.pml:446, state 166, "T4_X6_4_1 = T3_X0_2"
	output.pml:446, state 166, "T4_X6_4_1 = T3_X0_3_1"
	output.pml:446, state 166, "T4_X6_4_1 = T3_X0_4_1"
	output.pml:446, state 166, "T4_X6_4_1 = T3_X2"
	output.pml:446, state 166, "T4_X6_4_1 = T3_X5_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X0_2"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X0_3_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X0_4_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X2"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X5_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X6_2_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X6_3_1"
	output.pml:446, state 166, "T4_X6_4_1 = T4_X6_4_1"
	output.pml:447, state 168, "val_4_6!1"
	output.pml:449, state 172, "-end-"
	(9 of 172 states)
unreached in init
	output.pml:487, state 30, "val_0_1!1"
	output.pml:488, state 31, "val_0_1?msg"
	output.pml:489, state 32, "val_0_2!1"
	output.pml:490, state 33, "val_0_2?msg"
	output.pml:491, state 34, "val_0_3!1"
	output.pml:492, state 35, "val_0_3?msg"
	output.pml:493, state 36, "val_0_4!1"
	output.pml:494, state 37, "val_0_4?msg"
	output.pml:497, state 39, "(1)"
	output.pml:497, state 40, "((((T0_X1!=S0)&&(T0_X2!=N0))&&(T0_X3!=S0)))"
	output.pml:502, state 45, "val_0_0!1"
	output.pml:503, state 46, "val_0_0?msg"
	output.pml:504, state 47, "val_0_1!1"
	output.pml:505, state 48, "val_0_1?msg"
	output.pml:506, state 49, "val_0_2!1"
	output.pml:507, state 50, "val_0_2?msg"
	output.pml:508, state 51, "val_0_3!1"
	output.pml:509, state 52, "val_0_3?msg"
	output.pml:510, state 53, "val_0_4!1"
	output.pml:511, state 54, "val_0_4?msg"
	output.pml:514, state 56, "(1)"
	output.pml:514, state 57, "(((((T0_X0!=CONST_NULL)&&(T0_X0_1==T0_X1))&&(T0_X0_2==T0_X2))&&(T0_X0_3==T0_X3)))"
	output.pml:525, state 67, "(1)"
	output.pml:542, state 87, "running[2] = 1"
	output.pml:543, state 88, "T2_X0 = T0_X0"
	output.pml:544, state 89, "T2_X0_1 = T0_X0_1"
	output.pml:545, state 90, "T2_X0_2 = T0_X0_2"
	output.pml:546, state 91, "T2_X0_3 = T0_X0_3"
	output.pml:547, state 92, "T2_X0_4 = T0_X0_4"
	output.pml:548, state 93, "T2_X0_5 = T0_X0_5"
	output.pml:549, state 94, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:550, state 95, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:551, state 96, "T2_X1 = T0_X1"
	output.pml:552, state 97, "T2_X2 = T0_X2"
	output.pml:553, state 98, "T2_X3 = T0_X3"
	output.pml:554, state 99, "T2_X4 = S0"
	output.pml:555, state 100, "T2_X5 = CONST_NULL"
	output.pml:556, state 101, "T2_X5_1 = S0"
	output.pml:557, state 102, "T2_X5_2 = S0"
	output.pml:558, state 103, "T2_X6 = S0"
	output.pml:562, state 107, "running[3] = 1"
	output.pml:563, state 108, "T3_X0 = T0_X5"
	output.pml:564, state 109, "T3_X0_1 = T0_X5_1"
	output.pml:565, state 110, "T3_X0_2 = T0_X5_2"
	output.pml:566, state 111, "T3_X0_3 = T0_X5_3"
	output.pml:567, state 112, "T3_X0_3_1 = T0_X5_3_1"
	output.pml:568, state 113, "T3_X0_4 = T0_X5_4"
	output.pml:569, state 114, "T3_X0_4_1 = T0_X5_4_1"
	output.pml:570, state 115, "T3_X1 = T0_X1"
	output.pml:571, state 116, "T3_X2 = T0_X2"
	output.pml:572, state 117, "T3_X3 = T0_X3"
	output.pml:573, state 118, "T3_X4 = S0"
	output.pml:574, state 119, "T3_X5 = CONST_NULL"
	output.pml:575, state 120, "T3_X5_1 = N0"
	output.pml:590, state 135, "running[2] = 0"
	output.pml:591, state 136, "T0_X6 = T2_X6"
	output.pml:595, state 140, "running[3] = 0"
	output.pml:596, state 141, "T0_X6 = T3_X4"
	output.pml:642, state 187, "val_2_6!1"
	output.pml:643, state 188, "val_2_6?msg"
	output.pml:646, state 190, "(1)"
	output.pml:646, state 191, "((((T2_X6!=S6)&&(T2_X5!=CONST_NULL))&&(T2_X4!=S0)))"
	output.pml:651, state 196, "val_2_4!1"
	output.pml:652, state 197, "val_2_4?msg"
	output.pml:653, state 198, "val_2_5!1"
	output.pml:654, state 199, "val_2_5?msg"
	output.pml:655, state 200, "val_2_6!1"
	output.pml:656, state 201, "val_2_6?msg"
	output.pml:659, state 203, "(1)"
	output.pml:659, state 204, "((((((T2_X5!=CONST_NULL)&&(T2_X5_1==T2_X1))&&(T2_X5_2==T2_X4))||((T2_X0==CONST_NULL)||((((((T2_X0!=CONST_NULL)&&(T2_X0_4==T2_X4))&&(((T2_X0_5==T2_X5)&&(T2_X0_5_1==T2_X5_1))&&(T2_X0_5_2==T2_X5_2)))&&(T2_X5!=CONST_NULL))&&(T2_X5_1==T2_X1))&&(T2_X5_2==T2_X4))))&&(T2_X6==S7)))"
	output.pml:664, state 209, "val_2_6!1"
	output.pml:665, state 210, "val_2_6?msg"
	output.pml:668, state 212, "(1)"
	output.pml:668, state 213, "((T2_X6==S5))"
	output.pml:640, state 216, "((((T2_X6!=S4)&&(T2_X6!=S2))&&(T2_X6!=S5)))"
	output.pml:640, state 216, "(((T2_X5==CONST_NULL)&&(T2_X6==S6)))"
	output.pml:640, state 216, "((T2_X6==S6))"
	output.pml:674, state 221, "ready[2] = 1"
	output.pml:683, state 229, "val_3_5!1"
	output.pml:684, state 230, "val_3_5?msg"
	output.pml:687, state 232, "(1)"
	output.pml:687, state 233, "((T3_X5==CONST_NULL))"
	output.pml:692, state 238, "val_3_5!1"
	output.pml:693, state 239, "val_3_5?msg"
	output.pml:696, state 241, "(1)"
	output.pml:696, state 242, "(((T3_X5!=CONST_NULL)&&(((T3_X0!=CONST_NULL)&&((T3_X0_3==T3_X5)&&(T3_X0_3_1==T3_X5_1)))||((T3_X0!=CONST_NULL)&&((T3_X0_4==T3_X5)&&(T3_X0_4_1==T3_X5_1))))))"
	output.pml:681, state 245, "(1)"
	output.pml:681, state 245, "((T3_X5==CONST_NULL))"
	output.pml:702, state 250, "running[4] = 1"
	output.pml:703, state 251, "T4_X0 = T3_X0"
	output.pml:704, state 252, "T4_X0_1 = T3_X0_1"
	output.pml:705, state 253, "T4_X0_2 = T3_X0_2"
	output.pml:706, state 254, "T4_X0_3 = T3_X0_3"
	output.pml:707, state 255, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:708, state 256, "T4_X0_4 = T3_X0_4"
	output.pml:709, state 257, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:710, state 258, "T4_X1 = T3_X1"
	output.pml:711, state 259, "T4_X2 = T3_X2"
	output.pml:712, state 260, "T4_X3 = T3_X3"
	output.pml:713, state 261, "T4_X4 = S0"
	output.pml:714, state 262, "T4_X5 = T3_X5"
	output.pml:715, state 263, "T4_X5_1 = T3_X5_1"
	output.pml:716, state 264, "T4_X6 = CONST_NULL"
	output.pml:717, state 265, "T4_X6_1 = S0"
	output.pml:718, state 266, "T4_X6_2 = CONST_NULL"
	output.pml:719, state 267, "T4_X6_2_1 = N0"
	output.pml:720, state 268, "T4_X6_3 = CONST_NULL"
	output.pml:721, state 269, "T4_X6_3_1 = N0"
	output.pml:722, state 270, "T4_X6_4 = CONST_NULL"
	output.pml:723, state 271, "T4_X6_4_1 = N0"
	output.pml:727, state 275, "running[4] = 0"
	output.pml:728, state 276, "T3_X4 = T4_X4"
	output.pml:732, state 280, "ready[3] = 1"
	output.pml:741, state 288, "val_4_4!1"
	output.pml:742, state 289, "val_4_4?msg"
	output.pml:743, state 290, "val_4_6!1"
	output.pml:744, state 291, "val_4_6?msg"
	output.pml:747, state 293, "(1)"
	output.pml:747, state 294, "(((T4_X6!=CONST_NULL)&&(T4_X4==S8)))"
	output.pml:752, state 299, "val_4_4!1"
	output.pml:753, state 300, "val_4_4?msg"
	output.pml:754, state 301, "val_4_6!1"
	output.pml:755, state 302, "val_4_6?msg"
	output.pml:758, state 304, "(1)"
	output.pml:758, state 305, "(((T4_X6==CONST_NULL)&&(T4_X4==S8)))"
	output.pml:763, state 310, "val_4_4!1"
	output.pml:764, state 311, "val_4_4?msg"
	output.pml:765, state 312, "val_4_6!1"
	output.pml:766, state 313, "val_4_6?msg"
	output.pml:769, state 315, "(1)"
	output.pml:769, state 316, "((((T4_X6!=CONST_NULL)&&((((T4_X6!=CONST_NULL)&&((T4_X6_2==T4_X5)&&(T4_X6_2_1==T4_X5_1)))||((T4_X6!=CONST_NULL)&&((T4_X6_3==T4_X5)&&(T4_X6_3_1==T4_X5_1))))||((T4_X6!=CONST_NULL)&&((T4_X6_4==T4_X5)&&(T4_X6_4_1==T4_X5_1)))))&&(T4_X4==S9)))"
	output.pml:774, state 321, "val_4_4!1"
	output.pml:775, state 322, "val_4_4?msg"
	output.pml:778, state 324, "(1)"
	output.pml:778, state 325, "((T4_X4==S2))"
	output.pml:739, state 328, "((T4_X6==CONST_NULL))"
	output.pml:739, state 328, "(((T4_X6!=CONST_NULL)&&((((T4_X6!=CONST_NULL)&&((T4_X6_2==T4_X5)&&(T4_X6_2_1==T4_X5_1)))||((T4_X6!=CONST_NULL)&&((T4_X6_3==T4_X5)&&(T4_X6_3_1==T4_X5_1))))||((T4_X6!=CONST_NULL)&&((T4_X6_4==T4_X5)&&(T4_X6_4_1==T4_X5_1))))))"
	output.pml:739, state 328, "((T4_X6==CONST_NULL))"
	output.pml:739, state 328, "((T4_X4==S9))"
	output.pml:784, state 333, "ready[4] = 1"
	output.pml:789, state 341, "-end-"
	(135 of 341 states)
unreached in claim never_0
	output.pml:798, state 11, "(!(((current==0)&&(T0_X3==S3))))"
	output.pml:798, state 11, "(((current==0)&&!(((current==0)&&(T0_X3==S3)))))"
	output.pml:803, state 17, "(!(((current==0)&&(T0_X3==S3))))"
	output.pml:803, state 17, "(((current==0)&&!(((current==0)&&(T0_X3==S3)))))"
	output.pml:806, state 19, "-end-"
	(3 of 19 states)

pan: elapsed time 0.6 seconds
pan: rate 60873.333 states/second
avg_as_size = 2.064935
avg_as_naive = 26.259740
time = 0.047946,8.553193,0.656823
