// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
	DMux8Way(in=load,sel=address[9..11],a=loadA,b=loadB,c=loadC,d=loadD,e=loadE,f=loadF,g=loadG,h=loadH);
	RAM512(in=in,address=address[0..8],load=loadA,out=outA);
	RAM512(in=in,address=address[0..8],load=loadB,out=outB);
	RAM512(in=in,address=address[0..8],load=loadC,out=outC);
	RAM512(in=in,address=address[0..8],load=loadD,out=outD);
	RAM512(in=in,address=address[0..8],load=loadE,out=outE);
	RAM512(in=in,address=address[0..8],load=loadF,out=outF);
	RAM512(in=in,address=address[0..8],load=loadG,out=outG);
	RAM512(in=in,address=address[0..8],load=loadH,out=outH);
	Mux8Way16(a=outA,b=outB,c=outC,d=outD,e=outE,f=outF,g=outG,h=outH,sel=address[9..11],out=out);
}