// Seed: 3047232553
module module_0;
  bit id_1 = -1, id_2;
  logic [7:0] id_3 = id_2;
  always @(posedge 1) id_1 = id_2;
  localparam id_4 = 1;
  wire [-1 : 1] id_5 = id_3[-1 :-1'b0];
  parameter id_6 = 1;
  wand id_7 = id_6 - id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_2 = 32'd59
) (
    input  wire  id_0,
    output uwire _id_1,
    output uwire _id_2
);
  logic [id_1 : -1  -  id_2] id_4;
  module_0 modCall_1 ();
endmodule
