{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670508246922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670508246922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 22:04:06 2022 " "Processing started: Thu Dec 08 22:04:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670508246922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670508246922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Wire_Decoder -c Wire_Decoder --generate_functional_sim_netlist " "Command: quartus_map Wire_Decoder -c Wire_Decoder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670508246922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1670508247057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/wire_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/digital-electronic-technology/lab/experiment_2/task_1/rtl/wire_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wire_Decoder " "Found entity 1: Wire_Decoder" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670508247083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670508247083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wire_Decoder " "Elaborating entity \"Wire_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670508247098 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247099 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247100 "|Wire_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h Wire_Decoder.v(11) " "Verilog HDL Always Construct warning at Wire_Decoder.v(11): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670508247101 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h Wire_Decoder.v(15) " "Inferred latch for \"h\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247101 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g Wire_Decoder.v(15) " "Inferred latch for \"g\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247101 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f Wire_Decoder.v(15) " "Inferred latch for \"f\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247101 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e Wire_Decoder.v(15) " "Inferred latch for \"e\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247102 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d Wire_Decoder.v(15) " "Inferred latch for \"d\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247102 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c Wire_Decoder.v(15) " "Inferred latch for \"c\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247102 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b Wire_Decoder.v(15) " "Inferred latch for \"b\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247102 "|Wire_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a Wire_Decoder.v(15) " "Inferred latch for \"a\" at Wire_Decoder.v(15)" {  } { { "../rtl/Wire_Decoder.v" "" { Text "H:/code/digital-electronic-technology/lab/experiment_2/task_1/rtl/Wire_Decoder.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670508247102 "|Wire_Decoder"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670508247162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 22:04:07 2022 " "Processing ended: Thu Dec 08 22:04:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670508247162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670508247162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670508247162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670508247162 ""}
