#-- Lattice, Inc.
#-- Project file /home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness/iCEcube/test_harness_with_delay/test_harness_with_delay_lse.prj

#device
-a SBTiCE40
-d iCE40HX1K
-t TQ144
#constraint file

#options
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-loop_limit 1950

-ver "/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/pll.v"
-ver "/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness_with_delay/src/test_harness_with_delay.v"
-ver "../../../delay_line/src/comparator.v"
-ver "../../../delay_line/src/delay_line.v"
-ver "../../../delay_line/src/edge_detect.v"
-ver "../../../delay_line/src/pulse_gen.v"
-ver "../../src/controller.v"
-ver "../../src/demodulator.v"
-ver "../../src/mem_manager.v"
-ver "../../src/modulator.v"
-ver "../../src/msg_asm.v"
-ver "../../src/msg_disasm.v"
-ver "../../src/replace_num_mem.v"
-ver "../../src/shift_register.v"
-ver "../../src/test_harness.v"
-ver "../../src/uart_rx.v"
-ver "../../src/uart_tx.v"
-ver "../../../common/src/dual_port_ram.v"
-ver "../../../common/src/fifo.v"
-ver "../../../common/src/power_on_reset.v"
-p "/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness/iCEcube/test_harness_with_delay"

#set result format/file last
-output_edif test_harness_with_delay_Implmnt/test_harness_with_delay.edf

#set log file
-logfile "/home/josh/Dropbox/My Documents/Uni work/MSc/Embedded Systems/Project/repository/hdl/test_harness/iCEcube/test_harness_with_delay/test_harness_with_delay_Implmnt/test_harness_with_delay_lse.log"
