From 368c0a49db43c164a47f60bb1d956ebea0a661ef Mon Sep 17 00:00:00 2001
From: Ludovic Desroches <ludovic.desroches@atmel.com>
Date: Fri, 17 Feb 2012 13:12:21 +0100
Subject: video: atmel_lcdfb: HLCD modifications

HAS TO BE REWORKED: break compatibility with previous LCD IP due to register
map changes

Signed-off-by: Ludovic Desroches <ludovic.desroches@atmel.com>
---
 arch/arm/mach-at91/include/mach/atmel_hlcdc.h | 43 +++++++++++++++++++++++++++
 drivers/video/atmel_hlcdfb.c                  |  5 ++--
 drivers/video/atmel_lcdfb.c                   |  1 +
 drivers/video/atmel_lcdfb_core.c              |  1 +
 drivers/video/backlight/Kconfig               |  4 +--
 5 files changed, 50 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-at91/include/mach/atmel_hlcdc.h b/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
index 9ed7e6e..738a853 100644
--- a/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
+++ b/arch/arm/mach-at91/include/mach/atmel_hlcdc.h
@@ -29,8 +29,10 @@
 #define LCDC_LCDCFG0_CLKPWMSEL		(0x1 << 3)
 #define LCDC_LCDCFG0_CGDISBASE		(0x1 << 8)
 #define LCDC_LCDCFG0_CGDISOVR1		(0x1 << 9)
+#define LCDC_LCDCFG0_CGDISOVR2		(0x1 << 10)
 #define LCDC_LCDCFG0_CGDISHEO		(0x1 << 11)
 #define LCDC_LCDCFG0_CGDISHCR		(0x1 << 12)
+#define LCDC_LCDCFG0_CGDISPP		(0x1 << 13)
 #define LCDC_LCDCFG0_CLKDIV_OFFSET	16
 #define LCDC_LCDCFG0_CLKDIV		(0xff << LCDC_LCDCFG0_CLKDIV_OFFSET)
 
@@ -49,8 +51,10 @@
 #define ATMEL_LCDC_LCDCFG3	0x000C
 #define LCDC_LCDCFG3_HFPW_OFFSET	0
 #define LCDC_LCDCFG3_HFPW		(0xff << LCDC_LCDCFG3_HFPW_OFFSET)
+#define LCDC2_LCDCFG3_HFPW		(0x1ff << LCDC_LCDCFG3_HFPW_OFFSET)
 #define LCDC_LCDCFG3_HBPW_OFFSET	16
 #define LCDC_LCDCFG3_HBPW		(0xff << LCDC_LCDCFG3_HBPW_OFFSET)
+#define LCDC2_LCDCFG3_HBPW		(0x1ff << LCDC_LCDCFG3_HBPW_OFFSET)
 
 #define ATMEL_LCDC_LCDCFG4	0x0010
 #define LCDC_LCDCFG4_PPL_OFFSET		0
@@ -73,6 +77,7 @@
 #define		LCDC_LCDCFG5_MODE_OUTPUT_16BPP		(0x1 << 8)
 #define		LCDC_LCDCFG5_MODE_OUTPUT_18BPP		(0x2 << 8)
 #define		LCDC_LCDCFG5_MODE_OUTPUT_24BPP		(0x3 << 8)
+#define LCDC_LCDCFG5_PP			(0x1 << 10)
 #define LCDC_LCDCFG5_VSPSU		(0x1 << 12)
 #define LCDC_LCDCFG5_VSPHO		(0x1 << 13)
 #define LCDC_LCDCFG5_GUARDTIME_OFFSET	16
@@ -115,8 +120,10 @@
 #define LCDC_LCDIER_FIFOERRIE		(0x1 << 4)
 #define LCDC_LCDIER_BASEIE		(0x1 << 8)
 #define LCDC_LCDIER_OVR1IE		(0x1 << 9)
+#define LCDC_LCDIER_OVR2IE		(0x1 << 10)
 #define LCDC_LCDIER_HEOIE		(0x1 << 11)
 #define LCDC_LCDIER_HCRIE		(0x1 << 12)
+#define LCDC_LCDIER_PPIE		(0x1 << 13)
 
 #define ATMEL_LCDC_LCDIDR	0x0030
 #define LCDC_LCDIDR_SOFID		(0x1 << 0)
@@ -125,8 +132,10 @@
 #define LCDC_LCDIDR_FIFOERRID		(0x1 << 4)
 #define LCDC_LCDIDR_BASEID		(0x1 << 8)
 #define LCDC_LCDIDR_OVR1ID		(0x1 << 9)
+#define LCDC_LCDIDR_OVR2ID		(0x1 << 10)
 #define LCDC_LCDIDR_HEOID		(0x1 << 11)
 #define LCDC_LCDIDR_HCRID		(0x1 << 12)
+#define LCDC_LCDIDR_PPID		(0x1 << 13)
 
 #define ATMEL_LCDC_LCDIMR	0x0034
 #define LCDC_LCDIMR_SOFIM		(0x1 << 0)
@@ -135,8 +144,10 @@
 #define LCDC_LCDIMR_FIFOERRIM		(0x1 << 4)
 #define LCDC_LCDIMR_BASEIM		(0x1 << 8)
 #define LCDC_LCDIMR_OVR1IM		(0x1 << 9)
+#define LCDC_LCDIMR_OVR2IM		(0x1 << 10)
 #define LCDC_LCDIMR_HEOIM		(0x1 << 11)
 #define LCDC_LCDIMR_HCRIM		(0x1 << 12)
+#define LCDC_LCDIMR_PPIM		(0x1 << 13)
 
 #define ATMEL_LCDC_LCDISR	0x0038
 #define LCDC_LCDISR_SOF			(0x1 << 0)
@@ -145,8 +156,11 @@
 #define LCDC_LCDISR_FIFOERR		(0x1 << 4)
 #define LCDC_LCDISR_BASE		(0x1 << 8)
 #define LCDC_LCDISR_OVR1		(0x1 << 9)
+#define LCDC_LCDISR_OVR2		(0x1 << 10)
 #define LCDC_LCDISR_HEO			(0x1 << 10)
+#define LCDC2_LCDISR_HEO		(0x1 << 11)
 #define LCDC_LCDISR_HCR			(0x1 << 12)
+#define LCDC_LCDISR_PP			(0x1 << 13)
 
 #define ATMEL_LCDC_BASECHER	0x0040
 #define LCDC_BASECHER_CHEN		(0x1 << 0)
@@ -205,6 +219,7 @@
 #define ATMEL_LCDC_BASENEXT	0x0068
 
 #define ATMEL_LCDC_BASECFG0	0x006C
+#define LCDC_BASECFG0_SIF		(0x1 << 0)
 #define LCDC_BASECFG0_BLEN_OFFSET 4
 #define LCDC_BASECFG0_BLEN		(0x3 << LCDC_BASECFG0_BLEN_OFFSET)
 #define		LCDC_BASECFG0_BLEN_AHB_SINGLE		(0x0 << 4)
@@ -251,8 +266,22 @@
 #define ATMEL_LCDC_BASECFG4	0x007C
 #define LCDC_BASECFG4_DMA		(0x1 << 8)
 #define LCDC_BASECFG4_REP		(0x1 << 9)
+#define LCDC_BASECFG4_DISCEN		(0x1 << 11)
+
+#define ATMEL_LCDC_BASECFG5	0x0080
+#define LCDC_BASECFG5_DISCXPOS_OFFSET	0
+#define LCDC_BASECFG5_DISCXPOS		(0x7ff << LCDC_BASECFG5_DISCXPOS_OFFSET)
+#define LCDC_BASECFG5_DISCYPOS_OFFSET	16
+#define LCDC_BASECFG5_DISCYPOS		(0x7ff << LCDC_BASECFG5_DISCYPOS_OFFSET)
+
+#define ATMEL_LCDC_BASECFG6	0x0084
+#define LCDC_BASECFG6_DISCXSIZE_OFFSET	0
+#define LCDC_BASECFG6_DISCXSIZE		(0x7ff << LCDC_BASECFG6_DISCXSIZE_OFFSET)
+#define LCDC_BASECFG6_DISCYSIZE_OFFSET	16
+#define LCDC_BASECFG6_DISCYSIZE		(0x7ff << LCDC_BASECFG6_DISCYSIZE_OFFSET)
 
 #define ATMEL_LCDC_HEOCHER	0x0280
+#define ATMEL_LCDC2_HEOCHER	0x0340
 #define LCDC_HEOCHER_CHEN		(0x1 << 0)
 #define LCDC_HEOCHER_UPDATEEN		(0x1 << 1)
 #define LCDC_HEOCHER_A2QEN		(0x1 << 2)
@@ -674,6 +703,7 @@
 #define LCDC_HCRCFG9_GA_Msk		(0xff << LCDC_HCRCFG9_GA_OFFSET)
 
 #define ATMEL_LCDC_BASECLUT	0x400
+#define ATMEL_LCDC2_BASECLUT	0x600
 #define LCDC_BASECLUT_BCLUT_OFFSET	0
 #define LCDC_BASECLUT_BCLUT		(0xff << LCDC_BASECLUT_BCLUT_OFFSET)
 #define LCDC_BASECLUT_GCLUT_OFFSET	8
@@ -682,6 +712,7 @@
 #define LCDC_BASECLUT_RCLUT		(0xff << LCDC_BASECLUT_RCLUT_OFFSET)
 
 #define ATMEL_LCDC_OVR1CLUT	0x800
+#define ATMEL_LCDC2_OVR1CLUT	0xa00
 #define LCDC_OVR1CLUT_BCLUT_OFFSET	0
 #define LCDC_OVR1CLUT_BCLUT		(0xff << LCDC_OVR1CLUT_BCLUT_OFFSET)
 #define LCDC_OVR1CLUT_GCLUT_OFFSET	8
@@ -691,7 +722,18 @@
 #define LCDC_OVR1CLUT_ACLUT_OFFSET	24
 #define LCDC_OVR1CLUT_ACLUT		(0xff << LCDC_OVR1CLUT_ACLUT_OFFSET)
 
+#define ATMEL_LCDC_OVR2CLUT	0xe00
+#define LCDC_OVR2CLUT_BCLUT_OFFSET	0
+#define LCDC_OVR2CLUT_BCLUT		(0xff << LCDC_OVR2CLUT_BCLUT_OFFSET)
+#define LCDC_OVR2CLUT_GCLUT_OFFSET	8
+#define LCDC_OVR2CLUT_GCLUT		(0xff << LCDC_OVR2CLUT_GCLUT_OFFSET)
+#define LCDC_OVR2CLUT_RCLUT_OFFSET	16
+#define LCDC_OVR2CLUT_RCLUT		(0xff << LCDC_OVR2CLUT_RCLUT_OFFSET)
+#define LCDC_OVR2CLUT_ACLUT_OFFSET	24
+#define LCDC_OVR2CLUT_ACLUT		(0xff << LCDC_OVR2CLUT_ACLUT_OFFSET)
+
 #define ATMEL_LCDC_HEOCLUT	0x1000
+#define ATMEL_LCDC2_HEOCLUT	0x1200
 #define LCDC_HEOCLUT_BCLUT_OFFSET	0
 #define LCDC_HEOCLUT_BCLUT		(0xff << LCDC_HEOCLUT_BCLUT_OFFSET)
 #define LCDC_HEOCLUT_GCLUT_OFFSET	8
@@ -702,6 +744,7 @@
 #define LCDC_HEOCLUT_ACLUT		(0xff << LCDC_HEOCLUT_ACLUT_OFFSET)
 
 #define ATMEL_LCDC_HCRCLUT	0x1400
+#define ATMEL_LCDC2_HCRCLUT	0x1600
 #define LCDC_HCRCLUT_BCLUT_OFFSET	0
 #define LCDC_HCRCLUT_BCLUT		(0xff << LCDC_HCRCLUT_BCLUT_OFFSET)
 #define LCDC_HCRCLUT_GCLUT_OFFSET	8
diff --git a/drivers/video/atmel_hlcdfb.c b/drivers/video/atmel_hlcdfb.c
index 346bb80..c4c4559 100644
--- a/drivers/video/atmel_hlcdfb.c
+++ b/drivers/video/atmel_hlcdfb.c
@@ -9,6 +9,7 @@
  */
 
 #include <linux/kernel.h>
+#include <linux/module.h>
 #include <linux/platform_device.h>
 #include <linux/interrupt.h>
 #include <linux/backlight.h>
@@ -363,11 +364,11 @@ static void atmelfb_limit_screeninfo(struct fb_var_screeninfo *var)
 	var->lower_margin = min_t(u32, var->lower_margin,
 			LCDC_LCDCFG2_VBPW >> LCDC_LCDCFG2_VBPW_OFFSET);
 	var->right_margin = min_t(u32, var->right_margin,
-			(LCDC_LCDCFG3_HBPW >> LCDC_LCDCFG3_HBPW_OFFSET) + 1);
+			(LCDC2_LCDCFG3_HBPW >> LCDC_LCDCFG3_HBPW_OFFSET) + 1);
 	var->hsync_len = min_t(u32, var->hsync_len,
 			(LCDC_LCDCFG1_HSPW >> LCDC_LCDCFG1_HSPW_OFFSET) + 1);
 	var->left_margin = min_t(u32, var->left_margin,
-			(LCDC_LCDCFG3_HFPW >> LCDC_LCDCFG3_HFPW_OFFSET) + 1);
+			(LCDC2_LCDCFG3_HFPW >> LCDC_LCDCFG3_HFPW_OFFSET) + 1);
 
 }
 
diff --git a/drivers/video/atmel_lcdfb.c b/drivers/video/atmel_lcdfb.c
index 402cb24..86e3e32 100644
--- a/drivers/video/atmel_lcdfb.c
+++ b/drivers/video/atmel_lcdfb.c
@@ -9,6 +9,7 @@
  */
 
 #include <linux/kernel.h>
+#include <linux/module.h>
 #include <linux/platform_device.h>
 #include <linux/interrupt.h>
 #include <linux/backlight.h>
diff --git a/drivers/video/atmel_lcdfb_core.c b/drivers/video/atmel_lcdfb_core.c
index ff84234..133d4ad 100644
--- a/drivers/video/atmel_lcdfb_core.c
+++ b/drivers/video/atmel_lcdfb_core.c
@@ -9,6 +9,7 @@
  */
 
 #include <linux/kernel.h>
+#include <linux/module.h>
 #include <linux/platform_device.h>
 #include <linux/dma-mapping.h>
 #include <linux/interrupt.h>
diff --git a/drivers/video/backlight/Kconfig b/drivers/video/backlight/Kconfig
index af16884..18d066b 100644
--- a/drivers/video/backlight/Kconfig
+++ b/drivers/video/backlight/Kconfig
@@ -144,8 +144,8 @@ if BACKLIGHT_CLASS_DEVICE
 
 config BACKLIGHT_ATMEL_LCDC
 	bool "Atmel LCDC Contrast-as-Backlight control"
-	depends on FB_ATMEL
-	default y if MACH_SAM9261EK || MACH_SAM9G10EK || MACH_SAM9263EK
+	depends on FB_ATMEL || FB_ATMEL_HLCD
+	default y
 	help
 	  This provides a backlight control internal to the Atmel LCDC
 	  driver.  If the LCD "contrast control" on your board is wired
-- 
1.8.0.197.g5a90748

