

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s'
================================================================
* Date:           Fri Mar  1 05:43:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.061 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|     1028|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1028|     2164|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_10_fu_1176_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_11_fu_1199_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_12_fu_1222_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_13_fu_1245_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_14_fu_1268_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_15_fu_1291_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_16_fu_1314_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_17_fu_1337_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_18_fu_1360_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_19_fu_1383_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_1_fu_969_p2    |         +|   0|  0|  33|          26|          21|
    |add_ln1347_20_fu_1406_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_21_fu_1429_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_22_fu_1452_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_23_fu_1475_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_24_fu_1498_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_25_fu_1521_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_26_fu_1544_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_27_fu_1567_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_28_fu_1590_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_29_fu_1613_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_2_fu_992_p2    |         +|   0|  0|  33|          26|          21|
    |add_ln1347_30_fu_1636_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_31_fu_1659_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_32_fu_1682_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_33_fu_1705_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_34_fu_1728_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_35_fu_1751_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_36_fu_1774_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_37_fu_1797_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_38_fu_1820_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_39_fu_1843_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_3_fu_1015_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_40_fu_1866_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_41_fu_1889_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_42_fu_1912_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_43_fu_1935_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_44_fu_1958_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_45_fu_1981_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_46_fu_2004_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_47_fu_2027_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_48_fu_2050_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_49_fu_2073_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_4_fu_1038_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_50_fu_2096_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_51_fu_2119_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_52_fu_2142_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_53_fu_2165_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_54_fu_2188_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_55_fu_2211_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_56_fu_2234_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_57_fu_2257_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_58_fu_2280_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_59_fu_2303_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_5_fu_1061_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_60_fu_2326_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_61_fu_2349_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_62_fu_2372_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_63_fu_2395_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln1347_6_fu_1084_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_7_fu_1107_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_8_fu_1130_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_9_fu_1153_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln1347_fu_946_p2      |         +|   0|  0|  33|          26|          21|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|2114|        1665|        1345|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer19_out_blk_n  |   9|          2|    1|          2|
    |layer21_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |tmp_100_reg_2779       |  16|   0|   16|          0|
    |tmp_101_reg_2784       |  16|   0|   16|          0|
    |tmp_102_reg_2789       |  16|   0|   16|          0|
    |tmp_103_reg_2794       |  16|   0|   16|          0|
    |tmp_104_reg_2799       |  16|   0|   16|          0|
    |tmp_105_reg_2804       |  16|   0|   16|          0|
    |tmp_106_reg_2809       |  16|   0|   16|          0|
    |tmp_107_reg_2814       |  16|   0|   16|          0|
    |tmp_108_reg_2819       |  16|   0|   16|          0|
    |tmp_109_reg_2824       |  16|   0|   16|          0|
    |tmp_110_reg_2829       |  16|   0|   16|          0|
    |tmp_111_reg_2834       |  16|   0|   16|          0|
    |tmp_112_reg_2839       |  16|   0|   16|          0|
    |tmp_113_reg_2844       |  16|   0|   16|          0|
    |tmp_114_reg_2849       |  16|   0|   16|          0|
    |tmp_115_reg_2854       |  16|   0|   16|          0|
    |tmp_116_reg_2859       |  16|   0|   16|          0|
    |tmp_54_reg_2549        |  16|   0|   16|          0|
    |tmp_55_reg_2554        |  16|   0|   16|          0|
    |tmp_56_reg_2559        |  16|   0|   16|          0|
    |tmp_57_reg_2564        |  16|   0|   16|          0|
    |tmp_58_reg_2569        |  16|   0|   16|          0|
    |tmp_59_reg_2574        |  16|   0|   16|          0|
    |tmp_60_reg_2579        |  16|   0|   16|          0|
    |tmp_61_reg_2584        |  16|   0|   16|          0|
    |tmp_62_reg_2589        |  16|   0|   16|          0|
    |tmp_63_reg_2594        |  16|   0|   16|          0|
    |tmp_64_reg_2599        |  16|   0|   16|          0|
    |tmp_65_reg_2604        |  16|   0|   16|          0|
    |tmp_66_reg_2609        |  16|   0|   16|          0|
    |tmp_67_reg_2614        |  16|   0|   16|          0|
    |tmp_68_reg_2619        |  16|   0|   16|          0|
    |tmp_69_reg_2624        |  16|   0|   16|          0|
    |tmp_70_reg_2629        |  16|   0|   16|          0|
    |tmp_71_reg_2634        |  16|   0|   16|          0|
    |tmp_72_reg_2639        |  16|   0|   16|          0|
    |tmp_73_reg_2644        |  16|   0|   16|          0|
    |tmp_74_reg_2649        |  16|   0|   16|          0|
    |tmp_75_reg_2654        |  16|   0|   16|          0|
    |tmp_76_reg_2659        |  16|   0|   16|          0|
    |tmp_77_reg_2664        |  16|   0|   16|          0|
    |tmp_78_reg_2669        |  16|   0|   16|          0|
    |tmp_79_reg_2674        |  16|   0|   16|          0|
    |tmp_80_reg_2679        |  16|   0|   16|          0|
    |tmp_81_reg_2684        |  16|   0|   16|          0|
    |tmp_82_reg_2689        |  16|   0|   16|          0|
    |tmp_83_reg_2694        |  16|   0|   16|          0|
    |tmp_84_reg_2699        |  16|   0|   16|          0|
    |tmp_85_reg_2704        |  16|   0|   16|          0|
    |tmp_86_reg_2709        |  16|   0|   16|          0|
    |tmp_87_reg_2714        |  16|   0|   16|          0|
    |tmp_88_reg_2719        |  16|   0|   16|          0|
    |tmp_89_reg_2724        |  16|   0|   16|          0|
    |tmp_90_reg_2729        |  16|   0|   16|          0|
    |tmp_91_reg_2734        |  16|   0|   16|          0|
    |tmp_92_reg_2739        |  16|   0|   16|          0|
    |tmp_93_reg_2744        |  16|   0|   16|          0|
    |tmp_94_reg_2749        |  16|   0|   16|          0|
    |tmp_95_reg_2754        |  16|   0|   16|          0|
    |tmp_96_reg_2759        |  16|   0|   16|          0|
    |tmp_97_reg_2764        |  16|   0|   16|          0|
    |tmp_98_reg_2769        |  16|   0|   16|          0|
    |tmp_99_reg_2774        |  16|   0|   16|          0|
    |trunc_ln1273_reg_2544  |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1028|   0| 1028|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config21>|  return value|
|layer19_out_dout            |   in|  1024|     ap_fifo|                                                              layer19_out|       pointer|
|layer19_out_num_data_valid  |   in|     2|     ap_fifo|                                                              layer19_out|       pointer|
|layer19_out_fifo_cap        |   in|     2|     ap_fifo|                                                              layer19_out|       pointer|
|layer19_out_empty_n         |   in|     1|     ap_fifo|                                                              layer19_out|       pointer|
|layer19_out_read            |  out|     1|     ap_fifo|                                                              layer19_out|       pointer|
|layer21_out_din             |  out|  1024|     ap_fifo|                                                              layer21_out|       pointer|
|layer21_out_num_data_valid  |   in|     2|     ap_fifo|                                                              layer21_out|       pointer|
|layer21_out_fifo_cap        |   in|     2|     ap_fifo|                                                              layer21_out|       pointer|
|layer21_out_full_n          |   in|     1|     ap_fifo|                                                              layer21_out|       pointer|
|layer21_out_write           |  out|     1|     ap_fifo|                                                              layer21_out|       pointer|
+----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+

