Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 26 01:54:39 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             101 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              83 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/ps2_clk_s1        | U_KD/inst/Ps2Interface_i/AR[0] |                1 |              1 |
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/ps2_data_s1       | U_KD/inst/Ps2Interface_i/AR[0] |                1 |              1 |
|  U_CG/CLK      |                                            | U_KD/inst/Ps2Interface_i/AR[0] |                1 |              2 |
|  clk_IBUF_BUFG |                                            |                                |                1 |              2 |
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/bits_count        | U_KD/inst/Ps2Interface_i/AR[0] |                2 |              4 |
|  clk_IBUF_BUFG | U_FSM/in1                                  | U_KD/inst/Ps2Interface_i/AR[0] |                2 |              4 |
|  clk_IBUF_BUFG | U_FSM/E[0]                                 | U_KD/inst/Ps2Interface_i/AR[0] |                4 |              4 |
|  clk_IBUF_BUFG | U_FSM/FSM_sequential_a0_reg[3][0]          | U_KD/inst/Ps2Interface_i/AR[0] |                3 |              4 |
|  clk_IBUF_BUFG | U_FSM/a1_reg[3][0]                         | U_KD/inst/Ps2Interface_i/AR[0] |                2 |              4 |
|  clk_IBUF_BUFG | U_FSM/dig1_reg[3][0]                       | U_KD/inst/Ps2Interface_i/AR[0] |                3 |              4 |
|  clk_IBUF_BUFG | U_KD/E[0]                                  | U_KD/inst/Ps2Interface_i/AR[0] |                3 |              6 |
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/rx_finish         | U_KD/inst/Ps2Interface_i/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/rx_valid          | U_KD/inst/Ps2Interface_i/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | U_KD/inst/E[0]                             | U_KD/inst/Ps2Interface_i/AR[0] |                3 |             10 |
|  clk_IBUF_BUFG | U_KD/inst/Ps2Interface_i/frame[10]_i_1_n_0 | U_KD/inst/Ps2Interface_i/AR[0] |                5 |             11 |
|  clk_IBUF_BUFG | U_KD/pulse_been_ready                      | U_KD/inst/Ps2Interface_i/AR[0] |                5 |             14 |
|  clk_IBUF_BUFG |                                            | U_KD/inst/Ps2Interface_i/AR[0] |               46 |             99 |
+----------------+--------------------------------------------+--------------------------------+------------------+----------------+


