
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051038                       # Number of seconds simulated
sim_ticks                                 51038243500                       # Number of ticks simulated
final_tick                                51038243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108652                       # Simulator instruction rate (inst/s)
host_op_rate                                   198879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55453892                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216404                       # Number of bytes of host memory used
host_seconds                                   920.37                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             55168                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1538304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1593472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        55168                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           55168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1021440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1021440                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                862                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              24036                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24898                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15960                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15960                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1080915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             30140222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31221137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1080915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1080915                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20013228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20013228                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20013228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1080915                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            30140222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               51234365                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          20789                       # number of replacements
system.l2.tagsinuse                       2847.538814                       # Cycle average of tags in use
system.l2.total_refs                           173559                       # Total number of references to valid blocks.
system.l2.sampled_refs                          24755                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.011068                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    30334512500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2167.931252                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             356.409968                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             323.197594                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.529280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.087014                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.078906                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.695200                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                60100                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60103                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           131059                       # number of Writeback hits
system.l2.Writeback_hits::total                131059                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              52178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52178                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                112278                       # number of demand (read+write) hits
system.l2.demand_hits::total                   112281                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data               112278                       # number of overall hits
system.l2.overall_hits::total                  112281                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                862                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6290                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7152                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            17746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17746                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 862                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               24036                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24898                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                862                       # number of overall misses
system.l2.overall_misses::cpu.data              24036                       # number of overall misses
system.l2.overall_misses::total                 24898                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     46116000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    331919500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       378035500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    945734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     945734000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46116000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1277653500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1323769500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46116000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1277653500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1323769500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              865                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            66390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               67255                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       131059                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            131059                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          69924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69924                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               865                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            136314                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137179                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              865                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           136314                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137179                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.094743                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.106342                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.253790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253790                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996532                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.176328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181500                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996532                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.176328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181500                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53498.839907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52769.395866                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52857.312640                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53292.798377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53292.798377                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53498.839907                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53155.828757                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53167.704233                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53498.839907                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53155.828757                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53167.704233                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15960                       # number of writebacks
system.l2.writebacks::total                     15960                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7152                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17746                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          24036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         24036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24898                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     35600500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    254071500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    289672000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    730876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    730876500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     35600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    984948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1020548500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     35600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    984948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1020548500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996532                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.094743                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.106342                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.253790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253790                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.176328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.176328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181500                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41299.883991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40392.925278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40502.237136                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41185.422067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41185.422067                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41299.883991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40978.032951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40989.175837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41299.883991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40978.032951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40989.175837                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20735734                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20735734                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162963                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12849355                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12109478                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.241913                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        102076488                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18176197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122562694                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20735734                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12109478                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64758088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9303578                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10878109                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            16                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17357839                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                225160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          101952046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.227323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.869556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 38524282     37.79%     37.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3979248      3.90%     41.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4912041      4.82%     46.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4869047      4.78%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49667428     48.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            101952046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203139                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.200695                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22925311                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8378940                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59535952                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2972208                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8139635                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              223851952                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8139635                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 25245280                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  533030                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6349                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  60154483                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7873269                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              220522165                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                108419                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6914133                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                199008                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           242560947                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             522818789                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        373709665                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         149109124                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 40921950                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10003228                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25133954                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13175791                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2028411                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           244214                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  214094815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 198576701                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4942382                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        31041167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     44706934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     101952046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.947746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.187396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15511295     15.21%     15.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20945293     20.54%     35.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26050294     25.55%     61.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32249836     31.63%     92.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7195328      7.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       101952046                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6107661     16.16%     16.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              31698379     83.84%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            420571      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116812403     58.82%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45747911     23.04%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23710965     11.94%     94.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11884851      5.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198576701                       # Type of FU issued
system.cpu.iq.rate                           1.945372                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37806040                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.190385                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          395000672                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         176281284                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    140267331                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           146853195                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68855840                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56679851                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147189458                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                88772712                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1848575                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3703835                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          971                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2050199                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8139635                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  110196                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24773                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           214094988                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13871                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25133954                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13175791                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                111                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9459                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            971                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         700510                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       529524                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1230034                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197443609                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23343246                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1133089                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35014227                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17621137                       # Number of branches executed
system.cpu.iew.exec_stores                   11670981                       # Number of stores executed
system.cpu.iew.exec_rate                     1.934271                       # Inst execution rate
system.cpu.iew.wb_sent                      197151442                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196947182                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142908974                       # num instructions producing a value
system.cpu.iew.wb_consumers                 233397357                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.929408                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.612299                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        31052649                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162963                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     93812411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.951153                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.549457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20965565     22.35%     22.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25450671     27.13%     49.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11265922     12.01%     61.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9461205     10.09%     71.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     26669048     28.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     93812411                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              26669048                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    281238334                       # The number of ROB reads
system.cpu.rob.rob_writes                   436338910                       # The number of ROB writes
system.cpu.timesIdled                            3014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          124442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.020765                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.020765                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.979658                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.979658                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                291485019                       # number of integer regfile reads
system.cpu.int_regfile_writes               164404880                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97375707                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52434966                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74869660                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.icache.tagsinuse                618.457233                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17356779                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    865                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               20065.640462                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     618.457233                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.603962                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.603962                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17356779                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17356779                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17356779                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17356779                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17356779                       # number of overall hits
system.cpu.icache.overall_hits::total        17356779                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1060                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1060                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1060                       # number of overall misses
system.cpu.icache.overall_misses::total          1060                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56662000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56662000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56662000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56662000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56662000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56662000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17357839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17357839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17357839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17357839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17357839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17357839                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53454.716981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53454.716981                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53454.716981                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53454.716981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53454.716981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53454.716981                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47015500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47015500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47015500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54353.179191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54353.179191                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54353.179191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54353.179191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54353.179191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54353.179191                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 135290                       # number of replacements
system.cpu.dcache.tagsinuse                975.969695                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32478100                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 136314                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 238.259460                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             7009513000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     975.969695                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.953095                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.953095                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21422440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21422440                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11055660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11055660                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32478100                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32478100                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32478100                       # number of overall hits
system.cpu.dcache.overall_hits::total        32478100                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        84124                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84124                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69930                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       154054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         154054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       154054                       # number of overall misses
system.cpu.dcache.overall_misses::total        154054                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1319203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1319203500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1677443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1677443000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2996646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2996646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2996646500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2996646500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21506564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21506564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32632154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32632154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32632154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32632154                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003912                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006286                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006286                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004721                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004721                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004721                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15681.654462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15681.654462                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23987.458887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23987.458887                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19451.922702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19451.922702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19451.922702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19451.922702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1392                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       131059                       # number of writebacks
system.cpu.dcache.writebacks::total            131059                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        17734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17734                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        17740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        17740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17740                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        66390                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        66390                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69924                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       136314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       136314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       136314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       136314                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1003838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1003838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1537519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1537519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2541357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2541357000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2541357000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2541357000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004177                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004177                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15120.319325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15120.319325                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21988.430296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21988.430296                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18643.404199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18643.404199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18643.404199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18643.404199                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
