Release 8.1i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "generic_external_memory_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp20ff896-6
Output File Name                   : "../implementation/generic_external_memory_wrapper/generic_external_memory_wrapper.ngc"

---- Source Options
Top Module Name                    : generic_external_memory_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/generic_external_memory_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 365. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 380. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd" in Library emc_common_v2_00_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd" in Library emc_common_v2_00_a.
Entity <mem_state_machine> compiled.
Entity <mem_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd" in Library emc_common_v2_00_a.
Entity <addr_counter_mux> compiled.
Entity <addr_counter_mux> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd" in Library emc_common_v2_00_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd" in Library emc_common_v2_00_a.
Entity <select_param> compiled.
Entity <select_param> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd" in Library emc_common_v2_00_a.
Entity <mem_steer> compiled.
Entity <mem_steer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd" in Library emc_common_v2_00_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd" in Library emc_common_v2_00_a.
Entity <EMC> compiled.
Entity <EMC> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" in Library plb_emc_v2_00_a.
Entity <plb_emc> compiled.
Entity <plb_emc> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/MyProject/PT8614_flash/hdl/generic_external_memory_wrapper.vhd" in Library work.
Entity <generic_external_memory_wrapper> compiled.
Entity <generic_external_memory_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <generic_external_memory_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  plb_emc_v2_00_a" for unit <generic_external_memory_wrapper>.
Instantiating component <plb_emc> from library <plb_emc_v2_00_a>.
    Set property "MAX_FANOUT = 10000" for signal <PLB_Clk> in unit <plb_emc>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "MAX_FANOUT = 10000" for signal <PLB_Rst> in unit <plb_emc>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <plb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <plb_emc>.
    Set property "equivalent_register_removal = no" for signal <Mem_DQ_T> in unit <plb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <plb_emc>.
Entity <generic_external_memory_wrapper> analyzed. Unit <generic_external_memory_wrapper> generated.

Analyzing generic Entity <plb_emc> (Architecture <implementation>).
	C_NUM_BANKS_MEM = 1

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_NUM_MASTERS = 2

	C_MEM0_BASEADDR = <u>00000000000000000000000000000000

	C_MEM0_HIGHADDR = <u>00000001111111111111111111111111

	C_MEM1_BASEADDR = <u>11111111111111111111111111111111

	C_MEM1_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM2_BASEADDR = <u>11111111111111111111111111111111

	C_MEM2_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM3_BASEADDR = <u>11111111111111111111111111111111

	C_MEM3_HIGHADDR = <u>00000000000000000000000000000000

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 64

	C_MEM2_WIDTH = 64

	C_MEM3_WIDTH = 64

	C_MAX_MEM_WIDTH = 16

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	C_SYNCH_MEM_0 = 0

	C_SYNCH_PIPEDELAY_0 = 2

	C_TCEDV_PS_MEM_0 = 85000

	C_TAVDV_PS_MEM_0 = 85000

	C_THZCE_PS_MEM_0 = 10000

	C_THZOE_PS_MEM_0 = 7000

	C_TWC_PS_MEM_0 = 55000

	C_TWP_PS_MEM_0 = 55000

	C_TLZWE_PS_MEM_0 = 35000

	C_SYNCH_MEM_1 = 0

	C_SYNCH_PIPEDELAY_1 = 2

	C_TCEDV_PS_MEM_1 = 15000

	C_TAVDV_PS_MEM_1 = 15000

	C_THZCE_PS_MEM_1 = 8000

	C_THZOE_PS_MEM_1 = 8000

	C_TWC_PS_MEM_1 = 15000

	C_TWP_PS_MEM_1 = 12000

	C_TLZWE_PS_MEM_1 = 5000

	C_SYNCH_MEM_2 = 0

	C_SYNCH_PIPEDELAY_2 = 2

	C_TCEDV_PS_MEM_2 = 15000

	C_TAVDV_PS_MEM_2 = 15000

	C_THZCE_PS_MEM_2 = 8000

	C_THZOE_PS_MEM_2 = 8000

	C_TWC_PS_MEM_2 = 15000

	C_TWP_PS_MEM_2 = 12000

	C_TLZWE_PS_MEM_2 = 5000

	C_SYNCH_MEM_3 = 0

	C_SYNCH_PIPEDELAY_3 = 2

	C_TCEDV_PS_MEM_3 = 15000

	C_TAVDV_PS_MEM_3 = 15000

	C_THZCE_PS_MEM_3 = 8000

	C_THZOE_PS_MEM_3 = 8000

	C_TWC_PS_MEM_3 = 15000

	C_TWP_PS_MEM_3 = 12000

	C_TLZWE_PS_MEM_3 = 5000

	C_PLB_DWIDTH = 64

	C_PLB_AWIDTH = 32

	C_PLB_CLK_PERIOD_PS = 13468

	C_INCLUDE_BURST_CACHELN_SUPPORT = 1

	C_PLB_MID_WIDTH = 1

    Set property "MAX_FANOUT = 10000" for signal <PLB_Clk> in unit <plb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "MAX_FANOUT = 10000" for signal <PLB_Rst> in unit <plb_emc> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set user-defined property "IOB =  true" for signal <Mem_DQ_I> in unit <plb_emc>.
    Set user-defined property "IOB =  true" for signal <Mem_DQ_O> in unit <plb_emc>.
    Set property "equivalent_register_removal = no" for signal <Mem_DQ_T> in unit <plb_emc> (previous value was "no").
    Set user-defined property "IOB =  true" for signal <Mem_DQ_T> in unit <plb_emc>.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd" line 802: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_emc> analyzed. Unit <plb_emc> generated.

Analyzing generic Entity <plb_ipif> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (121, 122, 123, 124)

	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111)

	C_ARD_DWIDTH_ARRAY = (16, 16, 16, 16)

	C_ARD_NUM_CE_ARRAY = (1, 1, 1, 1)

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = <u>0

	C_DEV_BURST_ENABLE = <u>1

	C_DEV_FAST_DATA_XFER = <u>1

	C_DEV_MAX_BURST_SIZE = 64

	C_DEV_BURST_PAGE_SIZE = 1024

	C_DEV_DPHASE_TIMEOUT = 64

	C_INCLUDE_DEV_ISC = <u>0

	C_INCLUDE_DEV_PENCODER = <u>0

	C_IP_INTR_MODE_ARRAY = (0, 0)

	C_IP_MASTER_PRESENT = <u>0

	C_WRFIFO_DEPTH = 512

	C_WRFIFO_INCLUDE_PACKET_MODE = <u>0

	C_WRFIFO_INCLUDE_VACANCY = <u>1

	C_RDFIFO_DEPTH = 512

	C_RDFIFO_INCLUDE_PACKET_MODE = <u>0

	C_RDFIFO_INCLUDE_VACANCY = <u>1

	C_PLB_MID_WIDTH = 1

	C_PLB_NUM_MASTERS = 2

	C_PLB_AWIDTH = 32

	C_PLB_DWIDTH = 64

	C_PLB_CLK_PERIOD_PS = 13468

	C_IPIF_DWIDTH = 64

	C_IPIF_AWIDTH = 32

	C_FAMILY = "virtexe"

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1365: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1365: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate> (Architecture <imp>).
	C_OR_WIDTH = 1

	C_BUS_WIDTH = 8

	C_USE_LUT_OR = <u>1

Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <or_gate.0> (Architecture <imp>).
	C_OR_WIDTH = 1

	C_BUS_WIDTH = 64

	C_USE_LUT_OR = <u>1

Entity <or_gate.0> analyzed. Unit <or_gate.0> generated.

Analyzing generic Entity <plb_slave_attachment_indet> (Architecture <implementation>).
	C_STEER_ADDR_SIZE = 10

	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111)

	C_ARD_DWIDTH_ARRAY = (16, 16, 16, 16)

	C_ARD_NUM_CE_ARRAY = (1, 1, 1, 1)

	C_PLB_NUM_MASTERS = 2

	C_PLB_MID_WIDTH = 1

	C_PLB_ABUS_WIDTH = 32

	C_PLB_DBUS_WIDTH = 64

	C_IPIF_ABUS_WIDTH = 32

	C_IPIF_DBUS_WIDTH = 64

	C_SL_ATT_ADDR_SEL_WIDTH = 2

	C_SUPPORT_BURST = <u>1

	C_FAST_DATA_XFER = <u>1

	C_BURST_PAGE_SIZE = 1024

	C_MA2SA_NUM_WIDTH = 4

	C_SLN_BUFFER_DEPTH = 8

	C_DPHASE_TIMEOUT = 64

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1560: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:819 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2365: The following signals are missing in the process sensitivity list:
   rd_dphase_active.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2869: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> (Architecture <imp>).
	C_BUS_AWIDTH = 32

	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111, <u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000000001111111111111111111111111)

	C_ARD_DWIDTH_ARRAY = (16, 16, 16, 16)

	C_ARD_NUM_CE_ARRAY = (1, 1, 1, 1)

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <or_gate> from library <proc_common_v2_00_a>.
Instantiating component <or_gate> from library <proc_common_v2_00_a>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> (Architecture <imp>).
	C_AB = 7

	C_AW = 32

	C_BAR = <u>00000000000000000000000000000000

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <or_gate.2> (Architecture <imp>).
	C_OR_WIDTH = 4

	C_BUS_WIDTH = 3

	C_USE_LUT_OR = <u>1

Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <or_gate.3> (Architecture <imp>).
	C_OR_WIDTH = 4

	C_BUS_WIDTH = 1

	C_USE_LUT_OR = <u>1

Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <Counter> (Architecture <imp>).
	C_NUM_BITS = 7

Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> (Architecture <imp>).
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Generating a Black Box for component <XORCY>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <srl_fifo2> (Architecture <imp>).
	C_DWIDTH = 66

	C_DEPTH = 16

	C_XON = <u>0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 215: Generating a Black Box for component <FDR>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 256: Generating a Black Box for component <SRL16E>.
Entity <srl_fifo2> analyzed. Unit <srl_fifo2> generated.

Analyzing generic Entity <burst_support> (Architecture <implementation>).
	C_MAX_DBEAT_CNT = 16

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <pf_counter_top> (Architecture <implementation>).
	C_COUNT_WIDTH = 5

Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> (Architecture <implementation>).
	C_COUNT_WIDTH = 5

Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing Entity <pf_counter_bit> (Architecture <implementation>).
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 190: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 197: Generating a Black Box for component <XORCY>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> (Architecture <implementation>).
	INIT = <u>0011011011000110

Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 32

	C_PLB_DWIDTH = 64

WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 389: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex> analyzed. Unit <addr_reg_cntr_brst_flex> generated.

Analyzing generic Entity <flex_addr_cntr> (Architecture <implementation>).
	C_AWIDTH = 32

Entity <flex_addr_cntr> analyzed. Unit <flex_addr_cntr> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.1> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 10

	C_PLB_DWIDTH = 64

WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 389: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.1> analyzed. Unit <addr_reg_cntr_brst_flex.1> generated.

Analyzing generic Entity <flex_addr_cntr.4> (Architecture <implementation>).
	C_AWIDTH = 10

Entity <flex_addr_cntr.4> analyzed. Unit <flex_addr_cntr.4> generated.

Analyzing generic Entity <IPIF_Steer> (Architecture <imp>).
	C_DWIDTH = 64

	C_SMALLEST = 16

	C_AWIDTH = 32

Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <EMC> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_INCLUDE_BURST = 1

	C_IPIF_DWIDTH = 64

	C_IPIF_AWIDTH = 32

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 64

	C_MEM2_WIDTH = 64

	C_MEM3_WIDTH = 64

	C_MAX_MEM_WIDTH = 16

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	C_BUS_CLOCK_PERIOD_PS = 13468

	C_SYNCH_MEM_0 = 0

	C_SYNCH_PIPEDELAY_0 = 2

	C_TCEDV_PS_MEM_0 = 85000

	C_TAVDV_PS_MEM_0 = 85000

	C_THZCE_PS_MEM_0 = 10000

	C_THZOE_PS_MEM_0 = 7000

	C_TWC_PS_MEM_0 = 55000

	C_TWP_PS_MEM_0 = 55000

	C_TLZWE_PS_MEM_0 = 35000

	C_SYNCH_MEM_1 = 0

	C_SYNCH_PIPEDELAY_1 = 2

	C_TCEDV_PS_MEM_1 = 15000

	C_TAVDV_PS_MEM_1 = 15000

	C_THZCE_PS_MEM_1 = 8000

	C_THZOE_PS_MEM_1 = 8000

	C_TWC_PS_MEM_1 = 15000

	C_TWP_PS_MEM_1 = 12000

	C_TLZWE_PS_MEM_1 = 5000

	C_SYNCH_MEM_2 = 0

	C_SYNCH_PIPEDELAY_2 = 2

	C_TCEDV_PS_MEM_2 = 15000

	C_TAVDV_PS_MEM_2 = 15000

	C_THZCE_PS_MEM_2 = 8000

	C_THZOE_PS_MEM_2 = 8000

	C_TWC_PS_MEM_2 = 15000

	C_TWP_PS_MEM_2 = 12000

	C_TLZWE_PS_MEM_2 = 5000

	C_SYNCH_MEM_3 = 0

	C_SYNCH_PIPEDELAY_3 = 2

	C_TCEDV_PS_MEM_3 = 15000

	C_TAVDV_PS_MEM_3 = 15000

	C_THZCE_PS_MEM_3 = 8000

	C_THZOE_PS_MEM_3 = 8000

	C_TWC_PS_MEM_3 = 15000

	C_TWP_PS_MEM_3 = 12000

	C_TLZWE_PS_MEM_3 = 5000

WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <EMC> analyzed. Unit <EMC> generated.

Analyzing generic Entity <ipic_if> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_IPIF_DWIDTH = 64

Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing Entity <mem_state_machine> (Architecture <imp>).
Entity <mem_state_machine> analyzed. Unit <mem_state_machine> generated.

Analyzing generic Entity <addr_counter_mux> (Architecture <imp>).
	C_ADDR_CNTR_WIDTH = 3

	C_IPIF_AWIDTH = 32

	C_IPIF_DWIDTH = 64

	C_ADDR_OFFSET = 3

	C_GLOBAL_DATAWIDTH_MATCH = 0

Entity <addr_counter_mux> analyzed. Unit <addr_counter_mux> generated.

Analyzing Entity <counters> (Architecture <imp>).
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0

	C_REG_WIDTH = 5

	C_RESET_VALUE = <u>11111

	C_LD_WIDTH = 5

	C_LD_OFFSET = 0

	C_AD_WIDTH = 1

	C_AD_OFFSET = 0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
Entity <ld_arith_reg> analyzed. Unit <ld_arith_reg> generated.

Analyzing generic Entity <ld_arith_reg.5> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0

	C_REG_WIDTH = 5

	C_RESET_VALUE = <u>00000

	C_LD_WIDTH = 5

	C_LD_OFFSET = 0

	C_AD_WIDTH = 1

	C_AD_OFFSET = 0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
Entity <ld_arith_reg.5> analyzed. Unit <ld_arith_reg.5> generated.

Analyzing generic Entity <select_param> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_GLOBAL_SYNC_MEM = 0

	C_SYNCH_MEM_0 = 0

	C_SYNCH_MEM_1 = 0

	C_SYNCH_MEM_2 = 0

	C_SYNCH_MEM_3 = 0

	C_ADDR_CNTR_WIDTH = 3

	C_MEM0_WIDTH = 16

	C_MEM1_WIDTH = 64

	C_MEM2_WIDTH = 64

	C_MEM3_WIDTH = 64

	C_SYNCH_PIPEDELAY_0 = 2

	C_SYNCH_PIPEDELAY_1 = 2

	C_SYNCH_PIPEDELAY_2 = 2

	C_SYNCH_PIPEDELAY_3 = 2

	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_INCLUDE_DATAWIDTH_MATCHING_0 = 0

	C_INCLUDE_DATAWIDTH_MATCHING_1 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_2 = 1

	C_INCLUDE_DATAWIDTH_MATCHING_3 = 1

	TRDCNT_0 = <u>00111

	TRDCNT_1 = <u>00010

	TRDCNT_2 = <u>00010

	TRDCNT_3 = <u>00010

	THZCNT_0 = <u>00000

	THZCNT_1 = <u>00000

	THZCNT_2 = <u>00000

	THZCNT_3 = <u>00000

	TWRCNT_0 = <u>00100

	TWRCNT_1 = <u>00001

	TWRCNT_2 = <u>00001

	TWRCNT_3 = <u>00001

	TLZCNT_0 = <u>00010

	TLZCNT_1 = <u>00000

	TLZCNT_2 = <u>00000

	TLZCNT_3 = <u>00000

Entity <select_param> analyzed. Unit <select_param> generated.

Analyzing generic Entity <mem_steer> (Architecture <imp>).
	C_NUM_BANKS_MEM = 1

	C_MAX_MEM_WIDTH = 16

	C_MIN_MEM_WIDTH = 8

	C_IPIF_DWIDTH = 64

	C_ADDR_CNTR_WIDTH = 3

	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_GLOBAL_SYNC_MEM = 0

Entity <mem_steer> analyzed. Unit <mem_steer> generated.

Analyzing generic Entity <io_registers> (Architecture <imp>).
	C_GLOBAL_DATAWIDTH_MATCH = 0

	C_INCLUDE_NEGEDGE_IOREGS = 0

	C_IPIF_AWIDTH = 32

	C_MAX_MEM_WIDTH = 16

	C_NUM_BANKS_MEM = 1

INFO:Xst:1304 - Contents of register <mem_oen_reg_d1> in unit <io_registers> never changes during circuit operation. The register is replaced by logic.
Entity <io_registers> analyzed. Unit <io_registers> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ld_arith_reg_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg_0> synthesized.


Synthesizing Unit <ld_arith_reg>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:646 - Signal <mem_oen_reg_d1<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <mem_dq_i_reg> is never used or assigned.
    Register <mem_adv_ldn_reg> equivalent to <mem_cken_reg> has been removed
    Register <mem_lbon_reg> equivalent to <mem_cken_reg> has been removed
    Found 16-bit register for signal <Mem_DQ_I_int>.
    Found 32-bit register for signal <mem_a_reg>.
    Found 2-bit register for signal <mem_ben_reg>.
    Found 1-bit register for signal <mem_ce_reg<0>>.
    Found 1-bit register for signal <mem_cen_reg<0>>.
    Found 1-bit register for signal <mem_cken_reg>.
    Found 16-bit register for signal <mem_dq_o_reg>.
    Found 16-bit register for signal <mem_dq_t_reg>.
    Found 1-bit register for signal <mem_oen_reg<0>>.
    Found 2-bit register for signal <mem_qwen_reg>.
    Found 1-bit register for signal <mem_rnw_reg>.
    Found 1-bit register for signal <mem_rpn_reg>.
    Found 1-bit register for signal <mem_wen_reg>.
    Summary:
	inferred  91 D-type flip-flop(s).
Unit <io_registers> synthesized.


Synthesizing Unit <mem_steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_steer.vhd".
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Bus2IP_Data<16:63>> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE<2:7>> is never used.
WARNING:Xst:1780 - Signal <final_read_ce_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_dq_o_i_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_dq_o_i_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_oen_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_wrack_d2> is never used or assigned.
WARNING:Xst:646 - Signal <addr_cnt_sel> is assigned but never used.
WARNING:Xst:1780 - Signal <read_ce_reg1> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <last_data_valid_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <final_read_ce_re> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_data_in> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <read_ce<1:7>> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_valid_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_valid_d2> is never used or assigned.
WARNING:Xst:1780 - Signal <mem_readdata_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <final_readce_rst> is never used or assigned.
WARNING:Xst:646 - Signal <read_last> is assigned but never used.
WARNING:Xst:1780 - Signal <read_data_pipe<16:63>> is never used or assigned.
WARNING:Xst:1780 - Signal <read_last_d1> is never used or assigned.
    Register <Mem2Bus_WrAck> equivalent to <Mem2Bus_WrAddrAck> has been removed
    Found 1-bit register for signal <Mem2Bus_WrAddrAck>.
    Found 1-bit register for signal <mem_dq_t_d1>.
    Found 1-bit register for signal <mem_dq_t_d2>.
    Found 1-bit register for signal <read_ce<0>>.
    Found 1-bit register for signal <read_ce0_d1>.
    Found 1-bit register for signal <read_ce0_d2>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <mem_steer> synthesized.


Synthesizing Unit <select_param>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/select_param.vhd".
WARNING:Xst:1780 - Signal <mem_width> is never used or assigned.
Unit <select_param> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/counters.vhd".
    Found 1-bit register for signal <Trd_end>.
    Found 1-bit register for signal <Tlz_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Thz_end>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <counters> synthesized.


Synthesizing Unit <addr_counter_mux>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/addr_counter_mux.vhd".
WARNING:Xst:647 - Input <Clk> is never used.
WARNING:Xst:647 - Input <Datawidth_match> is never used.
WARNING:Xst:647 - Input <Rst> is never used.
WARNING:Xst:647 - Input <Mem_width_bytes> is never used.
WARNING:Xst:647 - Input <Addr_cnt_ce> is never used.
WARNING:Xst:647 - Input <Addr_cnt_rst> is never used.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used.
WARNING:Xst:1780 - Signal <addr_suffix> is never used or assigned.
WARNING:Xst:1780 - Signal <xfer> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_val> is never used or assigned.
WARNING:Xst:1780 - Signal <addr_cnt_i> is never used or assigned.
Unit <addr_counter_mux> synthesized.


Synthesizing Unit <mem_state_machine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/mem_state_machine.vhd".
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used.
    Found finite state machine <FSM_0> for signal <crnt_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 28                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x2-bit ROM for signal <$n0042>.
    Found 4x1-bit ROM for signal <Mem2Bus_WrReqAck>.
    Found 1-bit 4-to-1 multiplexer for signal <Mem_WEN_cmb>.
    Found 1-bit register for signal <LastDataValid>.
    Found 1-bit register for signal <mem2bus_wrack_d1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mem_state_machine> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <Bus2IP_IBurst> is never used.
    Found 1-bit register for signal <Bus2Mem_RdReq>.
    Found 1-bit register for signal <Bus2Mem_WrReq>.
    Found 1-bit register for signal <Bus2Mem_Burst>.
    Found 1-bit register for signal <bus2ip_rdreq_d1>.
    Found 1-bit register for signal <bus2ip_wrreq_d1>.
    Found 1-bit register for signal <early_enable>.
    Found 1-bit register for signal <Mem2Bus_RdAddrAck_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <flex_addr_cntr_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_0> synthesized.


Synthesizing Unit <flex_addr_cntr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$n0001> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<7:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_0> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <Req_Active> is never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <srl_fifo2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0007> created at line 230.
    Found 1-bit xor2 for signal <$n0008> created at line 230.
    Found 1-bit xor2 for signal <$n0009> created at line 230.
    Found 1-bit xor2 for signal <$n0010> created at line 230.
Unit <srl_fifo2> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H<0>> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:28>> is never used.
WARNING:Xst:647 - Input <Addr<31>> is never used.
    Found 32-bit 4-to-1 multiplexer for signal <Wr_Data_Out<0:31>>.
    Found 16-bit 4-to-1 multiplexer for signal <Rd_Data_Out<16:31>>.
    Found 8-bit 4-to-1 multiplexer for signal <BE_Out>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0026> created at line 419.
    Found 1-bit 4-to-1 multiplexer for signal <$n0028> created at line 419.
    Found 1-bit 4-to-1 multiplexer for signal <$n0031>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0032>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0035>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0041> created at line 419.
    Found 1-bit 4-to-1 multiplexer for signal <$n0043> created at line 419.
    Summary:
	inferred  64 Multiplexer(s).
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <last_read_data> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_wrdack_i> equivalent to <wr_buf_wren> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
INFO:Xst:1799 - State pbrd_single_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbrd_burst_init is never reached in FSM <plb_read_cntl_state>.
INFO:Xst:1799 - State pbwr_init is never reached in FSM <plb_write_cntl_state>.
INFO:Xst:1799 - State iwr_single2 is never reached in FSM <ipif_wr_cntl_state>.
    Found finite state machine <FSM_1> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbrd_idle                                      |
    | Power Up State     | pbrd_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | pbwr_idle                                      |
    | Power Up State     | pbwr_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <line_count_done>.
    Found 4x2-bit ROM for signal <$n0197>.
    Found 4x1-bit ROM for signal <last_read_data_ns>.
    Found 4x1-bit ROM for signal <$n0193> created at line 1271.
    Found 1-bit 8-to-1 multiplexer for signal <$n0172>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0173>.
    Found 5-bit comparator less for signal <$n0186> created at line 2905.
    Found 4-bit comparator lessequal for signal <$n0208> created at line 3337.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 1-bit register for signal <Bus2IP_masterID_i<0>>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <last_wr_data>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <master_id<0>>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_buf_done_in>.
    Found 1-bit register for signal <wr_buf_wren>.
    Found 1-bit register for signal <wr_dphase_active>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <or_gate_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_0> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <EMC>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/hdl/vhdl/emc.vhd".
WARNING:Xst:1780 - Signal <mem_be_int> is never used or assigned.
WARNING:Xst:1780 - Signal <Tlz_cnt_en> is never used or assigned.
WARNING:Xst:1780 - Signal <Thz_cnt_en> is never used or assigned.
Unit <EMC> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2Bus_IntrEvent<1>> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <plb_emc>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/hdl/vhdl/plb_emc.vhd".
WARNING:Xst:646 - Signal <memcon_cs_bus_full<1:3>> is assigned but never used.
Unit <plb_emc> synthesized.


Synthesizing Unit <generic_external_memory_wrapper>.
    Related source file is "C:/MyProject/PT8614_flash/hdl/generic_external_memory_wrapper.vhd".
Unit <generic_external_memory_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 16
 16x1-bit ROM                                          : 10
 4x1-bit ROM                                           : 4
 4x2-bit ROM                                           : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 80
 1-bit register                                        : 65
 16-bit register                                       : 3
 2-bit register                                        : 2
 3-bit register                                        : 2
 32-bit register                                       : 2
 4-bit register                                        : 3
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 68
 1-bit 4-to-1 multiplexer                              : 66
 1-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state> on signal <ipif_wr_cntl_state[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 000
 iwr_init         | 001
 iwr_burst_indet1 | 010
 iwr_burst_indet2 | 101
 iwr_burst_fixed1 | 011
 iwr_single1      | 100
 iwr_single2      | unreached
------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state> on signal <plb_write_cntl_state[1:4]> with speed1 encoding.
------------------------------
 State            | Encoding
------------------------------
 pbwr_idle        | 1000
 pbwr_init        | unreached
 pbwr_burst_fixed | 0010
 pbwr_burst_indet | 0100
 pbwrite_flush    | 0001
------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state> on signal <plb_read_cntl_state[1:3]> with sequential encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 pbrd_idle             | 000
 pbrd_single_init      | unreached
 pbrd_single           | 011
 pbrd_burst_init       | unreached
 pbrd_burst_fixed      | 010
 pbrd_burst_indet      | 001
 pbrd_burst_indet_done | 101
 pbread_flush          | 100
-----------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <generic_external_memory/I_EMC/MEM_STATE_MACHINE_I/crnt_state> on signal <crnt_state[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 write      | 001
 read       | 010
 wait_rdack | 100
 wrreq_end  | 011
------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# ROMs                                                 : 16
 16x1-bit ROM                                          : 10
 4x1-bit ROM                                           : 4
 4x2-bit ROM                                           : 2
# Counters                                             : 1
 4-bit down counter                                    : 1
# Registers                                            : 487
 Flip-Flops                                            : 487
# Comparators                                          : 2
 4-bit comparator lessequal                            : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 68
 1-bit 4-to-1 multiplexer                              : 66
 1-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <mem_cken_reg> (without init value) has a constant value of 0 in block <io_registers>.
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
WARNING:Xst:1710 - FF/Latch  <read_ce_0> (without init value) has a constant value of 0 in block <mem_steer>.
WARNING:Xst:1291 - FF/Latch <mem_dq_t_d1> is unconnected in block <mem_steer>.
WARNING:Xst:1291 - FF/Latch <mem_dq_t_d2> is unconnected in block <mem_steer>.
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.
WARNING:Xst:1710 - FF/Latch  <sl_rearbitrate_i> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.

Optimizing unit <generic_external_memory_wrapper> ...

Optimizing unit <io_registers> ...

Optimizing unit <mem_steer> ...

Optimizing unit <ld_arith_reg> ...

Optimizing unit <ld_arith_reg_0> ...

Optimizing unit <mem_state_machine> ...

Optimizing unit <addr_reg_cntr_brst_flex_0> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment_indet> ...
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_state_FFd1> in Unit <plb_slave_attachment_indet> is equivalent to the following FF/Latch, which will be removed : <sl_wait_i> 

Optimizing unit <IPIF_Steer> ...

Optimizing unit <srl_fifo2> ...

Optimizing unit <burst_support> ...

Optimizing unit <ipic_if> ...

Optimizing unit <addr_reg_cntr_brst_flex> ...

Optimizing unit <flex_addr_cntr> ...

Optimizing unit <flex_addr_cntr_0> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_EMC/MEM_STATE_MACHINE_I/LastDataValid> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/wr_dphase_active> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> is unconnected in block <generic_external_memory_wrapper>.
WARNING:Xst:1291 - FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> is unconnected in block <generic_external_memory_wrapper>.
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3> 
INFO:Xst:2260 - The FF/Latch <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2> in Unit <generic_external_memory_wrapper> is equivalent to the following FF/Latch : <generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2> 
FlipFlop generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_busy has been replicated 1 time(s)
PACKER Warning: Lut generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.
PACKER Warning: Lut generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Addr_cntr_load_en1 driving carry generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_MUXCY can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/generic_external_memory_wrapper/generic_external_memory_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 310

Cell Usage :
# BELS                             : 738
#      GND                         : 1
#      INV                         : 7
#      LUT2                        : 31
#      LUT2_D                      : 2
#      LUT2_L                      : 5
#      LUT3                        : 148
#      LUT3_D                      : 10
#      LUT3_L                      : 15
#      LUT4                        : 233
#      LUT4_D                      : 19
#      LUT4_L                      : 44
#      MULT_AND                    : 20
#      MUXCY                       : 82
#      MUXCY_L                     : 11
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 501
#      FDR                         : 224
#      FDRE                        : 212
#      FDRS                        : 11
#      FDRSE                       : 20
#      FDS                         : 24
#      FDSE                        : 10
# Shift Registers                  : 66
#      SRL16E                      : 66
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                     351  out of   9280     3%  
 Number of Slice Flip Flops:           469  out of  18560     2%  
 Number of 4 input LUTs:               573  out of  18560     3%  
    Number used as logic: 507
    Number used as Shift registers: 66
    IOB Flip Flops: 32


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PLB_Clk                            | NONE                   | 567   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.167ns (Maximum Frequency: 139.528MHz)
   Minimum input arrival time before clock: 4.262ns
   Maximum output required time after clock: 1.275ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 7.167ns (frequency: 139.528MHz)
  Total number of paths / destination ports: 23347 / 1270
-------------------------------------------------------------------------
Delay:               7.167ns (Levels of Logic = 11)
  Source:            generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FFd2 (FF)
  Destination:       generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FFd2 to generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            10   0.374   0.717  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FFd2 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FFd2)
     LUT4:I1->O            1   0.313   0.440  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/_n0005_SW1 (N743)
     LUT4:I3->O            1   0.313   0.440  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_wr_busy_SW0 (N669)
     LUT4:I3->O            6   0.313   0.552  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_wr_busy (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_wr_busy)
     LUT4_D:I2->O         18   0.313   0.726  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy1 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/clear_sl_busy)
     LUT4_L:I2->LO         1   0.313   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/Mrom_data_RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I4/I_ALU_LUT/Mrom__n0001 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/N7)
     MUXCY:S->O            1   0.377   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I4/MUXCY_I (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<4>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I3/MUXCY_I (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I2/MUXCY_I (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.041   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I1/MUXCY_I (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.525   0.390  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Counter_Bit_I0/MUXCY_I (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/alu_cy<0>)
     INV:I->O              1   0.313   0.390  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/Mxor_carry_active_high__n00001_INV_0 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                    0.234          generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      7.167ns (3.512ns logic, 3.655ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 773 / 663
-------------------------------------------------------------------------
Offset:              4.262ns (Levels of Logic = 6)
  Source:            PLB_abort (PAD)
  Destination:       generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3_D:I0->LO         1   0.313   0.128  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sig_cmd_abort1 (N937)
     LUT4:I2->O            6   0.313   0.552  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/Ker5111 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/N511)
     LUT3_L:I2->LO         1   0.313   0.150  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_ns26 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_ns_map206)
     LUT4:I3->O            1   0.313   0.440  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_ns62_SW0 (N834)
     LUT4_L:I3->LO         2   0.313   0.150  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_ns62 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_ns)
     LUT4:I3->O            4   0.313   0.486  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/_n0257 (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/_n0257)
     FDRE:CE                   0.335          generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/data_cycle_count_0
    ----------------------------------------
    Total                      4.262ns (2.356ns logic, 1.906ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 154 / 153
-------------------------------------------------------------------------
Offset:              1.275ns (Levels of Logic = 1)
  Source:            generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/rd_data_ack (FF)
  Destination:       Sl_rdDAck (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/rd_data_ack to Sl_rdDAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.374   0.588  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/rd_data_ack (generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/rd_data_ack)
     LUT2:I0->O            1   0.313   0.000  generic_external_memory/I_PLB_IPIF/I_SLAVE_ATTACHMENT/sl_rddack_i1 (Sl_rdDAck)
    ----------------------------------------
    Total                      1.275ns (0.687ns logic, 0.588ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
CPU : 26.58 / 26.68 s | Elapsed : 26.00 / 26.00 s
 
--> 

Total memory usage is 205920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  384 (   0 filtered)
Number of infos    :   17 (   0 filtered)

