// Seed: 1942122794
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2
    , id_7,
    input wor id_3,
    input tri1 id_4,
    output wand id_5
);
  assign id_5 = 1 ? 1 * id_7 - 1 : id_0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8
);
  integer id_10;
  assign id_10 = 1'b0;
  module_0(
      id_6, id_8, id_4, id_6, id_4, id_8
  );
endmodule
