Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 21 14:53:47 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RTCC_timing_summary_routed.rpt -pb RTCC_timing_summary_routed.pb -rpx RTCC_timing_summary_routed.rpx -warn_on_violation
| Design       : RTCC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: I2C_CONTROLLER/cmd_tready_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: RESET_SYNC/rst_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cmd_tvalid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.961        0.000                      0                  252        0.132        0.000                      0                  252        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.961        0.000                      0                  252        0.132        0.000                      0                  252        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 I2C_CONTROLLER/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.273ns (27.021%)  route 3.438ns (72.979%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.707     5.309    I2C_CONTROLLER/CLK
    SLICE_X2Y109         FDRE                                         r  I2C_CONTROLLER/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  I2C_CONTROLLER/clk_counter_reg[2]/Q
                         net (fo=11, routed)          1.046     6.873    I2C_CONTROLLER/clk_counter_reg_n_0_[2]
    SLICE_X2Y111         LUT4 (Prop_lut4_I3_O)        0.150     7.023 r  I2C_CONTROLLER/FSM_sequential_state[2]_i_8/O
                         net (fo=4, routed)           0.675     7.698    I2C_CONTROLLER/FSM_sequential_state[2]_i_8_n_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.328     8.026 f  I2C_CONTROLLER/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.600     8.626    I2C_CONTROLLER/FSM_sequential_state[2]_i_5_n_0
    SLICE_X4Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.750 r  I2C_CONTROLLER/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.588     9.338    I2C_CONTROLLER/FSM_sequential_state[2]_i_4_n_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I2_O)        0.153     9.491 r  I2C_CONTROLLER/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.530    10.020    I2C_CONTROLLER/FSM_sequential_state[1]_i_1_n_0
    SLICE_X4Y109         FDRE                                         r  I2C_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.585    15.007    I2C_CONTROLLER/CLK
    SLICE_X4Y109         FDRE                                         r  I2C_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.250    14.981    I2C_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/scl_halfperiod_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.578ns (32.732%)  route 3.243ns (67.268%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.706     5.308    I2C_CONTROLLER/CLK
    SLICE_X3Y111         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.419     5.727 r  I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/Q
                         net (fo=7, routed)           0.870     6.598    I2C_CONTROLLER/scl_halfperiod_counter_reg_n_0_[2]
    SLICE_X2Y110         LUT4 (Prop_lut4_I1_O)        0.327     6.925 r  I2C_CONTROLLER/scl_halfperiod_counter[4]_i_10/O
                         net (fo=7, routed)           0.875     7.799    I2C_CONTROLLER/scl_halfperiod_counter[4]_i_10_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.348     8.147 r  I2C_CONTROLLER/scl_halfperiod_counter[4]_i_9/O
                         net (fo=3, routed)           1.078     9.226    I2C_CONTROLLER/scl_halfperiod_counter[4]_i_9_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I0_O)        0.153     9.379 r  I2C_CONTROLLER/scl_halfperiod_counter[4]_i_6/O
                         net (fo=1, routed)           0.420     9.798    I2C_CONTROLLER/scl_halfperiod_counter[4]_i_6_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.331    10.129 r  I2C_CONTROLLER/scl_halfperiod_counter[4]_i_2/O
                         net (fo=1, routed)           0.000    10.129    I2C_CONTROLLER/scl_halfperiod_counter[4]
    SLICE_X2Y108         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.588    15.010    I2C_CONTROLLER/CLK
    SLICE_X2Y108         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[4]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.077    15.327    I2C_CONTROLLER/scl_halfperiod_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.204%)  route 3.077ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.141     9.228    internal_anode[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.204%)  route 3.077ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.141     9.228    internal_anode[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.204%)  route 3.077ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.141     9.228    internal_anode[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.204%)  route 3.077ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.141     9.228    internal_anode[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.600    15.023    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.983%)  route 2.939ns (78.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.002     9.089    internal_anode[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.983%)  route 2.939ns (78.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.002     9.089    internal_anode[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.983%)  route 2.939ns (78.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.002     9.089    internal_anode[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.828ns (21.983%)  route 2.939ns (78.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.461    counter_reg[12]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  internal_anode[7]_i_3/O
                         net (fo=1, routed)           0.825     7.409    internal_anode[7]_i_3_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.533 f  internal_anode[7]_i_2/O
                         net (fo=2, routed)           0.430     7.963    internal_anode[7]_i_2_n_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.124     8.087 r  internal_anode[7]_i_1/O
                         net (fo=36, routed)          1.002     9.089    internal_anode[7]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.599    15.022    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X1Y84          FDRE (Setup_fdre_C_R)       -0.429    14.832    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/sda_delay_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/sda_delay_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.513    I2C_CONTROLLER/CLK
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  I2C_CONTROLLER/sda_delay_reg[13]/Q
                         net (fo=1, routed)           0.051     1.705    I2C_CONTROLLER/sda_delay_reg_n_0_[13]
    SLICE_X1Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X1Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[12]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y113         FDSE (Hold_fdse_C_D)         0.047     1.573    I2C_CONTROLLER/sda_delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 RESET_SYNC/rst_in_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_SYNC/rst_in_p2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.511    RESET_SYNC/CLK
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_in_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  RESET_SYNC/rst_in_p1_reg/Q
                         net (fo=1, routed)           0.056     1.731    RESET_SYNC/rst_in_p1
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_in_p2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     2.028    RESET_SYNC/CLK
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_in_p2_reg/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.060     1.571    RESET_SYNC/rst_in_p2_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/byte_to_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/byte_to_send_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.595     1.514    I2C_CONTROLLER/CLK
    SLICE_X4Y111         FDRE                                         r  I2C_CONTROLLER/byte_to_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  I2C_CONTROLLER/byte_to_send_reg[0]/Q
                         net (fo=1, routed)           0.086     1.741    I2C_CONTROLLER/byte_to_send_reg_n_0_[0]
    SLICE_X5Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.786 r  I2C_CONTROLLER/byte_to_send[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    I2C_CONTROLLER/byte_to_send[1]
    SLICE_X5Y111         FDRE                                         r  I2C_CONTROLLER/byte_to_send_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X5Y111         FDRE                                         r  I2C_CONTROLLER/byte_to_send_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.091     1.618    I2C_CONTROLLER/byte_to_send_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/sda_delay_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/sda_delay_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.513    I2C_CONTROLLER/CLK
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDSE (Prop_fdse_C_Q)         0.128     1.641 r  I2C_CONTROLLER/sda_delay_reg[1]/Q
                         net (fo=1, routed)           0.062     1.703    I2C_CONTROLLER/sda_delay_reg_n_0_[1]
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDSE (Hold_fdse_C_D)        -0.008     1.505    I2C_CONTROLLER/sda_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 RESET_SYNC/rst_in_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RESET_SYNC/rst_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.511    RESET_SYNC/CLK
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_in_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  RESET_SYNC/rst_in_p2_reg/Q
                         net (fo=8, routed)           0.073     1.732    RESET_SYNC/rst_in_p2
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.098     1.830 r  RESET_SYNC/rst_out_i_1/O
                         net (fo=1, routed)           0.000     1.830    RESET_SYNC/rst_out_i_1_n_0
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     2.028    RESET_SYNC/CLK
    SLICE_X2Y117         FDRE                                         r  RESET_SYNC/rst_out_reg/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.121     1.632    RESET_SYNC/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/sda_delay_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/sda_delay_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.513    I2C_CONTROLLER/CLK
    SLICE_X3Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  I2C_CONTROLLER/sda_delay_reg[27]/Q
                         net (fo=1, routed)           0.105     1.760    I2C_CONTROLLER/sda_delay_reg_n_0_[27]
    SLICE_X3Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X3Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[26]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y113         FDSE (Hold_fdse_C_D)         0.047     1.560    I2C_CONTROLLER/sda_delay_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/sda_delay_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/sda_delay_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.513    I2C_CONTROLLER/CLK
    SLICE_X3Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  I2C_CONTROLLER/sda_delay_reg[24]/Q
                         net (fo=1, routed)           0.144     1.799    I2C_CONTROLLER/sda_delay_reg_n_0_[24]
    SLICE_X2Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X2Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[23]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y113         FDSE (Hold_fdse_C_D)         0.064     1.590    I2C_CONTROLLER/sda_delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/scl_halfperiod_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.596     1.515    I2C_CONTROLLER/CLK
    SLICE_X3Y111         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  I2C_CONTROLLER/scl_halfperiod_counter_reg[2]/Q
                         net (fo=7, routed)           0.083     1.727    I2C_CONTROLLER/scl_halfperiod_counter_reg_n_0_[2]
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.099     1.826 r  I2C_CONTROLLER/scl_halfperiod_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    I2C_CONTROLLER/scl_halfperiod_counter[3]
    SLICE_X3Y111         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     2.034    I2C_CONTROLLER/CLK
    SLICE_X3Y111         FDRE                                         r  I2C_CONTROLLER/scl_halfperiod_counter_reg[3]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.607    I2C_CONTROLLER/scl_halfperiod_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 internal_anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal_anode_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  internal_anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  internal_anode_reg[4]/Q
                         net (fo=2, routed)           0.122     1.805    ANODE_OBUF[4]
    SLICE_X2Y84          FDRE                                         r  internal_anode_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  internal_anode_reg[5]_lopt_replica/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.063     1.582    internal_anode_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/sda_delay_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C_CONTROLLER/sda_delay_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.513    I2C_CONTROLLER/CLK
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDSE (Prop_fdse_C_Q)         0.128     1.641 r  I2C_CONTROLLER/sda_delay_reg[2]/Q
                         net (fo=1, routed)           0.126     1.768    I2C_CONTROLLER/sda_delay_reg_n_0_[2]
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.031    I2C_CONTROLLER/CLK
    SLICE_X0Y113         FDSE                                         r  I2C_CONTROLLER/sda_delay_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDSE (Hold_fdse_C_D)         0.022     1.535    I2C_CONTROLLER/sda_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    I2C_CONTROLLER/byte_to_send_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111    I2C_CONTROLLER/byte_to_send_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    I2C_CONTROLLER/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    I2C_CONTROLLER/sda_delay_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    I2C_CONTROLLER/sda_delay_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    I2C_CONTROLLER/sda_delay_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    I2C_CONTROLLER/sda_delay_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    I2C_CONTROLLER/sda_delay_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    I2C_CONTROLLER/sda_delay_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    I2C_CONTROLLER/sda_delay_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    I2C_CONTROLLER/sda_delay_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    I2C_CONTROLLER/sda_delay_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    I2C_CONTROLLER/sda_delay_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    I2C_CONTROLLER/sda_delay_reg[32]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    I2C_CONTROLLER/sda_delay_reg[33]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    I2C_CONTROLLER/sda_delay_reg[34]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    I2C_CONTROLLER/sda_delay_reg[35]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    I2C_CONTROLLER/sda_delay_reg[36]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    I2C_CONTROLLER/sda_delay_reg[37]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    I2C_CONTROLLER/sda_delay_reg[38]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    I2C_CONTROLLER/sda_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     counter_reg[1]/C



