library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
use work.Demux.all;

entity Demux_2  is
  port (I_0: in std_logic; Y_3, Y_2, Y_1, Y_0: out std_logic);
end entity Demux_2;

architecture Struct of Demux_2 is
  signal : std_logic;
begin
  -- component instances
  INV1: INVERTER port map(A => S , Y => S_BAR);
  AND1: AND_2 port map ( A => S_BAR , B => D, Y => I_0);
  AND2: AND_2 port map (A => S, B => D, Y => I_1);
  
  
  
end Struct;