MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 0
  DestDataType: 0
  ComputeDataType: 0
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: false
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: false
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 8
  LSPB: 32
  LVCA: 32
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 0
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 8
  LSPB: 32
  LVCA: 32
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 1
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM5
  SolutionIndex: 2
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM5
  SolutionIndex: 3
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 64
  LVCB: 16
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 4
  key: [1, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 64
  LVCA: 16
  LVCB: 4
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 5
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 64
  LVCA: 16
  LVCB: 4
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM5
  SolutionIndex: 6
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 64
  LVCA: 16
  LVCB: 4
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 7
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 64
  LVCA: 16
  LVCB: 4
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM5
  SolutionIndex: 8
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 64
  LVCA: 16
  LVCB: 4
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x16_MI32x32x2x1_SE_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_32_WG64_4_1_WGM15
  SolutionIndex: 9
  key: [1, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 12416
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 10
  key: [1, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 12416
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM1
  SolutionIndex: 11
  key: [1, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 12416
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 12
  key: [1, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 12416
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x32_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM2
  SolutionIndex: 13
  key: [1, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 12416
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 10240
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 8
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [1, 32]
  ThreadTile0: 16
  ThreadTile1: 1
  ThreadTileA: 16
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x64x32_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT1_32_WG64_4_1_WGM5
  SolutionIndex: 14
  key: [1, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 15
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 16
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 17
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3616
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SN_GRVW4_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 18
  key: [2, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3648
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x16_MI16x16x4x1_SE_GRVW4_K1_LPB4_NLCA1_PLR5_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 19
  key: [2, 16, 4, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 20
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 21
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 22
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 23
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 24
  key: [2, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 25
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM15
  SolutionIndex: 26
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 27
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 4
  LSPB: 8
  LVCA: 64
  LVCB: 32
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM5
  SolutionIndex: 28
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [2, 16]
  ThreadTile0: 8
  ThreadTile1: 1
  ThreadTileA: 8
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x32x32_MI16x16x4x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_16_WG32_8_1_WGM1
  SolutionIndex: 29
  key: [2, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 8
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SE_GRVW4_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM5
  SolutionIndex: 30
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 16
  LSPB: 32
  LVCA: 16
  LVCB: 8
  LVPA: 8
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x16_MI16x16x4x1_SE_GRVW2_K1_LPB2_NLCA1_PLR5_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM5
  SolutionIndex: 31
  key: [1, 16, 2, 1, 5, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 32
  LVCB: 32
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 32
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 32
  LVCB: 32
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 33
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 32
  LVCB: 32
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 34
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 32
  LVCB: 32
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 35
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 36
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6208
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 37
  key: [1, 16, 2, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 38
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 39
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 40
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SN_GRVW4_K1_LPB4_NLCA1_PLR9_SU32_SUS256_SVW4_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 41
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 32
  LSPB: 32
  LVCA: 8
  LVCB: 8
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6272
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 8
  SubGroup1: 32
  SubGroupA: 8
  SubGroupB: 32
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT32x32x32_MI16x16x4x1_SE_GRVW4_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG32_8_1_WGM1
  SolutionIndex: 42
  key: [1, 16, 4, 1, 9, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6688
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x32_MI16x16x4x1_SE_GRVW4_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG64_4_1_WGM2
  SolutionIndex: 43
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 6688
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[4, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT64x16x32_MI16x16x4x1_SN_GRVW4_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG64_4_1_WGM2
  SolutionIndex: 44
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 45
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 46
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 47
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3104
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 48
  key: [1, 16, 2, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 49
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 50
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 51
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM2
  SolutionIndex: 52
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM5
  SolutionIndex: 53
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM5
  SolutionIndex: 54
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM5
  SolutionIndex: 55
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM5
  SolutionIndex: 56
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM15
  SolutionIndex: 57
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM15
  SolutionIndex: 58
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT1_16_WG16_4_1_WGM15
  SolutionIndex: 59
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 8
  LSPB: 4
  LVCA: 8
  LVCB: 16
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 3136
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 576
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 512
  LdsOffsetB_Blk: 2560
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 1]'
  MIWaveTile: '[1, 1]'
  MIWaveTileA: 1
  MIWaveTileB: 1
  MacroTile0: 16
  MacroTile1: 16
  MacroTileA: 16
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 1
  SubGroup0: 4
  SubGroup1: 16
  SubGroupA: 4
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [1, 16]
  ThreadTile0: 4
  ThreadTile1: 1
  ThreadTileA: 4
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT16x16x32_MI16x16x4x1_SN_GRVW2_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW1_TT1_16_WG16_4_1_WGM15
  SolutionIndex: 60
  key: [1, 16, 4, 1, 9, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 61
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 15
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM15
  SolutionIndex: 62
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU32_SUS256_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 63
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR9_SU32_SUS256_SVW4_TT2_32_WG64_4_1_WGM2
  SolutionIndex: 64
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 4
  LSPB: 32
  LVCA: 64
  LVCB: 8
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW2_K1_LPB2_NLCA1_PLR9_SU32_SUS256_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 65
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU32_SUS256_SVW4_TT2_32_WG64_4_1_WGM5
  SolutionIndex: 66
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7232
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM2
  SolutionIndex: 67
  key: [2, 32, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 68
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM2
  SolutionIndex: 69
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM5
  SolutionIndex: 70
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 71
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SE_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM5
  SolutionIndex: 72
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 16
  LSPA: 2
  LSPB: 16
  LVCA: 128
  LVCB: 16
  LVPA: 2
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7296
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_GRVW1_K1_LPB4_NLCA1_PLR9_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM2
  SolutionIndex: 73
  key: [2, 32, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 32
  LSPA: 2
  LSPB: 8
  LVCA: 128
  LVCB: 32
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14464
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 16
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 16
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x32_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 74
  key: [2, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 32
  LSPA: 2
  LSPB: 8
  LVCA: 128
  LVCB: 32
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14464
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 16
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 16
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x32_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM1
  SolutionIndex: 75
  key: [2, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 32
  LSPA: 2
  LSPB: 8
  LVCA: 128
  LVCB: 32
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14464
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 16
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 16
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x32_MI32x32x2x1_SN_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM5
  SolutionIndex: 76
  key: [2, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 32
  LSPA: 2
  LSPB: 8
  LVCA: 128
  LVCB: 32
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14464
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 16
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 16
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x32_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM5
  SolutionIndex: 77
  key: [2, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 128
  LSCB: 32
  LSPA: 2
  LSPB: 8
  LVCA: 128
  LVCB: 32
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14464
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[32, 32, 2, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[2, 2]'
  MIWaveTile: '[2, 1]'
  MIWaveTileA: 2
  MIWaveTileB: 1
  MacroTile0: 128
  MacroTile1: 64
  MacroTileA: 128
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 2
  MatrixInstM: 32
  MatrixInstN: 32
  MatrixInstruction: [32, 32, 2, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 32
  NumLoadsA: 16
  NumLoadsB: 8
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 16
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 17
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [2, 32]
  ThreadTile0: 32
  ThreadTile1: 1
  ThreadTileA: 32
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [64, 4, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT128x64x32_MI32x32x2x1_SE_GRVW1_K1_LPB2_NLCA1_PLR17_SU0_SUS0_SVW4_TT2_32_WG64_4_1_WGM2
  SolutionIndex: 78
  key: [2, 32, 2, 1, 17, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 79
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 80
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 81
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 82
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 83
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7488
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1088
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 84
  key: [9, 16, 2, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 85
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 86
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 87
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 88
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 16
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 16
  LVPB: 16
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 7552
  LdsNumElementsAlignedA: 2304
  LdsNumElementsAlignedB: 1152
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2304
  LdsOffsetB_Blk: 6400
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 4
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 5
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x16_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA9_PLR5_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 89
  key: [9, 16, 4, 1, 5, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 90
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR9_SU32_SUS256_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 91
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 92
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW2_K1_LPB2_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 93
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 94
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_K1_LPB2_NLCA9_PLR9_SU32_SUS256_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 95
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 14976
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2176
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 2
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB2_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 96
  key: [9, 16, 2, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM1
  SolutionIndex: 97
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 98
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 99
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW1_K1_LPB4_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 100
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 32
  LSPB: 16
  LVCA: 8
  LVCB: 16
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 1
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 9
  NumLoadsB: 4
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 0
  StaggerUMapping: 0
  StaggerUStride: 0
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: 'False'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 0
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SE_GRVW2_K1_LPB4_NLCA9_PLR9_SU0_SUS0_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 101
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 5
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA9_PLR9_SU32_SUS256_SVW4_TT9_16_WG16_16_1_WGM5
  SolutionIndex: 102
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 1
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 0
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: true
  ExpandPointerSwap: 0
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 1
  GlobalLoadVectorWidthB: 1
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 1
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 1
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: true
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 16
  LSCB: 32
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 16
  LVPB: 8
  LdcEqualsLdd: 0
  LdsBlockSizePerPad: 128
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 128
  LdsInitCVgprs: false
  LdsNumElements: 15104
  LdsNumElementsAlignedA: 4608
  LdsNumElementsAlignedB: 2304
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4608
  LdsOffsetB_Blk: 12800
  LdsPadA: 0
  LdsPadB: 4
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 8
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MFMA_BF16_1K: false
  MIArchVgpr: false
  MIBlock: '[16, 16, 4, 1, 1, 1]'
  MIInputPerThread: 1
  MIOutputVectorWidth: 4
  MIRegPerOut: 1
  MIWaveGroup: '[1, 4]'
  MIWaveTile: '[9, 1]'
  MIWaveTileA: 9
  MIWaveTileB: 1
  MacroTile0: 144
  MacroTile1: 64
  MacroTileA: 144
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstB: 1
  MatrixInstBM: 1
  MatrixInstBN: 1
  MatrixInstK: 4
  MatrixInstM: 16
  MatrixInstN: 16
  MatrixInstruction: [16, 16, 4, 1]
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 36
  NumGlobalWriteVectorsPerThread: 36
  NumLoadsA: 18
  NumLoadsB: 8
  NumLoadsCoalescedA: 9
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 8
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: 2
  PrefetchLocalRead: 9
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 3
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 4
  SubGroup1: 64
  SubGroupA: 4
  SubGroupB: 64
  SuppressNoLoadLoop: false
  ThreadTile: [9, 16]
  ThreadTile0: 36
  ThreadTile1: 1
  ThreadTileA: 36
  ThreadTileB: 1
  TransposeLDS: 1
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: false
  UnrollMajorLDSB: true
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 1
  VectorStore: -1
  VectorWidth: 1
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 2
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: '1'
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bljk_SB_MT144x64x32_MI16x16x4x1_SN_GRVW1_K1_LPB4_NLCA9_PLR9_SU32_SUS256_SVW4_TT9_16_WG16_16_1_WGM2
  SolutionIndex: 103
  key: [9, 16, 4, 1, 9, 64]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.25}
  - type: CUGranularity
    value: {mt0: 0.0625, mt1: 0.0625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.0078125, mt1: 0.015625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.006944444444444444, mt1: 0.015625, cus: 0.009615384615384616}
  trees:
  - tree:
    - {featureIdx: 1, threshold: 368.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 2, threshold: 3736.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 3, nextIdxGT: 48}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1094.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 1001.5, nextIdxLTE: 7, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: 8, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 1098.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1229.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3203.5, nextIdxLTE: 11, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3151.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9202967286109924, nextIdxLTE: 13, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 392.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3011.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 615.0, nextIdxLTE: 16, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1416.0, nextIdxLTE: 17, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9376085102558136, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9652777910232544, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2721.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8819444477558136, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2487.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2678.5, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 464.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9421875178813934, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 609.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9899553656578064, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1515.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2752.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1363.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.923828125, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 734.0, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1822.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 671.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 739.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 764.5, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 787.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 815.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 2112.5, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1389.5, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9421875178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 614.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1572.0, nextIdxLTE: 43, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 453.5, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1280.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 542.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 597.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3194.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 988.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1890.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 1, threshold: 368.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 2, threshold: 3736.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 3, nextIdxGT: 48}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.6972222030162811, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 4, threshold: 0.8805555701255798, nextIdxLTE: 6, nextIdxGT: 36}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 7, nextIdxGT: 25}
    - {featureIdx: 4, threshold: 0.8395833373069763, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1740.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2164.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1248.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9384765625, nextIdxLTE: 13, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3409.0, nextIdxLTE: 14, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.877232164144516, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1649.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9148065447807312, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.96564981341362, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3391.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9554811418056488, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9497767984867096, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9870876669883728, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.994419664144516, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3124.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7729166746139526, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 1001.5, nextIdxLTE: 27, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2762.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1362.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1550.0, nextIdxLTE: 30, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9937900602817535, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1425.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9748025238513947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1786.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1880.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3194.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2013.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3340.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2293.0, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 1267.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3144.5, nextIdxLTE: 41, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2777.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1378.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 2496.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9539262652397156, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9104166626930237, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2754.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 586.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 988.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1890.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 1
  - tree:
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 1, threshold: 424.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 3, nextIdxGT: 41}
    - {featureIdx: 4, threshold: 0.8805555701255798, nextIdxLTE: 4, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2783.0, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 829.0, nextIdxLTE: 6, nextIdxGT: 19}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2383.0, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 4, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.937560111284256, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2291.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2398.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9337357878684998, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 558.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2774.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9903178215026855, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9942708313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2078.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1000.0, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9432291686534882, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9424479007720947, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 3115.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7986111342906952, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3727.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1008.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7777777910232544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2002.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 483.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9500976502895355, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2272.5, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 3111.5, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9585193395614624, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2767.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3783.5, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 921.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 3410.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 1881.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 2
  - tree:
    - {featureIdx: 4, threshold: 0.7444444298744202, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 1, threshold: 424.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 3, nextIdxGT: 41}
    - {featureIdx: 4, threshold: 0.8805555701255798, nextIdxLTE: 4, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2783.0, nextIdxLTE: 5, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 829.0, nextIdxLTE: 6, nextIdxGT: 19}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2383.0, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 4, threshold: 0.8645833432674408, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2279.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.937560111284256, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2398.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9337357878684998, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 558.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2774.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9903178215026855, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.9942708313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2078.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1000.0, nextIdxLTE: 23, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9432291686534882, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9424479007720947, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 3115.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3056.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.98486328125, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7777777910232544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2002.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2214.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3367.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3116.0, nextIdxLTE: 34, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9116654694080353, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2567.5, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2552.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9732481241226196, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9443359375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 1881.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 4, threshold: 0.7611111104488373, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1960.0, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2451.0, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2442.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1982.0, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 413.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 695.0, nextIdxLTE: 8, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 3812.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9319444596767426, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1786.5, nextIdxLTE: 11, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9563920199871063, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 635.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 4, threshold: 0.8097222149372101, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1579.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 549.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.9719460308551788, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2009.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 581.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 3288.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1885.0, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 615.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1539.0, nextIdxLTE: 23, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 743.0, nextIdxLTE: 26, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1432.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.7833333313465118, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1449.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1174.5, nextIdxLTE: 30, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 1012.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1389.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1378.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9922275543212891, nextIdxLTE: 34, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 974.5, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3748.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 1250.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 987.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 1020.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3116.5, nextIdxLTE: -1, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 872.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 1939.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1894.5, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 940.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3866.0, nextIdxLTE: 47, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3698.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 4
  - tree:
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1953.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1982.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: 33}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 739.5, nextIdxLTE: 9, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3225.5, nextIdxLTE: 10, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9484374821186066, nextIdxLTE: 11, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2550.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9365767240524292, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 711.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1943.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9631510376930237, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 1425.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1843.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1730.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2525.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 687.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1575.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3799.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 981.0, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2414.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2380.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3194.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1174.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 3410.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.96728515625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3055.0, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9632440209388733, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9888888895511627, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 957.5, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1881.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 5
  - tree:
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1960.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 423.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 427.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 689.5, nextIdxLTE: 6, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 3489.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2462.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1958.0, nextIdxLTE: 9, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9776278436183929, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1885.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1816.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1638.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8305555582046509, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1539.0, nextIdxLTE: 15, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 743.0, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1432.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.943359375, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1449.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: 22, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9922275543212891, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2437.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8055555522441864, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1277.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2967.5, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 3329.5, nextIdxLTE: 28, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.986328125, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 1018.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3722.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.990234375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8930555582046509, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9515950381755829, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 5, threshold: 0.9786458313465118, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1721.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 4, threshold: 0.9197916686534882, nextIdxLTE: 37, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1951.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.984375, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 3242.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 6
  - tree:
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: 35}
    - {featureIdx: 4, threshold: 0.8805555701255798, nextIdxLTE: 3, nextIdxGT: 22}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1174.5, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1012.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2783.0, nextIdxLTE: 8, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2740.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1362.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2563.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9320312440395355, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9334821403026581, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 859.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.797222226858139, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9924879670143127, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7722222208976746, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2106.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2075.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3753.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3890.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7874999940395355, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1922.0, nextIdxLTE: 23, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9502396881580353, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 2298.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1233.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9605368375778198, nextIdxLTE: 28, nextIdxGT: 29}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1811.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3517.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2009.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1951.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 1881.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 7
  - tree:
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1960.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 423.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1987.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 6, nextIdxGT: 34}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 7, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 8, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2379.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3890.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1001.5, nextIdxLTE: 12, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 741.5, nextIdxLTE: 13, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 734.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 571.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1990.0, nextIdxLTE: 16, nextIdxGT: 25}
    - {featureIdx: 4, threshold: 0.8444444239139557, nextIdxLTE: 17, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9768466055393219, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7861111164093018, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.9436552822589874, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 590.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 581.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9649857878684998, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1886.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3517.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2414.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 990.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1199.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3194.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9020833075046539, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2952.5, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9632440209388733, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9888888895511627, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 957.5, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3230.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1953.5, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1965.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 689.5, nextIdxLTE: 5, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2462.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3225.5, nextIdxLTE: 7, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9776278436183929, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3019.0, nextIdxLTE: 9, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2808.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2690.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 607.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8027777969837189, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 591.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.921093761920929, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9375, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1958.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 18, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1542.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2058.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 972.5, nextIdxLTE: 21, nextIdxGT: 32}
    - {featureIdx: 4, threshold: 0.9114583432674408, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9034722149372101, nextIdxLTE: 23, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1532.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 743.0, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.7833333313465118, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2508.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9922275543212891, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9930460155010223, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2952.5, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3916.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3067.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.95263671875, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 5, threshold: 0.96240234375, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1202.5, nextIdxLTE: 36, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 3644.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1141.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3491.5, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 4, threshold: 0.8633333146572113, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 4, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: 18}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.83984375, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1998.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 2020.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1212.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.9140625, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1523.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7416666746139526, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.878125011920929, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 4, threshold: 0.8416666686534882, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.888671875, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 298.0, nextIdxLTE: 15, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2638.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2452.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 310.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 19, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 851.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9104166626930237, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 424.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9710286557674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1912.5, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 492.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 27, nextIdxGT: 79}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 28, nextIdxGT: 77}
    - {featureIdx: 4, threshold: 0.7708333134651184, nextIdxLTE: 29, nextIdxGT: 56}
    - {featureIdx: 4, threshold: 0.7097222208976746, nextIdxLTE: 30, nextIdxGT: 37}
    - {featureIdx: 4, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3628.5, nextIdxLTE: 32, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9640066921710968, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9553943574428558, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1933.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 483.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1364.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9721235930919647, nextIdxLTE: 38, nextIdxGT: 51}
    - {featureIdx: 5, threshold: 0.9119318127632141, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 5, threshold: 0.9195864796638489, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9397017061710358, nextIdxLTE: 41, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 1957.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9441731870174408, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3817.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 972.0, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2590.5, nextIdxLTE: 46, nextIdxGT: 49}
    - {featureIdx: 4, threshold: 0.7291666865348816, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2383.0, nextIdxLTE: 48, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1262.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2796.0, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 5, threshold: 0.9597538113594055, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9845969378948212, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 5, threshold: 0.9873698055744171, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 826.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 4, threshold: 0.7361111044883728, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 3322.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2795.5, nextIdxLTE: 57, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 885.0, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 59, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 2050.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1297.0, nextIdxLTE: 61, nextIdxGT: 62}
    - {featureIdx: 5, threshold: 0.970424085855484, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1651.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 2393.0, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 2462.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 642.0, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 1699.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 1724.5, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 5, threshold: 0.9275568127632141, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 1, threshold: 697.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9502396881580353, nextIdxLTE: 71, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9369791746139526, nextIdxLTE: -2, nextIdxGT: 72}
    - {featureIdx: 0, threshold: 1964.0, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1319.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3147.0, nextIdxLTE: -2, nextIdxGT: 75}
    - {featureIdx: 0, threshold: 1238.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 5, threshold: 0.947265625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2016.0, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9888888895511627, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 5, threshold: 0.9536783993244171, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 941.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 10
  - tree:
    - {featureIdx: 4, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: 73}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 20}
    - {featureIdx: 4, threshold: 0.5583333373069763, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 5, threshold: 0.78515625, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1369.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 182.5, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2933.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 281.0, nextIdxLTE: 9, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2955.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2917.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.896484375, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.875, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2720.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2777.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8828125, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3124.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2698.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 302.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 296.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 21, nextIdxGT: 24}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 424.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9713245630264282, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 25, nextIdxGT: 71}
    - {featureIdx: 4, threshold: 0.7708333134651184, nextIdxLTE: 26, nextIdxGT: 53}
    - {featureIdx: 4, threshold: 0.7097222208976746, nextIdxLTE: 27, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1933.0, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 4, threshold: 0.6916666626930237, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9653087854385376, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9526041746139526, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 1127.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 483.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 498.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9721235930919647, nextIdxLTE: 35, nextIdxGT: 48}
    - {featureIdx: 5, threshold: 0.9119318127632141, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9195864796638489, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9397017061710358, nextIdxLTE: 38, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 3502.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9441731870174408, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 3817.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 972.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2590.5, nextIdxLTE: 43, nextIdxGT: 46}
    - {featureIdx: 4, threshold: 0.7291666865348816, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.9488681852817535, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9451246857643127, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9597538113594055, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2731.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9845969378948212, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 5, threshold: 0.9873698055744171, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 1, threshold: 826.0, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 893.5, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 3322.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2715.5, nextIdxLTE: 54, nextIdxGT: 66}
    - {featureIdx: 1, threshold: 885.0, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1297.0, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 57, nextIdxGT: 58}
    - {featureIdx: 4, threshold: 0.8041666746139526, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1692.5, nextIdxLTE: -2, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 2393.0, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 2462.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 4, threshold: 0.8444444239139557, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 1699.5, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 0, threshold: 1724.5, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 2518.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 1782.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4064.5, nextIdxLTE: 67, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8875000178813934, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 2, threshold: 3172.0, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8944444358348846, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.96923828125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.984722226858139, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 1, threshold: 851.5, nextIdxLTE: 75, nextIdxGT: 77}
    - {featureIdx: 0, threshold: 1912.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 3180.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 907.0, nextIdxLTE: -2, nextIdxGT: 78}
    - {featureIdx: 0, threshold: 2001.0, nextIdxLTE: 79, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9536783993244171, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9489908814430237, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 11
  - tree:
    - {featureIdx: 4, threshold: 0.49166665971279144, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: 20}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 97.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1559.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 157.0, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1473.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 218.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1204.5, nextIdxLTE: 9, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1149.5, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1042.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.89453125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 249.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2851.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1156.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.88671875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1440.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2638.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7833333313465118, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.91796875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 21, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 4, threshold: 0.9104166626930237, nextIdxLTE: 23, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1592.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1711.0, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 1960.0, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.947544664144516, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1040.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1912.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 492.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 31, nextIdxGT: 76}
    - {featureIdx: 4, threshold: 0.7895833551883698, nextIdxLTE: 32, nextIdxGT: 55}
    - {featureIdx: 4, threshold: 0.7097222208976746, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2433.5, nextIdxLTE: 35, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 922.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9185014069080353, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9887319803237915, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2549.0, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 4, threshold: 0.7291666865348816, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1646.0, nextIdxLTE: 41, nextIdxGT: 53}
    - {featureIdx: 5, threshold: 0.9367897808551788, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 650.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.982128918170929, nextIdxLTE: 44, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 3860.5, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 1252.0, nextIdxLTE: -2, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 3319.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 702.5, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 0, threshold: 1301.5, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7402777671813965, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9405945837497711, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9865327477455139, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 3322.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 491.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9365234375, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 56, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 1615.5, nextIdxLTE: 58, nextIdxGT: 63}
    - {featureIdx: 5, threshold: 0.99853515625, nextIdxLTE: 59, nextIdxGT: 62}
    - {featureIdx: 4, threshold: 0.8819444477558136, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 1258.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2778.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 598.5, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 0, threshold: 1993.5, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2774.0, nextIdxLTE: 66, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 670.5, nextIdxLTE: 67, nextIdxGT: 69}
    - {featureIdx: 5, threshold: 0.9275568127632141, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9197443127632141, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9730113744735718, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 758.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1661.0, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 3482.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2016.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 12
  - tree:
    - {featureIdx: 4, threshold: 0.49166665971279144, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 2, nextIdxGT: 21}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.6848958432674408, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 4, threshold: 0.5875000059604645, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.8138020932674408, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1161.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 118.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 97.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 218.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1204.5, nextIdxLTE: 11, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9518229067325592, nextIdxLTE: 12, nextIdxGT: 16}
    - {featureIdx: 5, threshold: 0.926562488079071, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7708333432674408, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2812.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1196.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1440.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.888671875, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2638.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.8166666626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 22, nextIdxGT: 27}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 877.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 506.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9652622640132904, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3796.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: 28, nextIdxGT: 74}
    - {featureIdx: 4, threshold: 0.7895833551883698, nextIdxLTE: 29, nextIdxGT: 51}
    - {featureIdx: 4, threshold: 0.7097222208976746, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2433.5, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1127.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9185014069080353, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 5, threshold: 0.9906851053237915, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: 36, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 1991.0, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.982128918170929, nextIdxLTE: 38, nextIdxGT: 45}
    - {featureIdx: 5, threshold: 0.9646701514720917, nextIdxLTE: 39, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 3591.0, nextIdxLTE: 40, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 973.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 613.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.950390636920929, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3860.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1037.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1234.0, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 2943.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1252.0, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 2, threshold: 2673.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 615.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 52, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 2098.5, nextIdxLTE: 53, nextIdxGT: 54}
    - {featureIdx: 1, threshold: 885.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1615.5, nextIdxLTE: 55, nextIdxGT: 60}
    - {featureIdx: 5, threshold: 0.99853515625, nextIdxLTE: 56, nextIdxGT: 59}
    - {featureIdx: 4, threshold: 0.8819444477558136, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 5, threshold: 0.9609375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2778.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 598.5, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 1993.5, nextIdxLTE: 62, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2774.0, nextIdxLTE: 63, nextIdxGT: 69}
    - {featureIdx: 4, threshold: 0.8097222149372101, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 4, threshold: 0.8444444239139557, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 1699.5, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 5, threshold: 0.9250710308551788, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 5, threshold: 0.9486268758773804, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 5, threshold: 0.9732481241226196, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1661.0, nextIdxLTE: 70, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 2, threshold: 3482.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2016.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 13
  - tree:
    - {featureIdx: 4, threshold: 0.49166665971279144, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 4, threshold: 0.9187500178813934, nextIdxLTE: 2, nextIdxGT: 77}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.8190104067325592, nextIdxLTE: 4, nextIdxGT: 12}
    - {featureIdx: 4, threshold: 0.5291666686534882, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3152.5, nextIdxLTE: 6, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1172.5, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 151.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.699999988079071, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.7786458432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1805.5, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 3482.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1197.0, nextIdxLTE: 13, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 1149.5, nextIdxLTE: 14, nextIdxGT: 19}
    - {featureIdx: 4, threshold: 0.7291666567325592, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1122.5, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3486.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2858.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.95703125, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9535156190395355, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 238.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1177.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.908203125, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.87890625, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 227.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1484.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 2.5, nextIdxLTE: 27, nextIdxGT: 31}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1592.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 444.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 483.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 3.5, nextIdxLTE: 32, nextIdxGT: 73}
    - {featureIdx: 4, threshold: 0.7527777850627899, nextIdxLTE: 33, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1994.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3674.5, nextIdxLTE: 35, nextIdxGT: 40}
    - {featureIdx: 5, threshold: 0.9908854067325592, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 2778.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2720.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 4, threshold: 0.7277777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7361111044883728, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 3986.5, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3796.5, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9488467276096344, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2955.5, nextIdxLTE: 45, nextIdxGT: 66}
    - {featureIdx: 4, threshold: 0.784722238779068, nextIdxLTE: 46, nextIdxGT: 52}
    - {featureIdx: 5, threshold: 0.9461710155010223, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 1, threshold: 869.5, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 5, threshold: 0.9686197936534882, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1425.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 854.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1368.5, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 1, threshold: 859.0, nextIdxLTE: 54, nextIdxGT: 65}
    - {featureIdx: 4, threshold: 0.8638888895511627, nextIdxLTE: 55, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 684.5, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.797222226858139, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 5, threshold: 0.9266335368156433, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9197443127632141, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2298.5, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 2501.5, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 4, threshold: 0.9013888835906982, nextIdxLTE: 62, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2888.0, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2754.5, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 725.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9944196343421936, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3624.0, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3585.5, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9502396881580353, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9369791746139526, nextIdxLTE: -2, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 3147.0, nextIdxLTE: -2, nextIdxGT: 71}
    - {featureIdx: 0, threshold: 1639.5, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 970.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 4.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 3482.5, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 5, threshold: 0.9645833075046539, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.984722226858139, nextIdxLTE: -1, nextIdxGT: 78}
    - {featureIdx: 0, threshold: 1039.0, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 0, threshold: 1886.5, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 5, threshold: 0.95166015625, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 493.0, nextIdxLTE: -1, nextIdxGT: 82}
    - {featureIdx: 2, threshold: 3276.5, nextIdxLTE: -2, nextIdxGT: 83}
    - {featureIdx: 2, threshold: 3574.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 1, threshold: 452.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9354166686534882, nextIdxLTE: 3, nextIdxGT: 16}
    - {featureIdx: 7, threshold: 0.7236111164093018, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: 5, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9655949473381042, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9828124940395355, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 296.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 245.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.797222226858139, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7763888835906982, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1382.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 303.0, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 372.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 301.0, nextIdxLTE: 18, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2360.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.949404776096344, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2806.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 15
  - tree:
    - {featureIdx: 1, threshold: 452.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9354166686534882, nextIdxLTE: 3, nextIdxGT: 16}
    - {featureIdx: 7, threshold: 0.7236111164093018, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: 5, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9655949473381042, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9828124940395355, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 296.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 245.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 7, threshold: 0.797222226858139, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7763888835906982, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1382.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 413.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9468750059604645, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1526.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 301.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 8, threshold: 0.9072916507720947, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1250.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9410199224948883, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 7, threshold: 0.9625000059604645, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 16
  - tree:
    - {featureIdx: 1, threshold: 452.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 248.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9486111104488373, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.7784722149372101, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 300.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2716.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9395833313465118, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9468750059604645, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 370.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1411.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3665.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 358.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1497.5, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1312.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3000.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 423.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 254.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 1, threshold: 452.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 293.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9486111104488373, nextIdxLTE: 3, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.7784722149372101, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2716.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 8, threshold: 0.9395833313465118, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9468750059604645, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 370.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1411.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 3665.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 358.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1497.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1144.5, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3838.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 18
  - tree:
    - {featureIdx: 1, threshold: 452.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 248.5, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.9486111104488373, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.7784722149372101, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 300.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3310.0, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9865056872367859, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9900568127632141, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.762499988079071, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 445.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3570.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3765.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9743923544883728, nextIdxLTE: 15, nextIdxGT: 16}
    - {featureIdx: 7, threshold: 0.9541666507720947, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9894255101680756, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 19
  - tree:
    - {featureIdx: 7, threshold: 0.6805555522441864, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 71}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 64}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 13}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1788.5, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 8, threshold: 0.9300699234008789, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9506944417953491, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 201.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3253.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 14, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9137783944606781, nextIdxLTE: 15, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 3663.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.8940972089767456, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 321.0, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 3041.0, nextIdxLTE: 20, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1666.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9427083432674408, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 1052.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 549.5, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 527.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2094.0, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2193.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2441.0, nextIdxLTE: 28, nextIdxGT: 29}
    - {featureIdx: 8, threshold: 0.9752604067325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1192.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1300.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 8, threshold: 0.9905302822589874, nextIdxLTE: 32, nextIdxGT: 33}
    - {featureIdx: 8, threshold: 0.9532051384449005, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1544.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9353422522544861, nextIdxLTE: 35, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3362.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 525.0, nextIdxLTE: 37, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 340.0, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1668.0, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3455.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3844.5, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1112.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3330.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1043.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 3796.5, nextIdxLTE: 48, nextIdxGT: 62}
    - {featureIdx: 7, threshold: 0.9083333611488342, nextIdxLTE: 49, nextIdxGT: 59}
    - {featureIdx: 7, threshold: 0.8608333468437195, nextIdxLTE: 50, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.966897040605545, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 1551.0, nextIdxLTE: 52, nextIdxGT: 55}
    - {featureIdx: 8, threshold: 0.9675202667713165, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 1097.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 922.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.974437028169632, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 2127.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: 58, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2128.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9776704609394073, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 8, threshold: 0.9876893758773804, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 1639.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8774999976158142, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9537515640258789, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8936507999897003, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 0, threshold: 1758.5, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 67, nextIdxGT: 69}
    - {featureIdx: 1, threshold: 733.5, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 7, threshold: 0.9085317552089691, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3912.5, nextIdxLTE: 70, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9749330580234528, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 72, nextIdxGT: 87}
    - {featureIdx: 1, threshold: 793.5, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 74, nextIdxGT: 82}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 2431.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 2, threshold: 3211.0, nextIdxLTE: 77, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2672.5, nextIdxLTE: -2, nextIdxGT: 78}
    - {featureIdx: 0, threshold: 1144.5, nextIdxLTE: -1, nextIdxGT: 79}
    - {featureIdx: 8, threshold: 0.9520833492279053, nextIdxLTE: -2, nextIdxGT: 80}
    - {featureIdx: 7, threshold: 0.9708333313465118, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 296.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1881.5, nextIdxLTE: 83, nextIdxGT: 85}
    - {featureIdx: 7, threshold: 0.9836805462837219, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 7, threshold: 0.9906249940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3049.5, nextIdxLTE: -2, nextIdxGT: 86}
    - {featureIdx: 8, threshold: 0.9799242317676544, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2997.0, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 3009.0, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 8, threshold: 0.9935120344161987, nextIdxLTE: 90, nextIdxGT: 92}
    - {featureIdx: 2, threshold: 3926.5, nextIdxLTE: -1, nextIdxGT: 91}
    - {featureIdx: 2, threshold: 3932.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 988.5, nextIdxLTE: 93, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9937430620193481, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 20
  - tree:
    - {featureIdx: 7, threshold: 0.6694444417953491, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 2, nextIdxGT: 77}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 3, nextIdxGT: 64}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 15}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1715.5, nextIdxLTE: 6, nextIdxGT: 13}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 3775.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3593.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9204545319080353, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 8, threshold: 0.953125, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 295.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9670138955116272, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1921.5, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 2004.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 16, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 2996.0, nextIdxLTE: 17, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2944.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1111.0, nextIdxLTE: 19, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 590.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2075.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2200.0, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 2094.0, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2079.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2226.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 549.5, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1192.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1914.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1782.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9905302822589874, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7402777671813965, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 7, threshold: 0.7930555641651154, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 7, threshold: 0.8611111044883728, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 462.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9546875059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1379.5, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 393.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 1363.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 525.0, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 7, threshold: 0.8263888955116272, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 1112.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 558.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 45, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1043.5, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.9926988780498505, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 922.0, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1692.0, nextIdxLTE: 50, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 1673.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.89083331823349, nextIdxLTE: 52, nextIdxGT: 59}
    - {featureIdx: 0, threshold: 1108.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 0, threshold: 1280.5, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 1307.0, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 8, threshold: 0.9748883843421936, nextIdxLTE: 56, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1397.5, nextIdxLTE: -1, nextIdxGT: 57}
    - {featureIdx: 8, threshold: 0.9703125059604645, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 1, threshold: 669.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2396.0, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 1579.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2552.5, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1885.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 793.5, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 67, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 245.5, nextIdxLTE: -1, nextIdxGT: 68}
    - {featureIdx: 7, threshold: 0.9708333313465118, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 295.0, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 8, threshold: 0.966856062412262, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3082.0, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1877.0, nextIdxLTE: 73, nextIdxGT: 76}
    - {featureIdx: 1, threshold: 769.5, nextIdxLTE: 74, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.988167017698288, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 8, threshold: 0.9915260076522827, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1961.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3422.5, nextIdxLTE: 78, nextIdxGT: 82}
    - {featureIdx: 1, threshold: 724.5, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 722.5, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9893465936183929, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 8, threshold: 0.9907670319080353, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9863705933094025, nextIdxLTE: 83, nextIdxGT: 86}
    - {featureIdx: 1, threshold: 795.5, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1787.0, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3893.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3718.5, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8936507999897003, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 21
  - tree:
    - {featureIdx: 7, threshold: 0.6694444417953491, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 2, nextIdxGT: 76}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 3, nextIdxGT: 63}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 14}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1715.5, nextIdxLTE: 6, nextIdxGT: 12}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 3775.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3593.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1317.5, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 353.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1921.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 15, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3054.5, nextIdxLTE: 16, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 1091.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.7166666686534882, nextIdxLTE: 18, nextIdxGT: 23}
    - {featureIdx: 7, threshold: 0.7013888955116272, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2516.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 7, threshold: 0.6833333075046539, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2561.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1782.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1666.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2095.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1151.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2163.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 400.0, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 8, threshold: 0.9653445482254028, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 382.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9675480723381042, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 8, threshold: 0.9699519276618958, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 8, threshold: 0.9738343060016632, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 0.982051283121109, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 2, threshold: 2406.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1381.5, nextIdxLTE: 37, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1363.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.6930555403232574, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 525.0, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1112.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1043.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 8, threshold: 0.9908854067325592, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9083333611488342, nextIdxLTE: 49, nextIdxGT: 61}
    - {featureIdx: 7, threshold: 0.8224999904632568, nextIdxLTE: 50, nextIdxGT: 52}
    - {featureIdx: 1, threshold: 699.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 1, threshold: 875.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9761284589767456, nextIdxLTE: 53, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 3508.5, nextIdxLTE: 54, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 2720.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8525000214576721, nextIdxLTE: 56, nextIdxGT: 57}
    - {featureIdx: 0, threshold: 1213.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1451.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 1, threshold: 594.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2086.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1579.5, nextIdxLTE: -1, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 64, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 793.5, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 66, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 245.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 7, threshold: 0.9708333313465118, nextIdxLTE: 68, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 295.0, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 8, threshold: 0.966856062412262, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3082.0, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1877.0, nextIdxLTE: 72, nextIdxGT: 75}
    - {featureIdx: 1, threshold: 769.5, nextIdxLTE: 73, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.988167017698288, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 0, threshold: 1420.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1961.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3422.5, nextIdxLTE: 77, nextIdxGT: 82}
    - {featureIdx: 1, threshold: 724.5, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1755.0, nextIdxLTE: 79, nextIdxGT: 80}
    - {featureIdx: 0, threshold: 1716.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9893465936183929, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 7, threshold: 0.9166666865348816, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9863705933094025, nextIdxLTE: 83, nextIdxGT: 86}
    - {featureIdx: 1, threshold: 795.5, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1787.0, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3893.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3718.5, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8936507999897003, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 22
  - tree:
    - {featureIdx: 1, threshold: 264.5, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.7958333492279053, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 2008.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 242.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1805.0, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.9476562440395355, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.9416666626930237, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8499999940395355, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 246.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3135.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3538.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 12, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.925000011920929, nextIdxLTE: 13, nextIdxGT: 41}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 14, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1288.0, nextIdxLTE: 16, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 353.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 318.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 8, threshold: 0.9266098439693451, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2989.5, nextIdxLTE: 21, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2094.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2193.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2439.5, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 8, threshold: 0.9752604067325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 530.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 468.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 426.5, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9905302822589874, nextIdxLTE: 29, nextIdxGT: 32}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1347.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2537.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4055.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8097222149372101, nextIdxLTE: 35, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1562.0, nextIdxLTE: 36, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 513.5, nextIdxLTE: 37, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7013888955116272, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 348.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 573.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 0, threshold: 1110.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9607639014720917, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.96875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 45, nextIdxGT: 74}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 46, nextIdxGT: 53}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 47, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 815.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1212.5, nextIdxLTE: -2, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1923.5, nextIdxLTE: 50, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1559.0, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 2, threshold: 3024.5, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2351.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 54, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 56, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3796.5, nextIdxLTE: 57, nextIdxGT: 72}
    - {featureIdx: 7, threshold: 0.9033333361148834, nextIdxLTE: 58, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: 59, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 1120.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8516666889190674, nextIdxLTE: 61, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.966897040605545, nextIdxLTE: -2, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.9742975234985352, nextIdxLTE: 63, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 638.0, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 8, threshold: 0.9680989682674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1097.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.982421875, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 8, threshold: 0.9847727119922638, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 2, threshold: 2482.0, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 3185.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -2, nextIdxGT: 71}
    - {featureIdx: 7, threshold: 0.9083333611488342, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8766666650772095, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1634.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8936507999897003, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 7, threshold: 0.9052083194255829, nextIdxLTE: 76, nextIdxGT: 80}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 78, nextIdxGT: 79}
    - {featureIdx: 1, threshold: 733.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9749330580234528, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9900284111499786, nextIdxLTE: 81, nextIdxGT: 86}
    - {featureIdx: 8, threshold: 0.9727411568164825, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9711681604385376, nextIdxLTE: -1, nextIdxGT: 83}
    - {featureIdx: 7, threshold: 0.9428571462631226, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 85, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1759.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2997.0, nextIdxLTE: -1, nextIdxGT: 87}
    - {featureIdx: 2, threshold: 3682.0, nextIdxLTE: 88, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9430555701255798, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 7, threshold: 0.984375, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 23
  - tree:
    - {featureIdx: 7, threshold: 0.6694444417953491, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 78}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 3, nextIdxGT: 70}
    - {featureIdx: 7, threshold: 0.8258333206176758, nextIdxLTE: 4, nextIdxGT: 31}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 5, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 2004.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 3286.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 248.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 10, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 266.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1806.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2094.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 2187.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2423.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1085.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 3796.5, nextIdxLTE: 17, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.797222226858139, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 300.5, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 1192.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1365.5, nextIdxLTE: 21, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 3616.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9553977251052856, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3042.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9900568127632141, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1344.0, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 370.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 765.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 888.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1201.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 813.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 32, nextIdxGT: 51}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 34, nextIdxGT: 43}
    - {featureIdx: 8, threshold: 0.9264322817325592, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 7, threshold: 0.887499988079071, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3591.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3775.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 348.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 125.0, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 276.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 1, threshold: 322.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2603.0, nextIdxLTE: 44, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 376.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 549.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2462.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 8, threshold: 0.9751838147640228, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4055.0, nextIdxLTE: 49, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 573.5, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 1110.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 4031.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9033333361148834, nextIdxLTE: 54, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9742975234985352, nextIdxLTE: 55, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.966362863779068, nextIdxLTE: 56, nextIdxGT: 58}
    - {featureIdx: 2, threshold: 3729.0, nextIdxLTE: -2, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 3916.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 669.5, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 3355.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9674980044364929, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2086.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 7, threshold: 0.8933333158493042, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 8, threshold: 0.9937789440155029, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 8, threshold: 0.9966435134410858, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3579.0, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1006.0, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9765181243419647, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8936507999897003, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 0, threshold: 1758.5, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 735.0, nextIdxLTE: -2, nextIdxGT: 73}
    - {featureIdx: 0, threshold: 1650.0, nextIdxLTE: 74, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 983.0, nextIdxLTE: 75, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3499.0, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 1, threshold: 860.0, nextIdxLTE: -2, nextIdxGT: 77}
    - {featureIdx: 8, threshold: 0.9982638955116272, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 79, nextIdxGT: 92}
    - {featureIdx: 1, threshold: 793.5, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 81, nextIdxGT: 86}
    - {featureIdx: 1, threshold: 279.0, nextIdxLTE: 82, nextIdxGT: 83}
    - {featureIdx: 0, threshold: 1893.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1429.5, nextIdxLTE: 84, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1312.5, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2806.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2980.5, nextIdxLTE: 87, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: -1, nextIdxGT: 88}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 89}
    - {featureIdx: 7, threshold: 0.9947916567325592, nextIdxLTE: 90, nextIdxGT: 91}
    - {featureIdx: 2, threshold: 2291.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9598307311534882, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9935120344161987, nextIdxLTE: -1, nextIdxGT: 93}
    - {featureIdx: 8, threshold: 0.9936422407627106, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 24
  - tree:
    - {featureIdx: 1, threshold: 204.0, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 79}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1750.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3385.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2299.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1170.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 11, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 3347.0, nextIdxLTE: 12, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1112.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1151.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1991.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1666.0, nextIdxLTE: 16, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 3179.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 323.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: 19, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 383.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9865056872367859, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1563.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.94140625, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1517.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9675480723381042, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 426.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1234.5, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9870710968971252, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3023.5, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9808238744735718, nextIdxLTE: 30, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 257.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2533.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 350.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1061.5, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 8, threshold: 0.9762620329856873, nextIdxLTE: 35, nextIdxGT: 46}
    - {featureIdx: 1, threshold: 424.0, nextIdxLTE: 36, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 3455.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 0, threshold: 1689.5, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 8, threshold: 0.9662459790706635, nextIdxLTE: -1, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1344.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9116319417953491, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1823.0, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8166666626930237, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 333.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 525.0, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 541.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3528.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9875217080116272, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 50, nextIdxGT: 73}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 0, threshold: 1058.0, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 53, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 919.5, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1719.0, nextIdxLTE: 55, nextIdxGT: 71}
    - {featureIdx: 1, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 0, threshold: 1620.5, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8841666579246521, nextIdxLTE: 58, nextIdxGT: 68}
    - {featureIdx: 7, threshold: 0.8708333373069763, nextIdxLTE: 59, nextIdxGT: 66}
    - {featureIdx: 0, threshold: 1218.5, nextIdxLTE: 60, nextIdxGT: 62}
    - {featureIdx: 1, threshold: 872.5, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 8, threshold: 0.9863184988498688, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1276.0, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 8, threshold: 0.9754464328289032, nextIdxLTE: 64, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8549999892711639, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1585.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3827.0, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 1446.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3070.5, nextIdxLTE: 69, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1243.5, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 1, threshold: 689.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2552.5, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 543.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 75, nextIdxGT: 77}
    - {featureIdx: 0, threshold: 1725.5, nextIdxLTE: -1, nextIdxGT: 76}
    - {featureIdx: 7, threshold: 0.9055555760860443, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3912.5, nextIdxLTE: 78, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9749330580234528, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 80, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 769.5, nextIdxLTE: 82, nextIdxGT: 88}
    - {featureIdx: 2, threshold: 3082.0, nextIdxLTE: 83, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1446.5, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 8, threshold: 0.9676432311534882, nextIdxLTE: 85, nextIdxGT: 87}
    - {featureIdx: 2, threshold: 2986.5, nextIdxLTE: 86, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1526.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2291.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 877.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 25
  - tree:
    - {featureIdx: 1, threshold: 204.0, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 78}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1750.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3385.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 287.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 8, threshold: 0.9482954740524292, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2299.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 11, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 3347.0, nextIdxLTE: 12, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1112.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1806.0, nextIdxLTE: 14, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1710.5, nextIdxLTE: 15, nextIdxGT: 31}
    - {featureIdx: 8, threshold: 0.9266098439693451, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 316.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 7, threshold: 0.827777773141861, nextIdxLTE: 18, nextIdxGT: 24}
    - {featureIdx: 8, threshold: 0.94140625, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2999.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1321.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2589.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1294.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 442.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2202.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 8, threshold: 0.9741114974021912, nextIdxLTE: 26, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1382.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1526.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 370.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9981617629528046, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1544.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9114583432674408, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1782.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2623.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2325.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9498782455921173, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 3480.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 7, threshold: 0.784722238779068, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1785.0, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3505.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1061.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 7, threshold: 0.8041666746139526, nextIdxLTE: 42, nextIdxGT: 44}
    - {featureIdx: 7, threshold: 0.762499988079071, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 2, threshold: 3407.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 573.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 1110.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 48, nextIdxGT: 73}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 0, threshold: 1058.0, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9744698703289032, nextIdxLTE: 52, nextIdxGT: 63}
    - {featureIdx: 8, threshold: 0.9700520932674408, nextIdxLTE: 53, nextIdxGT: 62}
    - {featureIdx: 0, threshold: 1692.0, nextIdxLTE: 54, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1186.5, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 7, threshold: 0.8608333468437195, nextIdxLTE: 56, nextIdxGT: 59}
    - {featureIdx: 7, threshold: 0.8366666436195374, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1201.0, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 7, threshold: 0.82833331823349, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8841666579246521, nextIdxLTE: -2, nextIdxGT: 60}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 1291.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2316.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 773.5, nextIdxLTE: 64, nextIdxGT: 67}
    - {featureIdx: 2, threshold: 2127.0, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 7, threshold: 0.9050000011920929, nextIdxLTE: -2, nextIdxGT: 66}
    - {featureIdx: 2, threshold: 3442.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1218.5, nextIdxLTE: 68, nextIdxGT: 70}
    - {featureIdx: 8, threshold: 0.9856860637664795, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1078.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1243.5, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 7, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 8, threshold: 0.979583352804184, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 76, nextIdxGT: 77}
    - {featureIdx: 1, threshold: 744.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9104166626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: -1, nextIdxGT: 80}
    - {featureIdx: 7, threshold: 0.9704861044883728, nextIdxLTE: -2, nextIdxGT: 81}
    - {featureIdx: 1, threshold: 769.5, nextIdxLTE: 82, nextIdxGT: 87}
    - {featureIdx: 2, threshold: 3082.0, nextIdxLTE: 83, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1446.5, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 8, threshold: 0.9676432311534882, nextIdxLTE: 85, nextIdxGT: 86}
    - {featureIdx: 0, threshold: 1526.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2369.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.978794664144516, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 26
  - tree:
    - {featureIdx: 1, threshold: 210.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 74}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7930555641651154, nextIdxLTE: 4, nextIdxGT: 16}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9476562440395355, nextIdxLTE: 7, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 342.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2346.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9854166805744171, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9708333313465118, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7708333134651184, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 387.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 370.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4025.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 18, nextIdxGT: 68}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 19, nextIdxGT: 43}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 21, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1775.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2255.5, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 353.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.8562500178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.932812511920929, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 374.5, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 1782.0, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 312.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 3600.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2815.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2500.0, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1162.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1386.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3537.5, nextIdxLTE: 37, nextIdxGT: 41}
    - {featureIdx: 7, threshold: 0.824999988079071, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 574.5, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8861111104488373, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 3242.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8388888835906982, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 444.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9033333361148834, nextIdxLTE: 44, nextIdxGT: 63}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 8, threshold: 0.9744698703289032, nextIdxLTE: 46, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.966897040605545, nextIdxLTE: 47, nextIdxGT: 49}
    - {featureIdx: 8, threshold: 0.952343761920929, nextIdxLTE: 48, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 532.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1554.5, nextIdxLTE: 50, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 699.0, nextIdxLTE: -2, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9700520932674408, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 774.0, nextIdxLTE: -1, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 3355.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 3576.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8766666650772095, nextIdxLTE: 57, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2892.0, nextIdxLTE: 58, nextIdxGT: 62}
    - {featureIdx: 2, threshold: 2548.0, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2335.0, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 602.5, nextIdxLTE: -1, nextIdxGT: 61}
    - {featureIdx: 0, threshold: 1460.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1110.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.982421875, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 7, threshold: 0.9133333563804626, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1037.5, nextIdxLTE: -1, nextIdxGT: 66}
    - {featureIdx: 8, threshold: 0.9889322817325592, nextIdxLTE: -2, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 1639.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 70, nextIdxGT: 72}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 71, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1570.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3912.5, nextIdxLTE: 73, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9749330580234528, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9856249988079071, nextIdxLTE: 75, nextIdxGT: 78}
    - {featureIdx: 2, threshold: 2321.5, nextIdxLTE: 76, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2303.5, nextIdxLTE: -1, nextIdxGT: 77}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9906249940395355, nextIdxLTE: -2, nextIdxGT: 80}
    - {featureIdx: 0, threshold: 1957.0, nextIdxLTE: 81, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1068.0, nextIdxLTE: 82, nextIdxGT: 83}
    - {featureIdx: 2, threshold: 3666.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1881.0, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 3008.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 27
  - tree:
    - {featureIdx: 1, threshold: 210.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 2, nextIdxGT: 80}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7930555641651154, nextIdxLTE: 4, nextIdxGT: 16}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9476562440395355, nextIdxLTE: 7, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.6972222030162811, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9299278855323792, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7055555582046509, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2346.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9854166805744171, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9708333313465118, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7708333134651184, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1362.5, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 8, threshold: 0.96484375, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 4025.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 18, nextIdxGT: 74}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 19, nextIdxGT: 49}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 21, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1775.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2255.5, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 353.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 1236.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2500.0, nextIdxLTE: 27, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2345.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2117.5, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1127.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1359.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 8, threshold: 0.949118584394455, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.932812511920929, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 1, threshold: 350.0, nextIdxLTE: 34, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 3600.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 8, threshold: 0.9572443068027496, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 3659.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1386.0, nextIdxLTE: 38, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 2567.0, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 3158.0, nextIdxLTE: 40, nextIdxGT: 41}
    - {featureIdx: 7, threshold: 0.8861111104488373, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9669628441333771, nextIdxLTE: 42, nextIdxGT: 46}
    - {featureIdx: 8, threshold: 0.9541015625, nextIdxLTE: 43, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 1339.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3919.5, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 7, threshold: 0.8611111044883728, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1110.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9537259638309479, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8083333373069763, nextIdxLTE: -1, nextIdxGT: 50}
    - {featureIdx: 0, threshold: 1999.0, nextIdxLTE: 51, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9033333361148834, nextIdxLTE: 52, nextIdxGT: 68}
    - {featureIdx: 8, threshold: 0.9744698703289032, nextIdxLTE: 53, nextIdxGT: 62}
    - {featureIdx: 8, threshold: 0.966897040605545, nextIdxLTE: 54, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 3729.0, nextIdxLTE: -2, nextIdxGT: 55}
    - {featureIdx: 2, threshold: 3916.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9731128215789795, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 775.5, nextIdxLTE: 58, nextIdxGT: 59}
    - {featureIdx: 2, threshold: 2316.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2148.5, nextIdxLTE: -1, nextIdxGT: 60}
    - {featureIdx: 2, threshold: 3355.0, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 7, threshold: 0.8325000107288361, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8683333396911621, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9846443831920624, nextIdxLTE: -2, nextIdxGT: 64}
    - {featureIdx: 7, threshold: 0.8608333468437195, nextIdxLTE: 65, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9890350699424744, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 711.5, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.982421875, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 2482.0, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 2, threshold: 2969.5, nextIdxLTE: -2, nextIdxGT: 71}
    - {featureIdx: 0, threshold: 1639.5, nextIdxLTE: 72, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: 73}
    - {featureIdx: 0, threshold: 1037.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8916666805744171, nextIdxLTE: -1, nextIdxGT: 75}
    - {featureIdx: 2, threshold: 3265.0, nextIdxLTE: 76, nextIdxGT: 78}
    - {featureIdx: 7, threshold: 0.8972222208976746, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9872622191905975, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3912.5, nextIdxLTE: 79, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9749330580234528, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9856249988079071, nextIdxLTE: 81, nextIdxGT: 84}
    - {featureIdx: 2, threshold: 2321.5, nextIdxLTE: 82, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2303.5, nextIdxLTE: -1, nextIdxGT: 83}
    - {featureIdx: 0, threshold: 1854.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 85, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9906249940395355, nextIdxLTE: -2, nextIdxGT: 86}
    - {featureIdx: 0, threshold: 1957.0, nextIdxLTE: 87, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1068.0, nextIdxLTE: 88, nextIdxGT: 89}
    - {featureIdx: 2, threshold: 3666.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 333.5, nextIdxLTE: 90, nextIdxGT: 91}
    - {featureIdx: 8, threshold: 0.9585937559604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2470.0, nextIdxLTE: 92, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2419.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 28
  - tree:
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: 15}
    - {featureIdx: 7, threshold: 0.4583333283662796, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 7, threshold: 0.925000011920929, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.703125, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1958.5, nextIdxLTE: 5, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 120.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3916.5, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 83.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1381.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 73.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3009.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9453125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2002.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 61.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 8, threshold: 0.890625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1826.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.975570410490036, nextIdxLTE: 17, nextIdxGT: 61}
    - {featureIdx: 8, threshold: 0.9177083373069763, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.9175000190734863, nextIdxLTE: 19, nextIdxGT: 54}
    - {featureIdx: 2, threshold: 3942.5, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 328.0, nextIdxLTE: 21, nextIdxGT: 25}
    - {featureIdx: 7, threshold: 0.8111111223697662, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 1430.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9338727593421936, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3798.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7729166448116302, nextIdxLTE: 26, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1465.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 458.0, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2311.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9603794515132904, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9121428728103638, nextIdxLTE: 31, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.9682291746139526, nextIdxLTE: 32, nextIdxGT: 42}
    - {featureIdx: 2, threshold: 3124.5, nextIdxLTE: 33, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1729.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1741.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3578.0, nextIdxLTE: 36, nextIdxGT: 40}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 0, threshold: 1477.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 7, threshold: 0.824999988079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3526.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 1636.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3713.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3093.5, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1523.5, nextIdxLTE: 45, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 2482.5, nextIdxLTE: 46, nextIdxGT: 48}
    - {featureIdx: 7, threshold: 0.8986110985279083, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 6, threshold: 4.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 869.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2380.5, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 2, threshold: 3260.5, nextIdxLTE: 53, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1488.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1204.5, nextIdxLTE: 55, nextIdxGT: 57}
    - {featureIdx: 7, threshold: 0.9656250178813934, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9410199224948883, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9210227131843567, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 8, threshold: 0.9711681604385376, nextIdxLTE: -1, nextIdxGT: 59}
    - {featureIdx: 8, threshold: 0.9717262089252472, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3148.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 412.0, nextIdxLTE: 62, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 3624.5, nextIdxLTE: 63, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2486.5, nextIdxLTE: -1, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 2629.5, nextIdxLTE: 65, nextIdxGT: 67}
    - {featureIdx: 0, threshold: 1402.0, nextIdxLTE: 66, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 299.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3234.0, nextIdxLTE: 68, nextIdxGT: 70}
    - {featureIdx: 8, threshold: 0.9939236342906952, nextIdxLTE: -1, nextIdxGT: 69}
    - {featureIdx: 8, threshold: 0.9973958432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1355.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9052083194255829, nextIdxLTE: 72, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9013888835906982, nextIdxLTE: 73, nextIdxGT: 76}
    - {featureIdx: 1, threshold: 725.5, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 1, threshold: 731.5, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8241666555404663, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3577.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 29
  - tree:
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 242.0, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.910937488079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8555555641651154, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 132.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 193.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1631.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1263.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9625000059604645, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 30
  - tree:
    - {featureIdx: 1, threshold: 244.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 242.0, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.6972222030162811, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.910937488079071, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3068.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 132.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 193.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1263.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9625000059604645, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 31
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1668.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1675.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2867.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3426.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.3125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3951.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.8671875, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 58.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 32
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 1668.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1675.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1793.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3426.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2867.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 55.5, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2590.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 33
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.42916665971279144, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 3426.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.47083333134651184, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3101.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 41.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.6979166567325592, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1508.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1610.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 34
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.42916665971279144, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: 4, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 3426.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.47083333134651184, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1751.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 41.0, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.6979166567325592, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1508.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8416666686534882, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2883.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 35
  - tree:
    - {featureIdx: 1, threshold: 62.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.4625000059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 1753.0, nextIdxLTE: 3, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2502.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2536.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1363.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3631.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8916666507720947, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.6640625, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 8, threshold: 0.8515625, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 31.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.59375, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 36
  - tree:
    - {featureIdx: 1, threshold: 62.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.4625000059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 3116.0, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 41.0, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 45.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.8515625, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 61.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 31.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 19.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 37
  - tree:
    - {featureIdx: 1, threshold: 58.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.3499999940395355, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 0.8671875, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1467.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.40416666865348816, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9500000178813934, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.4625000059604645, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 3430.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1751.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 52.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1566.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 10, threshold: 0.800000011920929, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 38
  - tree:
    - {featureIdx: 1, threshold: 58.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.3499999940395355, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 0.8515625, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1467.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 10, threshold: 0.40416666865348816, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.4625000059604645, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 2.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 3430.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.390625, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 17.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 41.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2602.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3744.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3584.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 39
  - tree:
    - {featureIdx: 1, threshold: 58.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.3499999940395355, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 0.8515625, nextIdxLTE: 3, nextIdxGT: 18}
    - {featureIdx: 10, threshold: 0.9083333313465118, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.8333333432674408, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.800000011920929, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.7265625, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 41.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.5041666626930237, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1865.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.38750000298023224, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 10, threshold: 0.42916665971279144, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 5.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 12.5, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 1, threshold: 16.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3744.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3584.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 40
  - tree:
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.4625000059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 10, threshold: 0.9208333492279053, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 19.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1051.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1582.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 3631.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2461.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9083333313465118, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 50.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 41
  - tree:
    - {featureIdx: 1, threshold: 54.0, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.3499999940395355, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 10, threshold: 0.9083333313465118, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.875, nextIdxLTE: 4, nextIdxGT: 19}
    - {featureIdx: 9, threshold: 1.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1124.5, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1919.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.640625, nextIdxLTE: 8, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 28.5, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1467.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1520.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 10, threshold: 0.48749999701976776, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1629.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 8, threshold: 0.15625, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2921.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1712.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2609.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3322.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1923.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 42
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.4375, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2213.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1218.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1157.5, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2686.0, nextIdxLTE: 7, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1809.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.5374999940395355, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2512.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2229.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 37.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.6416666507720947, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1695.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3587.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 43
  - tree:
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.4375, nextIdxLTE: 2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 2213.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.6875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1276.0, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 13, threshold: 0.8499999940395355, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 65.5, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 51.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2686.0, nextIdxLTE: 10, nextIdxGT: 14}
    - {featureIdx: 12, threshold: 0.5374999940395355, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2512.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2192.5, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 37.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.4583333283662796, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1695.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 44
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1760.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 19.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3556.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 45
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1760.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 19.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3556.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 46
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1760.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 13, threshold: 0.609375, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3556.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 47
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 26.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3192.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.7895833253860474, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2316.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.8125, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 48
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1760.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 13, threshold: 0.609375, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3556.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 49
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 26.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7895833253860474, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3192.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 45.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1938.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 50
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 1760.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 13, threshold: 0.609375, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3556.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 51
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 26.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 15, threshold: 0.7895833253860474, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 3192.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 26.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 52
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3059.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 15, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.6749999821186066, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 53
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3464.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1445.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 54
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3059.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 26.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 55
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3464.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1445.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 56
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3464.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1445.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 57
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3464.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1445.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 58
  - tree:
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3059.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 39.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 45.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.6847222149372101, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 26.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 59
  - tree:
    - {featureIdx: 1, threshold: 32.5, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 19.5, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 2, threshold: 3464.5, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1445.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1114.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 60
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1036.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.6375000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 5, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 12, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9861778616905212, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 829.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9661458432674408, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2583.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 19, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1211.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 359.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1830.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1814.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7416666746139526, nextIdxLTE: 24, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.923828125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9709077477455139, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9733072817325592, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2679.5, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1647.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 61
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1036.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.6375000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 5, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9674479067325592, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2766.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9704241156578064, nextIdxLTE: 12, nextIdxGT: 13}
    - {featureIdx: 17, threshold: 0.7020833194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1592.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1533.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 16, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9359217286109924, nextIdxLTE: 17, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3025.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 344.5, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8723958432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2117.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1293.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9774305522441864, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 546.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1285.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9729166626930237, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2760.5, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 5, threshold: 0.9698660671710968, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9881324470043182, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1705.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.979223906993866, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8895089328289032, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8875558078289032, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 62
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1036.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.6375000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 5, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 12, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9861778616905212, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9953640103340149, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 557.0, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 18, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 359.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 1227.5, nextIdxLTE: 20, nextIdxGT: 23}
    - {featureIdx: 17, threshold: 0.7874999940395355, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1204.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9429687559604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9139508903026581, nextIdxLTE: 24, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.7458333373069763, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 0, threshold: 1891.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9709077477455139, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 17, threshold: 0.8145833313465118, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1828.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 911.5, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 850.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 2, threshold: 2760.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 63
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9674479067325592, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2766.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9704241156578064, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 17, threshold: 0.7020833194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1592.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 849.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 14, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9410389959812164, nextIdxLTE: 15, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2747.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8723958432674408, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 352.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 3014.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3409.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9875139594078064, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 988.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2988.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1729.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 813.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9703868925571442, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 817.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2746.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 64
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3131.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1727.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 16, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.9359217286109924, nextIdxLTE: 17, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3025.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.8880208432674408, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1827.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1422.5, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9649522602558136, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 516.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3243.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3577.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3374.5, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 779.5, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 3368.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2037.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9698660671710968, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 820.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 17, threshold: 0.7854166626930237, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1647.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 65
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9674479067325592, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2766.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9704241156578064, nextIdxLTE: 10, nextIdxGT: 11}
    - {featureIdx: 17, threshold: 0.7020833194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9930388629436493, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 829.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 14, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9410389959812164, nextIdxLTE: 15, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2747.5, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8723958432674408, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 352.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 469.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 530.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.96240234375, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.9654780924320221, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9875139594078064, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 3222.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 813.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9703868925571442, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 851.5, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2877.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 66
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: 1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 1036.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.6375000178813934, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 5, nextIdxGT: 17}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 12, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3131.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 557.0, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 18, nextIdxGT: 34}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 19, nextIdxGT: 23}
    - {featureIdx: 5, threshold: 0.943793386220932, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 1404.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 1888.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2117.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9498782455921173, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.998357355594635, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9877852201461792, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: 27, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.979223906993866, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2421.5, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2250.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9525297582149506, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2875.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1647.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 35}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 67
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1780.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3131.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9661458432674408, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 16, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9359217286109924, nextIdxLTE: 17, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 649.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2886.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 344.5, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3409.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2117.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1674.0, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1660.0, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9649522602558136, nextIdxLTE: 26, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1197.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1566.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 0, threshold: 1615.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.970517098903656, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 1720.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 0, threshold: 1828.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3201.5, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 942.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 68
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1780.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9861778616905212, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 829.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1727.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 2583.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 16, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9410389959812164, nextIdxLTE: 17, nextIdxGT: 24}
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2886.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 5, threshold: 0.8690476417541504, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1881.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1565.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 1, threshold: 530.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2117.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 790.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9509672522544861, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 800.0, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 5, threshold: 0.9875139594078064, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3577.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9601483345031738, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 3172.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 1692.5, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 615.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1720.5, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 17, threshold: 0.8062500059604645, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2877.5, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 633.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 69
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 3487.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9861778616905212, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9953640103340149, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1727.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 1734.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 16, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9290178716182709, nextIdxLTE: 17, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2886.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 344.5, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 488.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1242.5, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 3243.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2117.0, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 800.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9875139594078064, nextIdxLTE: 27, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9658578634262085, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.96240234375, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1567.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9525669813156128, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3090.0, nextIdxLTE: 32, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1845.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1808.0, nextIdxLTE: 34, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.8062500059604645, nextIdxLTE: 35, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 2851.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1680.5, nextIdxLTE: 37, nextIdxGT: 39}
    - {featureIdx: 17, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 2751.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2250.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 2, threshold: 2820.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2372.5, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 1764.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 70
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.977513998746872, nextIdxLTE: 7, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 743.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 1478.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 1, threshold: 791.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3590.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1919.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 359.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: 16, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1197.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3070.5, nextIdxLTE: 18, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 3044.5, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 528.5, nextIdxLTE: 20, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1404.0, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9544270932674408, nextIdxLTE: 22, nextIdxGT: 24}
    - {featureIdx: 17, threshold: 0.8083333373069763, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1706.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8083333373069763, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1838.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9709077477455139, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 5, threshold: 0.9733072817325592, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1647.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 2534.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9896548986434937, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3577.5, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.894717276096344, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3340.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 903.5, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9082341194152832, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9053819477558136, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2782.0, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1778.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 71
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 15}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1788.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2382.5, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1736.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1656.0, nextIdxLTE: 10, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9861778616905212, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 829.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2562.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2495.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7687499821186066, nextIdxLTE: 16, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9290178716182709, nextIdxLTE: 17, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.8690476417541504, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2919.0, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 1308.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 397.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.8805803656578064, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 23, nextIdxGT: 31}
    - {featureIdx: 0, threshold: 1211.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 401.0, nextIdxLTE: 25, nextIdxGT: 26}
    - {featureIdx: 5, threshold: 0.9544270932674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 800.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2910.5, nextIdxLTE: 28, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9871651828289032, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1422.5, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1392.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3090.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9601483345031738, nextIdxLTE: 35, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 411.0, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9095982015132904, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1969.0, nextIdxLTE: 38, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.9848958253860474, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9794470965862274, nextIdxLTE: 40, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9729352593421936, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9698660671710968, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1255.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2041.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 72
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 14}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9674479067325592, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2825.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1780.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1710.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 869.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9969951808452606, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3092.0, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7020833194255829, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3188.5, nextIdxLTE: 15, nextIdxGT: 35}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 625.0, nextIdxLTE: 17, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1225.0, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 19, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9280599057674408, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 1242.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2226.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2592.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1706.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2851.5, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9294394850730896, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 795.0, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 1660.0, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 2992.0, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 1, threshold: 993.5, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 5, threshold: 0.9736328125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1558.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1705.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.979223906993866, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 2877.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8885323703289032, nextIdxLTE: 36, nextIdxGT: 37}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 985.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 73
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.978515625, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1708.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3590.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 1.5, nextIdxLTE: 14, nextIdxGT: 27}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 15, nextIdxGT: 21}
    - {featureIdx: 5, threshold: 0.9376085102558136, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 3235.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3496.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1242.5, nextIdxLTE: 19, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 3243.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2226.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 443.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1738.5, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9676339328289032, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3244.5, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1689.5, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2496.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2763.5, nextIdxLTE: 28, nextIdxGT: 34}
    - {featureIdx: 0, threshold: 1428.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 1, threshold: 826.5, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1822.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1660.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1595.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 997.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2006.5, nextIdxLTE: 35, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1328.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9457031190395355, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9514079689979553, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9582605063915253, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 3364.0, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9615384638309479, nextIdxLTE: -1, nextIdxGT: 41}
    - {featureIdx: 17, threshold: 0.84375, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 935.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2995.0, nextIdxLTE: 44, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 1526.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.7750000059604645, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9930752813816071, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2044.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 74
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.978515625, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2842.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3590.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 692.5, nextIdxLTE: 14, nextIdxGT: 28}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: 15, nextIdxGT: 24}
    - {featureIdx: 5, threshold: 0.9359217286109924, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2886.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3014.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 1, threshold: 488.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8671875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3201.0, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9813368022441864, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2226.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 1211.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9601483345031738, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 5, threshold: 0.961884468793869, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 1717.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 3172.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2499.5, nextIdxLTE: 29, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2062.0, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 997.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1660.0, nextIdxLTE: 32, nextIdxGT: 38}
    - {featureIdx: 5, threshold: 0.9736979305744171, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.95703125, nextIdxLTE: 34, nextIdxGT: 36}
    - {featureIdx: 5, threshold: 0.9526041448116302, nextIdxLTE: 35, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9422433078289032, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9677408933639526, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 5, threshold: 0.9703125059604645, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2824.5, nextIdxLTE: 39, nextIdxGT: 42}
    - {featureIdx: 17, threshold: 0.8708333373069763, nextIdxLTE: -1, nextIdxGT: 40}
    - {featureIdx: 2, threshold: 2721.0, nextIdxLTE: 41, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 932.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 806.0, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8062500059604645, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2960.5, nextIdxLTE: -2, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 2013.5, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1822.5, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 5, threshold: 0.9833096563816071, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 3183.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 75
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1450.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.978515625, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9661458432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3198.0, nextIdxLTE: 13, nextIdxGT: 38}
    - {featureIdx: 1, threshold: 701.5, nextIdxLTE: 14, nextIdxGT: 26}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 15, nextIdxGT: 22}
    - {featureIdx: 5, threshold: 0.9376085102558136, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1211.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 1618.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2978.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 366.5, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 1, threshold: 678.5, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2833.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2837.5, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2867.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 1706.0, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2499.5, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 997.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9615885615348816, nextIdxLTE: 29, nextIdxGT: 33}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 5, threshold: 0.9558919370174408, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1942.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 942.5, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1608.0, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 5, threshold: 0.9776041507720947, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 2, threshold: 2760.5, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 2992.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.964783638715744, nextIdxLTE: 39, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 801.0, nextIdxLTE: 40, nextIdxGT: 45}
    - {featureIdx: 2, threshold: 3558.5, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9312399625778198, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1500.5, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: -1, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 2031.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: 46}
    - {featureIdx: 0, threshold: 1689.0, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 5, threshold: 0.9378348290920258, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 76
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.978515625, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 557.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3198.0, nextIdxLTE: 13, nextIdxGT: 39}
    - {featureIdx: 1, threshold: 701.5, nextIdxLTE: 14, nextIdxGT: 24}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: 15, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9376085102558136, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 1242.5, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2783.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9544270932674408, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 1536.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2760.5, nextIdxLTE: -2, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 435.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 478.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2766.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2499.5, nextIdxLTE: 25, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 997.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9752604067325592, nextIdxLTE: 27, nextIdxGT: 36}
    - {featureIdx: 17, threshold: 0.7541666626930237, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 1928.0, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 927.5, nextIdxLTE: 30, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 860.0, nextIdxLTE: 31, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 769.0, nextIdxLTE: 32, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 711.0, nextIdxLTE: -1, nextIdxGT: 33}
    - {featureIdx: 17, threshold: 0.8499999940395355, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 735.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1718.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1647.0, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 2772.5, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 2, threshold: 3020.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.964783638715744, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 801.0, nextIdxLTE: 41, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 3558.5, nextIdxLTE: 42, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9312399625778198, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1500.5, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.8895089328289032, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 0, threshold: 2031.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 1689.0, nextIdxLTE: -2, nextIdxGT: 48}
    - {featureIdx: 2, threshold: 3319.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 77
  - tree:
    - {featureIdx: 17, threshold: 0.6937499940395355, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 17, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.722222238779068, nextIdxLTE: 3, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9633556604385376, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 1487.5, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3396.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.978515625, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2449.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1470.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 2985.5, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1708.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3290.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3227.0, nextIdxLTE: 13, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 701.5, nextIdxLTE: 14, nextIdxGT: 25}
    - {featureIdx: 17, threshold: 0.8208333253860474, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1211.0, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 1, threshold: 359.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 3070.5, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3013.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2909.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2854.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 0.7416666746139526, nextIdxLTE: 22, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 2783.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2085.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 2837.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9445638060569763, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 2279.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 17, threshold: 0.8062500059604645, nextIdxLTE: 28, nextIdxGT: 33}
    - {featureIdx: 5, threshold: 0.9613381624221802, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 5, threshold: 0.9658578634262085, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 0, threshold: 1660.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 908.0, nextIdxLTE: -2, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 998.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2773.0, nextIdxLTE: 34, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 948.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9530448615550995, nextIdxLTE: 36, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9483573734760284, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 963.0, nextIdxLTE: 38, nextIdxGT: 44}
    - {featureIdx: 5, threshold: 0.8885323703289032, nextIdxLTE: 39, nextIdxGT: 41}
    - {featureIdx: 17, threshold: 0.7791666686534882, nextIdxLTE: 40, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3691.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 801.0, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 0, threshold: 1801.0, nextIdxLTE: -2, nextIdxGT: 43}
    - {featureIdx: 5, threshold: 0.96875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1294.0, nextIdxLTE: -1, nextIdxGT: 45}
    - {featureIdx: 5, threshold: 0.958984375, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 0.8333333432674408, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 78
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2065.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9367897808551788, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9343859255313873, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 79
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 2004.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 80
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1892.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 904.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 81
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2004.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 82
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9810014069080353, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.9824662506580353, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2585.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2488.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 83
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 5, threshold: 0.9623883962631226, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 428.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1350.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1337.5, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 737.5, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 729.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 84
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1350.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1337.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 737.5, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 729.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 85
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 3, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 2004.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 86
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9072265625, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.8920200765132904, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1664.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 87
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9367897808551788, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1486.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.8833333253860474, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 88
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 633.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1892.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 1904.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 89
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2204.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2154.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 90
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9270833432674408, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9867187738418579, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 5, threshold: 0.9870975613594055, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1242.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 91
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 465.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 459.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 92
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 465.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9027622640132904, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 93
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1966.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1975.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 94
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9216579794883728, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.917534738779068, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 95
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1892.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 1904.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 96
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2065.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 97
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 98
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 19, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 99
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9377480149269104, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2065.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 465.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 1745.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 100
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 465.5, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9027622640132904, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 101
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9380208253860474, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9216579794883728, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.917534738779068, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 102
  - tree:
    - {featureIdx: 19, threshold: 0.8145833313465118, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 19, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 5, threshold: 0.9411458373069763, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 899.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 19, threshold: 0.925000011920929, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.8499999940395355, nextIdxLTE: 6, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 1986.5, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9957386255264282, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2163.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 534.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 1723.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 0.9083333313465118, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2934.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2606.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 103
  region:
  - type: SizeInRange
    index: 0
    value: {min: 1024, max: 2048}
  - type: SizeInRange
    index: 1
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 3
    value: {min: 2048, max: 4096}
