Loading plugins phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -d CY8C3246PVI-147 -s C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.000ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  hand_firmware_micro.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 hand_firmware_micro.v -verilog
======================================================================

======================================================================
Compiling:  hand_firmware_micro.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 hand_firmware_micro.v -verilog
======================================================================

======================================================================
Compiling:  hand_firmware_micro.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 -verilog hand_firmware_micro.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 27 14:39:13 2018


======================================================================
Compiling:  hand_firmware_micro.v
Program  :   vpp
Options  :    -yv2 -q10 hand_firmware_micro.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 27 14:39:13 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Users\MattiaCP\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'hand_firmware_micro.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\MattiaCP\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\MattiaCP\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
hand_firmware_micro.v (line 2756, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
hand_firmware_micro.v (line 2771, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  hand_firmware_micro.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 -verilog hand_firmware_micro.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 27 14:39:14 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\codegentemp\hand_firmware_micro.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\codegentemp\hand_firmware_micro.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Users\MattiaCP\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  hand_firmware_micro.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 -verilog hand_firmware_micro.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 27 14:39:15 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\codegentemp\hand_firmware_micro.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\codegentemp\hand_firmware_micro.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Users\MattiaCP\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3894
	\UART_RS485:BUART:reset_sr\
	Net_3602
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_3601
	\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_2:lt\
	\UART_RS485:BUART:sRX:MODULE_2:eq\
	\UART_RS485:BUART:sRX:MODULE_2:gt\
	\UART_RS485:BUART:sRX:MODULE_2:gte\
	\UART_RS485:BUART:sRX:MODULE_2:lte\
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	Net_1279
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\ADC:Net_268\
	\ADC:Net_270\
	Net_2292
	Net_2293
	Net_2294
	Net_2296
	Net_2297
	Net_2298
	Net_2299
	Net_2923
	Net_2924
	Net_2925
	Net_2927
	Net_2928
	Net_2929
	Net_2930
	Net_3884
	Net_3885
	Net_3886
	Net_3887
	Net_3888
	Net_3889
	Net_3890
	\MY_TIMER:Net_260\
	Net_3869
	Net_3874
	\MY_TIMER:Net_53\
	\MY_TIMER:TimerUDB:ctrl_ten\
	\MY_TIMER:TimerUDB:ctrl_cmode_0\
	\MY_TIMER:TimerUDB:ctrl_tmode_1\
	\MY_TIMER:TimerUDB:ctrl_tmode_0\
	\MY_TIMER:TimerUDB:ctrl_ic_1\
	\MY_TIMER:TimerUDB:ctrl_ic_0\
	Net_3873
	\MY_TIMER:TimerUDB:zeros_3\
	\MY_TIMER:Net_102\
	\MY_TIMER:Net_266\
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_3428
	Net_3489
	Net_3490
	Net_3491
	Net_3493
	Net_3494
	Net_3495
	Net_3496
	Net_3529
	Net_3530
	Net_3531
	Net_3532
	Net_3533
	Net_3534
	Net_3535
	\BasicCounter:MODULE_4:b_31\
	\BasicCounter:MODULE_4:b_30\
	\BasicCounter:MODULE_4:b_29\
	\BasicCounter:MODULE_4:b_28\
	\BasicCounter:MODULE_4:b_27\
	\BasicCounter:MODULE_4:b_26\
	\BasicCounter:MODULE_4:b_25\
	\BasicCounter:MODULE_4:b_24\
	\BasicCounter:MODULE_4:b_23\
	\BasicCounter:MODULE_4:b_22\
	\BasicCounter:MODULE_4:b_21\
	\BasicCounter:MODULE_4:b_20\
	\BasicCounter:MODULE_4:b_19\
	\BasicCounter:MODULE_4:b_18\
	\BasicCounter:MODULE_4:b_17\
	\BasicCounter:MODULE_4:b_16\
	\BasicCounter:MODULE_4:b_15\
	\BasicCounter:MODULE_4:b_14\
	\BasicCounter:MODULE_4:b_13\
	\BasicCounter:MODULE_4:b_12\
	\BasicCounter:MODULE_4:b_11\
	\BasicCounter:MODULE_4:b_10\
	\BasicCounter:MODULE_4:b_9\
	\BasicCounter:MODULE_4:b_8\
	\BasicCounter:MODULE_4:b_7\
	\BasicCounter:MODULE_4:b_6\
	\BasicCounter:MODULE_4:b_5\
	\BasicCounter:MODULE_4:b_4\
	\BasicCounter:MODULE_4:b_3\
	\BasicCounter:MODULE_4:b_2\
	\BasicCounter:MODULE_4:b_1\
	\BasicCounter:MODULE_4:b_0\
	\BasicCounter:MODULE_4:g2:a0:a_31\
	\BasicCounter:MODULE_4:g2:a0:a_30\
	\BasicCounter:MODULE_4:g2:a0:a_29\
	\BasicCounter:MODULE_4:g2:a0:a_28\
	\BasicCounter:MODULE_4:g2:a0:a_27\
	\BasicCounter:MODULE_4:g2:a0:a_26\
	\BasicCounter:MODULE_4:g2:a0:a_25\
	\BasicCounter:MODULE_4:g2:a0:a_24\
	\BasicCounter:MODULE_4:g2:a0:b_31\
	\BasicCounter:MODULE_4:g2:a0:b_30\
	\BasicCounter:MODULE_4:g2:a0:b_29\
	\BasicCounter:MODULE_4:g2:a0:b_28\
	\BasicCounter:MODULE_4:g2:a0:b_27\
	\BasicCounter:MODULE_4:g2:a0:b_26\
	\BasicCounter:MODULE_4:g2:a0:b_25\
	\BasicCounter:MODULE_4:g2:a0:b_24\
	\BasicCounter:MODULE_4:g2:a0:b_23\
	\BasicCounter:MODULE_4:g2:a0:b_22\
	\BasicCounter:MODULE_4:g2:a0:b_21\
	\BasicCounter:MODULE_4:g2:a0:b_20\
	\BasicCounter:MODULE_4:g2:a0:b_19\
	\BasicCounter:MODULE_4:g2:a0:b_18\
	\BasicCounter:MODULE_4:g2:a0:b_17\
	\BasicCounter:MODULE_4:g2:a0:b_16\
	\BasicCounter:MODULE_4:g2:a0:b_15\
	\BasicCounter:MODULE_4:g2:a0:b_14\
	\BasicCounter:MODULE_4:g2:a0:b_13\
	\BasicCounter:MODULE_4:g2:a0:b_12\
	\BasicCounter:MODULE_4:g2:a0:b_11\
	\BasicCounter:MODULE_4:g2:a0:b_10\
	\BasicCounter:MODULE_4:g2:a0:b_9\
	\BasicCounter:MODULE_4:g2:a0:b_8\
	\BasicCounter:MODULE_4:g2:a0:b_7\
	\BasicCounter:MODULE_4:g2:a0:b_6\
	\BasicCounter:MODULE_4:g2:a0:b_5\
	\BasicCounter:MODULE_4:g2:a0:b_4\
	\BasicCounter:MODULE_4:g2:a0:b_3\
	\BasicCounter:MODULE_4:g2:a0:b_2\
	\BasicCounter:MODULE_4:g2:a0:b_1\
	\BasicCounter:MODULE_4:g2:a0:b_0\
	\BasicCounter:MODULE_4:g2:a0:s_31\
	\BasicCounter:MODULE_4:g2:a0:s_30\
	\BasicCounter:MODULE_4:g2:a0:s_29\
	\BasicCounter:MODULE_4:g2:a0:s_28\
	\BasicCounter:MODULE_4:g2:a0:s_27\
	\BasicCounter:MODULE_4:g2:a0:s_26\
	\BasicCounter:MODULE_4:g2:a0:s_25\
	\BasicCounter:MODULE_4:g2:a0:s_24\
	\BasicCounter:MODULE_4:g2:a0:s_23\
	\BasicCounter:MODULE_4:g2:a0:s_22\
	\BasicCounter:MODULE_4:g2:a0:s_21\
	\BasicCounter:MODULE_4:g2:a0:s_20\
	\BasicCounter:MODULE_4:g2:a0:s_19\
	\BasicCounter:MODULE_4:g2:a0:s_18\
	\BasicCounter:MODULE_4:g2:a0:s_17\
	\BasicCounter:MODULE_4:g2:a0:s_16\
	\BasicCounter:MODULE_4:g2:a0:s_15\
	\BasicCounter:MODULE_4:g2:a0:s_14\
	\BasicCounter:MODULE_4:g2:a0:s_13\
	\BasicCounter:MODULE_4:g2:a0:s_12\
	\BasicCounter:MODULE_4:g2:a0:s_11\
	\BasicCounter:MODULE_4:g2:a0:s_10\
	\BasicCounter:MODULE_4:g2:a0:s_9\
	\BasicCounter:MODULE_4:g2:a0:s_8\
	\BasicCounter:MODULE_4:g2:a0:s_7\
	\BasicCounter:MODULE_4:g2:a0:s_6\
	\BasicCounter:MODULE_4:g2:a0:s_5\
	\BasicCounter:MODULE_4:g2:a0:s_4\
	\BasicCounter:MODULE_4:g2:a0:s_3\
	\BasicCounter:MODULE_4:g2:a0:s_2\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\LED_BLINK:PWMUDB:km_run\
	\LED_BLINK:PWMUDB:ctrl_cmpmode2_2\
	\LED_BLINK:PWMUDB:ctrl_cmpmode2_1\
	\LED_BLINK:PWMUDB:ctrl_cmpmode2_0\
	\LED_BLINK:PWMUDB:ctrl_cmpmode1_2\
	\LED_BLINK:PWMUDB:ctrl_cmpmode1_1\
	\LED_BLINK:PWMUDB:ctrl_cmpmode1_0\
	\LED_BLINK:PWMUDB:capt_rising\
	\LED_BLINK:PWMUDB:capt_falling\
	\LED_BLINK:PWMUDB:trig_rise\
	\LED_BLINK:PWMUDB:trig_fall\
	\LED_BLINK:PWMUDB:sc_kill\
	\LED_BLINK:PWMUDB:min_kill\
	\LED_BLINK:PWMUDB:km_tc\
	\LED_BLINK:PWMUDB:db_tc\
	\LED_BLINK:PWMUDB:dith_sel\
	\LED_BLINK:PWMUDB:compare2\
	\LED_BLINK:Net_101\
	Net_3854
	Net_3855
	\LED_BLINK:PWMUDB:cmp2\
	\LED_BLINK:PWMUDB:MODULE_5:b_31\
	\LED_BLINK:PWMUDB:MODULE_5:b_30\
	\LED_BLINK:PWMUDB:MODULE_5:b_29\
	\LED_BLINK:PWMUDB:MODULE_5:b_28\
	\LED_BLINK:PWMUDB:MODULE_5:b_27\
	\LED_BLINK:PWMUDB:MODULE_5:b_26\
	\LED_BLINK:PWMUDB:MODULE_5:b_25\
	\LED_BLINK:PWMUDB:MODULE_5:b_24\
	\LED_BLINK:PWMUDB:MODULE_5:b_23\
	\LED_BLINK:PWMUDB:MODULE_5:b_22\
	\LED_BLINK:PWMUDB:MODULE_5:b_21\
	\LED_BLINK:PWMUDB:MODULE_5:b_20\
	\LED_BLINK:PWMUDB:MODULE_5:b_19\
	\LED_BLINK:PWMUDB:MODULE_5:b_18\
	\LED_BLINK:PWMUDB:MODULE_5:b_17\
	\LED_BLINK:PWMUDB:MODULE_5:b_16\
	\LED_BLINK:PWMUDB:MODULE_5:b_15\
	\LED_BLINK:PWMUDB:MODULE_5:b_14\
	\LED_BLINK:PWMUDB:MODULE_5:b_13\
	\LED_BLINK:PWMUDB:MODULE_5:b_12\
	\LED_BLINK:PWMUDB:MODULE_5:b_11\
	\LED_BLINK:PWMUDB:MODULE_5:b_10\
	\LED_BLINK:PWMUDB:MODULE_5:b_9\
	\LED_BLINK:PWMUDB:MODULE_5:b_8\
	\LED_BLINK:PWMUDB:MODULE_5:b_7\
	\LED_BLINK:PWMUDB:MODULE_5:b_6\
	\LED_BLINK:PWMUDB:MODULE_5:b_5\
	\LED_BLINK:PWMUDB:MODULE_5:b_4\
	\LED_BLINK:PWMUDB:MODULE_5:b_3\
	\LED_BLINK:PWMUDB:MODULE_5:b_2\
	\LED_BLINK:PWMUDB:MODULE_5:b_1\
	\LED_BLINK:PWMUDB:MODULE_5:b_0\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_31\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_30\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_29\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_28\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_27\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_26\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_25\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_24\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_31\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_30\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_29\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_28\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_27\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_26\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_25\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_24\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_23\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_22\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_21\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_20\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_19\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_18\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_17\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_16\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_15\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_14\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_13\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_12\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_11\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_10\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_9\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_8\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_7\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_6\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_5\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_4\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_3\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_2\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_1\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:b_0\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_31\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_30\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_29\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_28\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_27\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_26\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_25\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_24\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_23\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_22\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_21\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_20\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_19\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_18\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_17\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_16\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_15\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_14\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_13\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_12\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_11\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_10\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_9\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_8\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_7\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_6\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_5\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_4\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_3\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_2\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3856
	Net_3853
	\LED_BLINK:Net_113\
	\LED_BLINK:Net_107\
	\LED_BLINK:Net_114\
	Net_3677
	Net_3678
	Net_3679
	Net_3680
	Net_3681
	Net_3682
	Net_3683
	Net_3686
	Net_3687
	Net_3688
	Net_3689
	Net_3690
	Net_3691
	Net_3692
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:lt_0\
	\MODULE_6:g1:a0:gx:u0:gt_0\
	\MODULE_6:g1:a0:gx:u0:lt_1\
	\MODULE_6:g1:a0:gx:u0:gt_1\
	\MODULE_6:g1:a0:gx:u0:lti_0\
	\MODULE_6:g1:a0:gx:u0:gti_0\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:lt_0\
	\MODULE_7:g1:a0:gx:u0:gt_0\
	\MODULE_7:g1:a0:gx:u0:lt_1\
	\MODULE_7:g1:a0:gx:u0:gt_1\
	\MODULE_7:g1:a0:gx:u0:lti_0\
	\MODULE_7:g1:a0:gx:u0:gti_0\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_4_31\
	\BasicCounter:add_vi_vv_MODGEN_4_30\
	\BasicCounter:add_vi_vv_MODGEN_4_29\
	\BasicCounter:add_vi_vv_MODGEN_4_28\
	\BasicCounter:add_vi_vv_MODGEN_4_27\
	\BasicCounter:add_vi_vv_MODGEN_4_26\
	\BasicCounter:add_vi_vv_MODGEN_4_25\
	\BasicCounter:add_vi_vv_MODGEN_4_24\
	\BasicCounter:add_vi_vv_MODGEN_4_23\
	\BasicCounter:add_vi_vv_MODGEN_4_22\
	\BasicCounter:add_vi_vv_MODGEN_4_21\
	\BasicCounter:add_vi_vv_MODGEN_4_20\
	\BasicCounter:add_vi_vv_MODGEN_4_19\
	\BasicCounter:add_vi_vv_MODGEN_4_18\
	\BasicCounter:add_vi_vv_MODGEN_4_17\
	\BasicCounter:add_vi_vv_MODGEN_4_16\
	\BasicCounter:add_vi_vv_MODGEN_4_15\
	\BasicCounter:add_vi_vv_MODGEN_4_14\
	\BasicCounter:add_vi_vv_MODGEN_4_13\
	\BasicCounter:add_vi_vv_MODGEN_4_12\
	\BasicCounter:add_vi_vv_MODGEN_4_11\
	\BasicCounter:add_vi_vv_MODGEN_4_10\
	\BasicCounter:add_vi_vv_MODGEN_4_9\
	\BasicCounter:add_vi_vv_MODGEN_4_8\
	\BasicCounter:add_vi_vv_MODGEN_4_7\
	\BasicCounter:add_vi_vv_MODGEN_4_6\
	\BasicCounter:add_vi_vv_MODGEN_4_5\
	\BasicCounter:add_vi_vv_MODGEN_4_4\
	\BasicCounter:add_vi_vv_MODGEN_4_3\
	\BasicCounter:add_vi_vv_MODGEN_4_2\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_31\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_30\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_29\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_28\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_27\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_26\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_25\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_24\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_23\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_22\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_21\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_20\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_19\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_18\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_17\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_16\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_15\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_14\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_13\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_12\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_11\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_10\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_9\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_8\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_7\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_6\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_5\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_4\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_3\
	\LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 393 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_20
Aliasing one to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__Signal_1_C_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__INPUT_2_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \PACER_TIMER:Net_260\ to Net_20
Aliasing Net_3249 to Net_20
Aliasing \PACER_TIMER:Net_102\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to Net_20
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to Net_20
Aliasing \UART_RS485:BUART:FinalParityType_1\ to Net_20
Aliasing \UART_RS485:BUART:FinalParityType_0\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to Net_20
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to Net_20
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_6\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_5\ to Net_20
Aliasing \UART_RS485:BUART:tx_status_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODIN2_6\ to \UART_RS485:BUART:sRX:MODIN1_6\
Aliasing \UART_RS485:BUART:sRX:MODIN2_5\ to \UART_RS485:BUART:sRX:MODIN1_5\
Aliasing \UART_RS485:BUART:sRX:MODIN2_4\ to \UART_RS485:BUART:sRX:MODIN1_4\
Aliasing \UART_RS485:BUART:sRX:MODIN2_3\ to \UART_RS485:BUART:sRX:MODIN1_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to Net_20
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__RS_485_EN_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing Net_1064 to Net_20
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to Net_20
Aliasing Net_1317 to Net_3419
Aliasing Net_3423 to Net_20
Aliasing Net_3421 to Net_20
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to Net_20
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing tmpOE__USB_VDD_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__Signal_1_B_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \ADC:Net_482\ to Net_20
Aliasing \ADC:Net_252\ to Net_20
Aliasing tmpOE__Signal_1_A_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \RS485_CTS:clk\ to Net_20
Aliasing \RS485_CTS:rst\ to Net_20
Aliasing \FTDI_ENABLE_REG:clk\ to Net_20
Aliasing \FTDI_ENABLE_REG:rst\ to Net_20
Aliasing tmpOE__INPUT_1_net_0 to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__CURRENT_SENSE_1_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \RESET_FF:clk\ to Net_20
Aliasing \RESET_FF:rst\ to Net_20
Aliasing \FF_STATUS:status_1\ to Net_20
Aliasing \FF_STATUS:status_2\ to Net_20
Aliasing \FF_STATUS:status_3\ to Net_20
Aliasing \FF_STATUS:status_4\ to Net_20
Aliasing \FF_STATUS:status_5\ to Net_20
Aliasing \FF_STATUS:status_6\ to Net_20
Aliasing \FF_STATUS:status_7\ to Net_20
Aliasing \MY_TIMER:TimerUDB:ctrl_cmode_1\ to Net_20
Aliasing \MY_TIMER:TimerUDB:trigger_enable\ to tmpOE__RS_485_EN_net_0
Aliasing \MY_TIMER:TimerUDB:status_6\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_5\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_4\ to Net_20
Aliasing \MY_TIMER:TimerUDB:status_0\ to \MY_TIMER:TimerUDB:tc_i\
Aliasing Net_12 to Net_20
Aliasing tmpOE__VOLTAGE_SENSE_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to Net_20
Aliasing \SHIFTREG_ENC_1:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing \RESET_COUNTERS:clk\ to Net_20
Aliasing \RESET_COUNTERS:rst\ to Net_20
Aliasing \ADC_STATUS:status_1\ to Net_20
Aliasing \ADC_STATUS:status_2\ to Net_20
Aliasing \ADC_STATUS:status_3\ to Net_20
Aliasing \ADC_STATUS:status_4\ to Net_20
Aliasing \ADC_STATUS:status_5\ to Net_20
Aliasing \ADC_STATUS:status_6\ to Net_20
Aliasing \ADC_STATUS:status_7\ to Net_20
Aliasing \ADC_SOC:clk\ to Net_20
Aliasing \ADC_SOC:rst\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_23\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_22\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_21\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_20\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_19\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_18\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_17\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_16\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_15\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_14\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_13\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_12\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_11\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_10\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_9\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_8\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_7\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_6\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_5\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_4\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_3\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:a_2\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RS_485_EN_net_0
Aliasing Net_4572_1 to tmpOE__RS_485_EN_net_0
Aliasing Net_4572_0 to tmpOE__RS_485_EN_net_0
Aliasing AMuxHw_Decoder_enable to tmpOE__RS_485_EN_net_0
Aliasing tmpOE__BOARD_LED_net_0 to tmpOE__RS_485_EN_net_0
Aliasing \LED_BLINK:PWMUDB:hwCapture\ to Net_20
Aliasing \LED_BLINK:PWMUDB:trig_out\ to tmpOE__RS_485_EN_net_0
Aliasing Net_3665 to Net_20
Aliasing \LED_BLINK:PWMUDB:runmode_enable\\S\ to Net_20
Aliasing \LED_BLINK:PWMUDB:ltch_kill_reg\\R\ to \LED_BLINK:PWMUDB:runmode_enable\\R\
Aliasing \LED_BLINK:PWMUDB:ltch_kill_reg\\S\ to Net_20
Aliasing \LED_BLINK:PWMUDB:min_kill_reg\\R\ to \LED_BLINK:PWMUDB:runmode_enable\\R\
Aliasing \LED_BLINK:PWMUDB:min_kill_reg\\S\ to Net_20
Aliasing \LED_BLINK:PWMUDB:final_kill\ to tmpOE__RS_485_EN_net_0
Aliasing \LED_BLINK:PWMUDB:dith_count_1\\R\ to \LED_BLINK:PWMUDB:runmode_enable\\R\
Aliasing \LED_BLINK:PWMUDB:dith_count_1\\S\ to Net_20
Aliasing \LED_BLINK:PWMUDB:dith_count_0\\R\ to \LED_BLINK:PWMUDB:runmode_enable\\R\
Aliasing \LED_BLINK:PWMUDB:dith_count_0\\S\ to Net_20
Aliasing \LED_BLINK:PWMUDB:cs_addr_0\ to \LED_BLINK:PWMUDB:runmode_enable\\R\
Aliasing \LED_BLINK:PWMUDB:pwm1_i\ to Net_20
Aliasing \LED_BLINK:PWMUDB:pwm2_i\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_23\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_22\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_21\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_20\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_19\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_18\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_17\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_16\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_15\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_14\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_13\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_12\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_11\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_10\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_9\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_8\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_7\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_6\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_5\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_4\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_3\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_2\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RS_485_EN_net_0
Aliasing \LED_CTRL:clk\ to Net_20
Aliasing \LED_CTRL:rst\ to Net_20
Aliasing \LED_BLINK_EN:clk\ to Net_20
Aliasing \LED_BLINK_EN:rst\ to Net_20
Aliasing MODIN5_1 to \BasicCounter:MODIN3_1\
Aliasing MODIN5_0 to \BasicCounter:MODIN3_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__RS_485_EN_net_0
Aliasing MODIN7_1 to \BasicCounter:MODIN3_1\
Aliasing MODIN7_0 to \BasicCounter:MODIN3_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__RS_485_EN_net_0
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to Net_20
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to Net_20
Aliasing \MY_TIMER:TimerUDB:capture_last\\D\ to Net_20
Aliasing \MY_TIMER:TimerUDB:hwEnable_reg\\D\ to \MY_TIMER:TimerUDB:run_mode\
Aliasing \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ to \MY_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to Net_20
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN3_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN3_0\
Aliasing \LED_BLINK:PWMUDB:min_kill_reg\\D\ to tmpOE__RS_485_EN_net_0
Aliasing \LED_BLINK:PWMUDB:prevCapture\\D\ to Net_20
Aliasing \LED_BLINK:PWMUDB:trig_last\\D\ to Net_20
Aliasing \LED_BLINK:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RS_485_EN_net_0
Removing Rhs of wire Net_6117[3] = \UART_RS485:BUART:rx_interrupt_out\[70]
Removing Lhs of wire zero[11] = Net_20[4]
Removing Lhs of wire one[12] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__RS485_TX_net_0[15] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__Signal_1_C_net_0[22] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__INPUT_2_net_0[28] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__RS485_RX_net_0[35] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \PACER_TIMER:Net_260\[43] = Net_20[4]
Removing Lhs of wire \PACER_TIMER:Net_266\[44] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_3249[45] = Net_20[4]
Removing Rhs of wire Net_3264[50] = \PACER_TIMER:Net_51\[46]
Removing Lhs of wire \PACER_TIMER:Net_102\[51] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:Net_61\[53] = Net_124[1]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[57] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[58] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[59] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[60] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[61] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[62] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[63] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[64] = Net_20[4]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[74] = \UART_RS485:BUART:tx_bitclk_dp\[110]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[120] = \UART_RS485:BUART:tx_counter_dp\[111]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[121] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[122] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[123] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[125] = \UART_RS485:BUART:tx_fifo_empty\[88]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[127] = \UART_RS485:BUART:tx_fifo_notfull\[87]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[140] = Net_6196[36]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[191] = \UART_RS485:BUART:rx_break_status\[192]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[193] = \UART_RS485:BUART:rx_parity_error_status\[194]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[195] = \UART_RS485:BUART:rx_stop_bit_error\[196]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[205] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[332]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_1\[207] = \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\[256]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[211] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\[278]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\[212] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\[213] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\[214] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\[215] = \UART_RS485:BUART:sRX:MODIN1_6\[216]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_6\[216] = \UART_RS485:BUART:rx_count_6\[181]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\[217] = \UART_RS485:BUART:sRX:MODIN1_5\[218]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_5\[218] = \UART_RS485:BUART:rx_count_5\[182]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\[219] = \UART_RS485:BUART:sRX:MODIN1_4\[220]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_4\[220] = \UART_RS485:BUART:rx_count_4\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\[221] = \UART_RS485:BUART:sRX:MODIN1_3\[222]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN1_3\[222] = \UART_RS485:BUART:rx_count_3\[184]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\[223] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\[224] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\[225] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\[226] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\[227] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\[228] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\[229] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\[230] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\[231] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\[232] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\[233] = \UART_RS485:BUART:rx_count_6\[181]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\[234] = \UART_RS485:BUART:rx_count_5\[182]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\[235] = \UART_RS485:BUART:rx_count_4\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\[236] = \UART_RS485:BUART:rx_count_3\[184]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\[237] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\[238] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\[239] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\[240] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\[241] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\[242] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\[243] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\[258] = Net_6196[36]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\[259] = \UART_RS485:BUART:rx_parity_bit\[210]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\[260] = Net_6196[36]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\[261] = \UART_RS485:BUART:rx_parity_bit\[210]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[262] = Net_6196[36]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[263] = \UART_RS485:BUART:rx_parity_bit\[210]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[265] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[266] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[264]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[267] = \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[264]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[288] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[289] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[290] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[291] = \UART_RS485:BUART:rx_count_6\[181]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[292] = \UART_RS485:BUART:rx_count_6\[181]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[293] = \UART_RS485:BUART:rx_count_5\[182]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[294] = \UART_RS485:BUART:rx_count_5\[182]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[295] = \UART_RS485:BUART:rx_count_4\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[296] = \UART_RS485:BUART:rx_count_4\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[297] = \UART_RS485:BUART:rx_count_3\[184]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[298] = \UART_RS485:BUART:rx_count_3\[184]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[299] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[300] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[301] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[302] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[303] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[304] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[305] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[306] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[307] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[308] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[309] = \UART_RS485:BUART:rx_count_6\[181]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[310] = \UART_RS485:BUART:rx_count_5\[182]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[311] = \UART_RS485:BUART:rx_count_4\[183]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[312] = \UART_RS485:BUART:rx_count_3\[184]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[313] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[314] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[315] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[316] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[317] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[318] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[319] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_3426[337] = cydff_2[335]
Removing Rhs of wire Net_3511[340] = \COUNTER_ENC:Net_49\[341]
Removing Rhs of wire Net_3511[340] = \COUNTER_ENC:CounterUDB:tc_reg_i\[398]
Removing Lhs of wire \COUNTER_ENC:Net_89\[343] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[353] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[354] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[366] = \COUNTER_ENC:CounterUDB:control_7\[358]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[368] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[369] = \COUNTER_ENC:CounterUDB:prevCapture\[367]
Removing Rhs of wire Net_3492[373] = \RESET_COUNTERS:control_out_0\[1312]
Removing Rhs of wire Net_3492[373] = \RESET_COUNTERS:control_0\[1335]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[375] = \COUNTER_ENC:CounterUDB:control_7\[358]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[376] = \COUNTER_ENC:CounterUDB:control_7\[358]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[377] = \COUNTER_ENC:CounterUDB:cmp_out_status\[378]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[379] = \COUNTER_ENC:CounterUDB:per_zero\[380]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[381] = \COUNTER_ENC:CounterUDB:overflow_status\[382]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[383] = \COUNTER_ENC:CounterUDB:underflow_status\[384]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[385] = \COUNTER_ENC:CounterUDB:hwCapture\[371]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[386] = \COUNTER_ENC:CounterUDB:fifo_full\[387]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[388] = \COUNTER_ENC:CounterUDB:fifo_nempty\[389]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[392] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[397] = \COUNTER_ENC:CounterUDB:reload_tc\[374]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[399] = \COUNTER_ENC:CounterUDB:cmp_equal\[400]
Removing Rhs of wire Net_1287[403] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[402]
Removing Rhs of wire Net_3376[405] = cydff_1[603]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[407] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[408] = \COUNTER_ENC:CounterUDB:count_enable\[406]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[409] = \COUNTER_ENC:CounterUDB:reload\[372]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[438] = Net_1060[23]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[441] = \SHIFTREG_ENC_3:bSR:control_0\[442]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[455] = Net_20[4]
Removing Lhs of wire Net_1064[456] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[457] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[458] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[459] = cydff_2[335]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[460] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[461]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[460] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_24_2\[471]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[462] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[463]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[462] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_24_2\[472]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[464] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[465]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[464] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_24_2\[473]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[466] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[467]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[466] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_24_2\[474]
Removing Rhs of wire Net_3506[600] = \SHIFTREG_ENC_3:bSR:so_24_2\[583]
Removing Lhs of wire Net_1317[602] = Net_3419[446]
Removing Lhs of wire Net_3423[604] = Net_20[4]
Removing Lhs of wire Net_3421[605] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[606] = Net_3506[600]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[609] = \SHIFTREG_ENC_2:bSR:control_0\[610]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[622] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[623] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[624] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[625] = cydff_2[335]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[626] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[627]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[626] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_24_2\[637]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[628] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[629]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[628] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_24_2\[638]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[630] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[631]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[630] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_24_2\[639]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[632] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[633]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[632] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_24_2\[640]
Removing Rhs of wire Net_3505[766] = \SHIFTREG_ENC_2:bSR:so_24_2\[749]
Removing Lhs of wire tmpOE__USB_VDD_net_0[768] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire Net_3200[769] = \RS485_CTS:control_out_0\[850]
Removing Rhs of wire Net_3200[769] = \RS485_CTS:control_0\[873]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[775] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire Net_3196[776] = \FTDI_ENABLE_REG:control_out_0\[876]
Removing Rhs of wire Net_3196[776] = \FTDI_ENABLE_REG:control_0\[899]
Removing Lhs of wire tmpOE__Signal_1_B_net_0[782] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire \ADC:Net_488\[799] = \ADC:Net_250\[835]
Removing Lhs of wire \ADC:Net_481\[802] = Net_20[4]
Removing Lhs of wire \ADC:Net_482\[803] = Net_20[4]
Removing Lhs of wire \ADC:Net_252\[837] = Net_20[4]
Removing Rhs of wire Net_5507[839] = cy_srff_2[1595]
Removing Lhs of wire tmpOE__Signal_1_A_net_0[843] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \RS485_CTS:clk\[848] = Net_20[4]
Removing Lhs of wire \RS485_CTS:rst\[849] = Net_20[4]
Removing Lhs of wire \FTDI_ENABLE_REG:clk\[874] = Net_20[4]
Removing Lhs of wire \FTDI_ENABLE_REG:rst\[875] = Net_20[4]
Removing Lhs of wire tmpOE__INPUT_1_net_0[901] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire tmpOE__CURRENT_SENSE_1_net_0[908] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_3018[916] = cy_srff_1[914]
Removing Rhs of wire Net_3334[917] = \RESET_FF:control_out_0\[920]
Removing Rhs of wire Net_3334[917] = \RESET_FF:control_0\[943]
Removing Lhs of wire \RESET_FF:clk\[918] = Net_20[4]
Removing Lhs of wire \RESET_FF:rst\[919] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_0\[944] = cy_srff_1[914]
Removing Lhs of wire \FF_STATUS:status_1\[945] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_2\[946] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_3\[947] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_4\[948] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_5\[949] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_6\[950] = Net_20[4]
Removing Lhs of wire \FF_STATUS:status_7\[951] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_enable\[972] = \MY_TIMER:TimerUDB:control_7\[964]
Removing Lhs of wire \MY_TIMER:TimerUDB:ctrl_cmode_1\[974] = Net_20[4]
Removing Rhs of wire \MY_TIMER:TimerUDB:timer_enable\[983] = \MY_TIMER:TimerUDB:runmode_enable\[995]
Removing Rhs of wire \MY_TIMER:TimerUDB:run_mode\[984] = \MY_TIMER:TimerUDB:hwEnable\[985]
Removing Lhs of wire \MY_TIMER:TimerUDB:run_mode\[984] = \MY_TIMER:TimerUDB:control_7\[964]
Removing Lhs of wire \MY_TIMER:TimerUDB:trigger_enable\[987] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_i\[989] = \MY_TIMER:TimerUDB:status_tc\[986]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load_int\[994] = \MY_TIMER:TimerUDB:capt_fifo_load\[982]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_6\[997] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_5\[998] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_4\[999] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_0\[1000] = \MY_TIMER:TimerUDB:status_tc\[986]
Removing Lhs of wire \MY_TIMER:TimerUDB:status_1\[1001] = \MY_TIMER:TimerUDB:capt_fifo_load\[982]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_2\[1002] = \MY_TIMER:TimerUDB:fifo_full\[1003]
Removing Rhs of wire \MY_TIMER:TimerUDB:status_3\[1004] = \MY_TIMER:TimerUDB:fifo_nempty\[1005]
Removing Lhs of wire Net_12[1007] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_2\[1008] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_1\[1009] = \MY_TIMER:TimerUDB:trig_reg\[996]
Removing Lhs of wire \MY_TIMER:TimerUDB:cs_addr_0\[1010] = \MY_TIMER:TimerUDB:per_zero\[988]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_net_0[1143] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[1149] = Net_3505[766]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[1152] = \SHIFTREG_ENC_1:bSR:control_0\[1153]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[1165] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[1166] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[1167] = Net_20[4]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[1168] = cydff_2[335]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[1169] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[1170]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[1169] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_24_2\[1180]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[1171] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[1172]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[1171] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_24_2\[1181]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[1173] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[1174]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[1173] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_24_2\[1182]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[1175] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[1176]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[1175] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_24_2\[1183]
Removing Lhs of wire \RESET_COUNTERS:clk\[1310] = Net_20[4]
Removing Lhs of wire \RESET_COUNTERS:rst\[1311] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_0\[1336] = Net_4716[1337]
Removing Lhs of wire \ADC_STATUS:status_1\[1338] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_2\[1339] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_3\[1340] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_4\[1341] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_5\[1342] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_6\[1343] = Net_20[4]
Removing Lhs of wire \ADC_STATUS:status_7\[1344] = Net_20[4]
Removing Lhs of wire \ADC_SOC:clk\[1349] = Net_20[4]
Removing Lhs of wire \ADC_SOC:rst\[1350] = Net_20[4]
Removing Rhs of wire Net_4627[1351] = \ADC_SOC:control_out_0\[1352]
Removing Rhs of wire Net_4627[1351] = \ADC_SOC:control_0\[1375]
Removing Rhs of wire Net_5460[1378] = cmp_vv_vv_MODGEN_5[1583]
Removing Rhs of wire Net_5460[1378] = \MODULE_6:g1:a0:xeq\[2009]
Removing Rhs of wire Net_5460[1378] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[1998]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_4_1\[1379] = \BasicCounter:MODULE_4:g2:a0:s_1\[1540]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_4_0\[1381] = \BasicCounter:MODULE_4:g2:a0:s_0\[1541]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_23\[1422] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_22\[1423] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_21\[1424] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_20\[1425] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_19\[1426] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_18\[1427] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_17\[1428] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_16\[1429] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_15\[1430] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_14\[1431] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_13\[1432] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_12\[1433] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_11\[1434] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_10\[1435] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_9\[1436] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_8\[1437] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_7\[1438] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_6\[1439] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_5\[1440] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_4\[1441] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_3\[1442] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_2\[1443] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_1\[1444] = \BasicCounter:MODIN3_1\[1445]
Removing Lhs of wire \BasicCounter:MODIN3_1\[1445] = Net_5190_1[1377]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:a_0\[1446] = \BasicCounter:MODIN3_0\[1447]
Removing Lhs of wire \BasicCounter:MODIN3_0\[1447] = Net_5190_0[1380]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1579] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1580] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_4572_1[1581] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire Net_4572_0[1582] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire AMuxHw_Decoder_enable[1584] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1586] = \MODULE_7:g1:a0:xeq\[2053]
Removing Lhs of wire Net_5205[1598] = cy_srff_3[1597]
Removing Lhs of wire tmpOE__BOARD_LED_net_0[1601] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:ctrl_enable\[1621] = \LED_BLINK:PWMUDB:control_7\[1613]
Removing Lhs of wire \LED_BLINK:PWMUDB:hwCapture\[1631] = Net_20[4]
Removing Rhs of wire Net_3925[1633] = \LED_BLINK_EN:control_out_0\[1951]
Removing Rhs of wire Net_3925[1633] = \LED_BLINK_EN:control_0\[1974]
Removing Lhs of wire \LED_BLINK:PWMUDB:trig_out\[1637] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:runmode_enable\\R\[1639] = Net_20[4]
Removing Lhs of wire Net_3665[1640] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:runmode_enable\\S\[1641] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:final_enable\[1642] = \LED_BLINK:PWMUDB:runmode_enable\[1638]
Removing Lhs of wire \LED_BLINK:PWMUDB:ltch_kill_reg\\R\[1646] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:ltch_kill_reg\\S\[1647] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:min_kill_reg\\R\[1648] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:min_kill_reg\\S\[1649] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:final_kill\[1652] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_1\[1656] = \LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_1\[1874]
Removing Lhs of wire \LED_BLINK:PWMUDB:add_vi_vv_MODGEN_7_0\[1658] = \LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_0\[1875]
Removing Lhs of wire \LED_BLINK:PWMUDB:dith_count_1\\R\[1659] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:dith_count_1\\S\[1660] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:dith_count_0\\R\[1661] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:dith_count_0\\S\[1662] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:cs_addr_2\[1664] = \LED_BLINK:PWMUDB:tc_i\[1644]
Removing Lhs of wire \LED_BLINK:PWMUDB:cs_addr_1\[1665] = \LED_BLINK:PWMUDB:runmode_enable\[1638]
Removing Lhs of wire \LED_BLINK:PWMUDB:cs_addr_0\[1666] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:pwm1_i\[1705] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:pwm2_i\[1707] = Net_20[4]
Removing Rhs of wire \LED_BLINK:Net_96\[1710] = \LED_BLINK:PWMUDB:pwm_i_reg\[1702]
Removing Rhs of wire \LED_BLINK:PWMUDB:pwm_temp\[1713] = \LED_BLINK:PWMUDB:cmp1\[1714]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_23\[1756] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_22\[1757] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_21\[1758] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_20\[1759] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_19\[1760] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_18\[1761] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_17\[1762] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_16\[1763] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_15\[1764] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_14\[1765] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_13\[1766] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_12\[1767] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_11\[1768] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_10\[1769] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_9\[1770] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_8\[1771] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_7\[1772] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_6\[1773] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_5\[1774] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_4\[1775] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_3\[1776] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_2\[1777] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_1\[1778] = \LED_BLINK:PWMUDB:MODIN4_1\[1779]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODIN4_1\[1779] = \LED_BLINK:PWMUDB:dith_count_1\[1655]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:a_0\[1780] = \LED_BLINK:PWMUDB:MODIN4_0\[1781]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODIN4_0\[1781] = \LED_BLINK:PWMUDB:dith_count_0\[1657]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1913] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1914] = tmpOE__RS_485_EN_net_0[6]
Removing Rhs of wire Net_3960[1915] = \LED_BLINK:Net_96\[1710]
Removing Lhs of wire \LED_CTRL:clk\[1922] = Net_20[4]
Removing Lhs of wire \LED_CTRL:rst\[1923] = Net_20[4]
Removing Rhs of wire Net_3961[1924] = \LED_CTRL:control_out_0\[1925]
Removing Rhs of wire Net_3961[1924] = \LED_CTRL:control_0\[1948]
Removing Lhs of wire \LED_BLINK_EN:clk\[1949] = Net_20[4]
Removing Lhs of wire \LED_BLINK_EN:rst\[1950] = Net_20[4]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[1976] = Net_5190_1[1377]
Removing Lhs of wire MODIN5_1[1977] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[1978] = Net_5190_0[1380]
Removing Lhs of wire MODIN5_0[1979] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[1980] = MODIN6_1[1981]
Removing Lhs of wire MODIN6_1[1981] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[1982] = MODIN6_0[1983]
Removing Lhs of wire MODIN6_0[1983] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[1984] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[1985] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[1986] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[1987] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[1988] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[1989] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[1990] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[1991] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[1994] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[1995] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[1993]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[1997] = \MODULE_6:g1:a0:gx:u0:eq_1\[1996]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[2020] = Net_5190_1[1377]
Removing Lhs of wire MODIN7_1[2021] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[2022] = Net_5190_0[1380]
Removing Lhs of wire MODIN7_0[2023] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[2024] = MODIN8_1[2025]
Removing Lhs of wire MODIN8_1[2025] = AMuxHw_Decoder_old_id_1[1587]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[2026] = MODIN8_0[2027]
Removing Lhs of wire MODIN8_0[2027] = AMuxHw_Decoder_old_id_0[1588]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[2028] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[2029] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[2030] = AMuxHw_Decoder_old_id_1[1587]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[2031] = AMuxHw_Decoder_old_id_0[1588]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[2032] = Net_5190_1[1377]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[2033] = Net_5190_0[1380]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[2034] = AMuxHw_Decoder_old_id_1[1587]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[2035] = AMuxHw_Decoder_old_id_0[1588]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[2038] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[2039] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[2037]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[2041] = \MODULE_7:g1:a0:gx:u0:eq_1\[2040]
Removing Rhs of wire \MODULE_7:g1:a0:xeq\[2053] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[2042]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[2065] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[2079] = \UART_RS485:BUART:rx_bitclk_pre\[175]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[2087] = \UART_RS485:BUART:rx_parity_error_pre\[204]
Removing Lhs of wire cydff_2D[2092] = Net_3510[336]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[2093] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[2094] = \COUNTER_ENC:CounterUDB:overflow\[391]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[2095] = \COUNTER_ENC:CounterUDB:underflow\[394]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[2096] = \COUNTER_ENC:CounterUDB:reload_tc\[374]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[2097] = \COUNTER_ENC:CounterUDB:cmp_out_i\[399]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[2098] = \COUNTER_ENC:CounterUDB:cmp_out_i\[399]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[2099] = Net_3376[405]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[2100] = Net_20[4]
Removing Lhs of wire cydff_1D[2101] = Net_3419[446]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[2102] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_last\\D\[2104] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:tc_reg_i\\D\[2105] = \MY_TIMER:TimerUDB:status_tc\[986]
Removing Lhs of wire \MY_TIMER:TimerUDB:hwEnable_reg\\D\[2106] = \MY_TIMER:TimerUDB:control_7\[964]
Removing Lhs of wire \MY_TIMER:TimerUDB:capture_out_reg_i\\D\[2107] = \MY_TIMER:TimerUDB:capt_fifo_load\[982]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[2108] = Net_20[4]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[2111] = Net_5190_1[1377]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[2112] = Net_5190_0[1380]
Removing Lhs of wire \LED_BLINK:PWMUDB:min_kill_reg\\D\[2119] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:prevCapture\\D\[2120] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:trig_last\\D\[2121] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:ltch_kill_reg\\D\[2124] = tmpOE__RS_485_EN_net_0[6]
Removing Lhs of wire \LED_BLINK:PWMUDB:pwm_i_reg\\D\[2127] = \LED_BLINK:PWMUDB:pwm_i\[1703]
Removing Lhs of wire \LED_BLINK:PWMUDB:pwm1_i_reg\\D\[2128] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:pwm2_i_reg\\D\[2129] = Net_20[4]

------------------------------------------------------
Aliased 0 equations, 418 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_20' (cost = 0):
Net_20 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__RS_485_EN_net_0' (cost = 0):
tmpOE__RS_485_EN_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\MY_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MY_TIMER:TimerUDB:timer_enable\' (cost = 0):
\MY_TIMER:TimerUDB:timer_enable\ <= (\MY_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for 'Net_3542' (cost = 1):
Net_3542 <= ((Net_5503 and cy_srff_3));

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:hwEnable\' (cost = 1):
\LED_BLINK:PWMUDB:hwEnable\ <= ((\LED_BLINK:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:compare1\' (cost = 2):
\LED_BLINK:PWMUDB:compare1\ <= (\LED_BLINK:PWMUDB:cmp1_less\
	OR \LED_BLINK:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:pwm_temp\' (cost = 2):
\LED_BLINK:PWMUDB:pwm_temp\ <= (\LED_BLINK:PWMUDB:cmp1_less\
	OR \LED_BLINK:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_BLINK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \LED_BLINK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_BLINK:PWMUDB:dith_count_1\ and \LED_BLINK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (Net_5190_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not AMuxHw_Decoder_old_id_0)
	OR (Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_4:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:xeq\' (cost = 4):
\MODULE_7:g1:a0:xeq\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for 'Net_3541' (cost = 2):
Net_3541 <= ((Net_5503 and cy_srff_3)
	OR Net_4627);

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \LED_BLINK:PWMUDB:dith_count_0\ and \LED_BLINK:PWMUDB:dith_count_1\)
	OR (not \LED_BLINK:PWMUDB:dith_count_1\ and \LED_BLINK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_5460' (cost = 42):
Net_5460 <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'AMuxHw_Decoder_is_active' (cost = 64):
AMuxHw_Decoder_is_active <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 98 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_RS485:BUART:rx_status_0\ to Net_20
Aliasing \UART_RS485:BUART:rx_status_6\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to Net_20
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to Net_20
Aliasing \MY_TIMER:TimerUDB:capt_fifo_load\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_20
Aliasing \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_20
Aliasing \LED_BLINK:PWMUDB:final_capture\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_20
Aliasing \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_20
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to Net_20
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to Net_20
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to Net_20
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[139] = \UART_RS485:BUART:rx_bitclk\[187]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[189] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[199] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[371] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[383] = Net_20[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[394] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:capt_fifo_load\[982] = Net_20[4]
Removing Lhs of wire \MY_TIMER:TimerUDB:trig_reg\[996] = \MY_TIMER:TimerUDB:control_7\[964]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1550] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1560] = Net_20[4]
Removing Lhs of wire \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1570] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:final_capture\[1668] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1884] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1894] = Net_20[4]
Removing Lhs of wire \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1904] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[2071] = \UART_RS485:BUART:tx_ctrl_mark_last\[130]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[2081] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[2083] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[2085] = Net_20[4]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[2086] = \UART_RS485:BUART:rx_markspace_pre\[203]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -dcpsoc3 hand_firmware_micro.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.528ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 27 April 2018 14:39:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE -ya -.fftprj=C:\Users\MattiaCP\Documents\GITHUB\socket-master\hand_firmware_micro.cydsn\hand_firmware_micro.cyprj -d CY8C3246PVI-147 hand_firmware_micro.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_20
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_20
    Removed wire end \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_20
    Removed wire end \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_20
    Removed wire end \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_20
    Removed wire end \LED_BLINK:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_20
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MY_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_BLINK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LED_BLINK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LED_BLINK:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_BLINK:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_PWM_1'. Fanout=1, Signal=Net_3852
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \MY_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \LED_BLINK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_1, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1287, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1287, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1287 (fanout=1)

    Removing Net_3511, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_3511, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_3511 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_C(0)__PA ,
            fb => Net_1060 ,
            pad => Signal_1_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INPUT_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INPUT_2(0)__PA ,
            analog_term => Net_3547 ,
            pad => INPUT_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_VDD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_VDD(0)__PA ,
            pin_input => Net_3200 ,
            pad => USB_VDD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pin_input => Net_3196 ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_B(0)__PA ,
            pin_input => Net_3376 ,
            pad => Signal_1_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Signal_1_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Signal_1_A(0)__PA ,
            pin_input => cydff_2 ,
            pad => Signal_1_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INPUT_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INPUT_1(0)__PA ,
            analog_term => Net_3546 ,
            pad => INPUT_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_1(0)__PA ,
            analog_term => Net_3545 ,
            pad => CURRENT_SENSE_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = VOLTAGE_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE(0)__PA ,
            analog_term => Net_3562 ,
            pad => VOLTAGE_SENSE(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = BOARD_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BOARD_LED(0)__PA ,
            pin_input => Net_3664 ,
            pad => BOARD_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3492 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_3664, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3960 * !Net_3961
        );
        Output = Net_3664 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = cydff_2 (fanout=13)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_3376, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=18)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=Net_5190_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5190_1 * !Net_5190_0
        );
        Output = Net_5190_1 (fanout=8)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              !Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5503 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=8)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * !Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * !Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=Net_5507, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5507 * !Net_5503
            + Net_4627 * !Net_5503
        );
        Output = Net_5507 (fanout=2)

    MacroCell: Name=cy_srff_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4627 * !cy_srff_3
            + Net_5190_1 * Net_5190_0
        );
        Output = cy_srff_3 (fanout=1)

    MacroCell: Name=\LED_BLINK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_BLINK:PWMUDB:control_7\ * Net_3925
        );
        Output = \LED_BLINK:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_3960, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3852) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_BLINK:PWMUDB:runmode_enable\ * \LED_BLINK:PWMUDB:cmp1_eq\
            + \LED_BLINK:PWMUDB:runmode_enable\ * 
              \LED_BLINK:PWMUDB:cmp1_less\
        );
        Output = Net_3960 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => cydff_2 ,
            so_comb => Net_3506 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => cydff_2 ,
            so_comb => Net_3505 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
        Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
            chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => cydff_2 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => cydff_2 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => cydff_2 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\LED_BLINK:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3852 ,
            cs_addr_2 => \LED_BLINK:PWMUDB:tc_i\ ,
            cs_addr_1 => \LED_BLINK:PWMUDB:runmode_enable\ ,
            ce0_comb => \LED_BLINK:PWMUDB:cmp1_eq\ ,
            cl0_comb => \LED_BLINK:PWMUDB:cmp1_less\ ,
            z0_comb => \LED_BLINK:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_4716 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_3492 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \MY_TIMER:TimerUDB:status_3\ ,
            status_2 => \MY_TIMER:TimerUDB:status_2\ ,
            status_0 => \MY_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => cydff_2 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Signal_1_C(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_5503 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RS485_CTS:control_7\ ,
            control_6 => \RS485_CTS:control_6\ ,
            control_5 => \RS485_CTS:control_5\ ,
            control_4 => \RS485_CTS:control_4\ ,
            control_3 => \RS485_CTS:control_3\ ,
            control_2 => \RS485_CTS:control_2\ ,
            control_1 => \RS485_CTS:control_1\ ,
            control_0 => Net_3200 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \FTDI_ENABLE_REG:control_7\ ,
            control_6 => \FTDI_ENABLE_REG:control_6\ ,
            control_5 => \FTDI_ENABLE_REG:control_5\ ,
            control_4 => \FTDI_ENABLE_REG:control_4\ ,
            control_3 => \FTDI_ENABLE_REG:control_3\ ,
            control_2 => \FTDI_ENABLE_REG:control_2\ ,
            control_1 => \FTDI_ENABLE_REG:control_1\ ,
            control_0 => Net_3196 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \MY_TIMER:TimerUDB:control_7\ ,
            control_6 => \MY_TIMER:TimerUDB:control_6\ ,
            control_5 => \MY_TIMER:TimerUDB:control_5\ ,
            control_4 => \MY_TIMER:TimerUDB:control_4\ ,
            control_3 => \MY_TIMER:TimerUDB:control_3\ ,
            control_2 => \MY_TIMER:TimerUDB:control_2\ ,
            control_1 => \MY_TIMER:TimerUDB:control_1\ ,
            control_0 => \MY_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_3492 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_BLINK:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3852 ,
            control_7 => \LED_BLINK:PWMUDB:control_7\ ,
            control_6 => \LED_BLINK:PWMUDB:control_6\ ,
            control_5 => \LED_BLINK:PWMUDB:control_5\ ,
            control_4 => \LED_BLINK:PWMUDB:control_4\ ,
            control_3 => \LED_BLINK:PWMUDB:control_3\ ,
            control_2 => \LED_BLINK:PWMUDB:control_2\ ,
            control_1 => \LED_BLINK:PWMUDB:control_1\ ,
            control_0 => \LED_BLINK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => \LED_CTRL:control_1\ ,
            control_0 => Net_3961 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\LED_BLINK_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_BLINK_EN:control_7\ ,
            control_6 => \LED_BLINK_EN:control_6\ ,
            control_5 => \LED_BLINK_EN:control_5\ ,
            control_4 => \LED_BLINK_EN:control_4\ ,
            control_3 => \LED_BLINK_EN:control_3\ ,
            control_2 => \LED_BLINK_EN:control_2\ ,
            control_1 => \LED_BLINK_EN:control_1\ ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => Net_20 ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   14 :   17 :   31 : 45.16 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   75 :  309 :  384 : 19.53 %
  Total P-terms               :   91 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   14 :   10 :   24 : 58.33 %
    Control Registers         :   13 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.174ms
Tech Mapping phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : BOARD_LED(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : INPUT_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : INPUT_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : BOARD_LED(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : CURRENT_SENSE_1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : FTDI_ENABLE(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : INPUT_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : INPUT_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RS485_RX(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RS485_TX(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RS_485_EN(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Signal_1_A(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Signal_1_B(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Signal_1_C(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : USB_VDD(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VOLTAGE_SENSE(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_3513 {
    dsm_0_vplus
  }
  Net: Net_3562 {
    p0_5
  }
  Net: Net_3545 {
    p0_6
  }
  Net: Net_3546 {
    p15_0
  }
  Net: Net_3547 {
    p1_7
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p15_0
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_6
    p1_7
    p15_0
    p0_5
    p0_6
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_3513
  p0_5                                             -> Net_3562
  p0_6                                             -> Net_3545
  p15_0                                            -> Net_3546
  p1_7                                             -> Net_3547
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl3                                             -> AmuxNet::AMuxHw
  agl3_x_agr3                                      -> AmuxNet::AMuxHw
  agr3                                             -> AmuxNet::AMuxHw
  agr3_x_p1_7                                      -> AmuxNet::AMuxHw
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_agr4                                      -> AmuxNet::AMuxHw
  agr4                                             -> AmuxNet::AMuxHw
  agr4_x_p15_0                                     -> AmuxNet::AMuxHw
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl6                                             -> AmuxNet::AMuxHw
  agl6_x_p0_6                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_3513
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_3562
      Outer: agl5_x_p0_5
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_3545
      Outer: agl6_x_p0_6
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_3546
      Outer: agr4_x_p15_0
      Inner: agl4_x_dsm_0_vplus
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_3547
      Outer: agr3_x_p1_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agl3_x_agr3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   29 :   19 :   48 :  60.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.48
                   Pterms :            3.07
               Macrocells :            1.72
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :       5.85 :       2.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\LED_BLINK:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3852 ,
        control_7 => \LED_BLINK:PWMUDB:control_7\ ,
        control_6 => \LED_BLINK:PWMUDB:control_6\ ,
        control_5 => \LED_BLINK:PWMUDB:control_5\ ,
        control_4 => \LED_BLINK:PWMUDB:control_4\ ,
        control_3 => \LED_BLINK:PWMUDB:control_3\ ,
        control_2 => \LED_BLINK:PWMUDB:control_2\ ,
        control_1 => \LED_BLINK:PWMUDB:control_1\ ,
        control_0 => \LED_BLINK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(0,2)] contents:
datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\FTDI_ENABLE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \FTDI_ENABLE_REG:control_7\ ,
        control_6 => \FTDI_ENABLE_REG:control_6\ ,
        control_5 => \FTDI_ENABLE_REG:control_5\ ,
        control_4 => \FTDI_ENABLE_REG:control_4\ ,
        control_3 => \FTDI_ENABLE_REG:control_3\ ,
        control_2 => \FTDI_ENABLE_REG:control_2\ ,
        control_1 => \FTDI_ENABLE_REG:control_1\ ,
        control_0 => Net_3196 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Signal_1_C(0)_SYNC
    PORT MAP (
        in => Net_1060 ,
        out => Net_1060_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        so_comb => Net_3506 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => cydff_2 ,
        so_comb => Net_3505 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = cydff_2 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MY_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MY_TIMER:TimerUDB:control_7\ * \MY_TIMER:TimerUDB:per_zero\
        );
        Output = \MY_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3376, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=18)
        Properties               : 
        {
        }
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \MY_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MY_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MY_TIMER:TimerUDB:status_2\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\MY_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \MY_TIMER:TimerUDB:status_3\ ,
        status_2 => \MY_TIMER:TimerUDB:status_2\ ,
        status_0 => \MY_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RS485_CTS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RS485_CTS:control_7\ ,
        control_6 => \RS485_CTS:control_6\ ,
        control_5 => \RS485_CTS:control_5\ ,
        control_4 => \RS485_CTS:control_4\ ,
        control_3 => \RS485_CTS:control_3\ ,
        control_2 => \RS485_CTS:control_2\ ,
        control_1 => \RS485_CTS:control_1\ ,
        control_0 => Net_3200 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3492 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_3492 ,
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_COUNTERS:control_7\ ,
        control_6 => \RESET_COUNTERS:control_6\ ,
        control_5 => \RESET_COUNTERS:control_5\ ,
        control_4 => \RESET_COUNTERS:control_4\ ,
        control_3 => \RESET_COUNTERS:control_3\ ,
        control_2 => \RESET_COUNTERS:control_2\ ,
        control_1 => \RESET_COUNTERS:control_1\ ,
        control_0 => Net_3492 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3960, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3852) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LED_BLINK:PWMUDB:runmode_enable\ * \LED_BLINK:PWMUDB:cmp1_eq\
            + \LED_BLINK:PWMUDB:runmode_enable\ * 
              \LED_BLINK:PWMUDB:cmp1_less\
        );
        Output = Net_3960 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_BLINK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_BLINK:PWMUDB:control_7\ * Net_3925
        );
        Output = \LED_BLINK:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3664, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3960 * !Net_3961
        );
        Output = Net_3664 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              !Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5503 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_BLINK:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3852 ,
        cs_addr_2 => \LED_BLINK:PWMUDB:tc_i\ ,
        cs_addr_1 => \LED_BLINK:PWMUDB:runmode_enable\ ,
        ce0_comb => \LED_BLINK:PWMUDB:cmp1_eq\ ,
        cl0_comb => \LED_BLINK:PWMUDB:cmp1_less\ ,
        z0_comb => \LED_BLINK:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_BLINK_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_BLINK_EN:control_7\ ,
        control_6 => \LED_BLINK_EN:control_6\ ,
        control_5 => \LED_BLINK_EN:control_5\ ,
        control_4 => \LED_BLINK_EN:control_4\ ,
        control_3 => \LED_BLINK_EN:control_3\ ,
        control_2 => \LED_BLINK_EN:control_2\ ,
        control_1 => \LED_BLINK_EN:control_1\ ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_5503 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_1, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_5503)
        Main Equation            : 2 pterms
        (
              Net_5503 * !Net_5190_1 * Net_5190_0
            + Net_5190_1 * !Net_5190_0
        );
        Output = Net_5190_1 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_3, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_4627 * !cy_srff_3
            + Net_5190_1 * Net_5190_0
        );
        Output = cy_srff_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_5507, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5507 * !Net_5503
            + Net_4627 * !Net_5503
        );
        Output = Net_5507 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_in => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u0\
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u2\

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => cydff_2 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000001000000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * !Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => \LED_CTRL:control_1\ ,
        control_0 => Net_3961 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5190_1 * Net_5190_0 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1 * !Net_5190_0 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MY_TIMER:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \MY_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \MY_TIMER:TimerUDB:per_zero\ ,
        chain_out => \MY_TIMER:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MY_TIMER:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \MY_TIMER:TimerUDB:control_7\ ,
        control_6 => \MY_TIMER:TimerUDB:control_6\ ,
        control_5 => \MY_TIMER:TimerUDB:control_5\ ,
        control_4 => \MY_TIMER:TimerUDB:control_4\ ,
        control_3 => \MY_TIMER:TimerUDB:control_3\ ,
        control_2 => \MY_TIMER:TimerUDB:control_2\ ,
        control_1 => \MY_TIMER:TimerUDB:control_1\ ,
        control_0 => \MY_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => cydff_2 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000101000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => cydff_2 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => cydff_2 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000001000100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\

statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_4716 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => Net_20 ,
            termout => Net_4716 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = VOLTAGE_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE(0)__PA ,
        analog_term => Net_3562 ,
        pad => VOLTAGE_SENSE(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CURRENT_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_1(0)__PA ,
        analog_term => Net_3545 ,
        pad => CURRENT_SENSE_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = INPUT_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INPUT_2(0)__PA ,
        analog_term => Net_3547 ,
        pad => INPUT_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pin_input => Net_3196 ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = USB_VDD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_VDD(0)__PA ,
        pin_input => Net_3200 ,
        pad => USB_VDD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Signal_1_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_A(0)__PA ,
        pin_input => cydff_2 ,
        pad => Signal_1_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BOARD_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BOARD_LED(0)__PA ,
        pin_input => Net_3664 ,
        pad => BOARD_LED(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = INPUT_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INPUT_1(0)__PA ,
        analog_term => Net_3546 ,
        pad => INPUT_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Signal_1_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_C(0)__PA ,
        fb => Net_1060 ,
        pad => Signal_1_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Signal_1_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Signal_1_B(0)__PA ,
        pin_input => Net_3376 ,
        pad => Signal_1_B(0)_PAD );
    Properties:
    {
    }

Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \ADC:Net_93\ ,
            dclk_1 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local ,
            dclk_glb_3 => Net_1308 ,
            dclk_3 => Net_1308_local ,
            dclk_glb_4 => Net_3852 ,
            dclk_4 => Net_3852_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_3513 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => Net_5507 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_3 => Net_3547 ,
            muxin_2 => Net_3546 ,
            muxin_1 => Net_3545 ,
            muxin_0 => Net_3562 ,
            vout => Net_3513 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   0 |   5 |     * |      NONE |      HI_Z_ANALOG |   VOLTAGE_SENSE(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_3562)
     |   6 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_1(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_3545)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   1 |   7 |     * |      NONE |      HI_Z_ANALOG |         INPUT_2(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_3547)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |     FTDI_ENABLE(0) | In(Net_3196)
     |   4 |     * |      NONE |    RES_PULL_DOWN |         USB_VDD(0) | In(Net_3200)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        RS485_RX(0) | FB(Net_6196)
     |   6 |     * |      NONE |         CMOS_OUT |       RS_485_EN(0) | In(Net_6020)
     |   7 |     * |      NONE |         CMOS_OUT |        RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |      Signal_1_A(0) | In(cydff_2)
     |   3 |     * |      NONE |         CMOS_OUT |       BOARD_LED(0) | In(Net_3664)
-----+-----+-------+-----------+------------------+--------------------+-----------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |         INPUT_1(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_3546)
     |   2 |     * |      NONE |      RES_PULL_UP |      Signal_1_C(0) | FB(Net_1060)
     |   3 |     * |      NONE |         CMOS_OUT |      Signal_1_B(0) | In(Net_3376)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 2s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc3/route_arch-rrg.cydata" --vh2-path "hand_firmware_micro_r.vh2" --pcf-path "hand_firmware_micro.pco" --des-name "hand_firmware_micro" --dsf-path "hand_firmware_micro.dsf" --sdc-path "hand_firmware_micro.sdc" --lib-path "hand_firmware_micro_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in hand_firmware_micro_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.266ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.266ms
API generation phase: Elapsed time ==> 3s.985ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
