v 20121203 2
C 40000 40000 0 0 0 title-A2.sym
C 46300 43600 1 0 0 BFR740L3RH.sym
{
T 47200 44300 5 10 0 0 0 0 1
device=BFR740L3RH
T 47200 44100 5 10 1 1 0 0 1
refdes=X1
T 47100 43700 5 10 0 0 0 0 1
footprint=TSLP-3-9
T 46300 43600 5 10 0 1 0 0 1
model-name=BFR740L3RH
T 47200 43700 5 10 0 1 0 0 1
file=simulation/models/infineon/BFR740L3RH_spice_v3.txt
}
C 42500 43900 1 0 0 capacitor-1.sym
{
T 42700 44600 5 10 0 0 0 0 1
device=CAPACITOR
T 42600 43700 5 10 1 1 0 0 1
refdes=C1
T 42700 44800 5 10 0 0 0 0 1
symversion=0.1
T 43000 43700 5 10 1 1 0 0 1
value=7.4p
}
C 43000 47100 1 0 0 capacitor-1.sym
{
T 43200 47800 5 10 0 0 0 0 1
device=CAPACITOR
T 43100 47600 5 10 1 1 0 0 1
refdes=C2
T 43200 48000 5 10 0 0 0 0 1
symversion=0.1
T 43500 47600 5 10 1 1 0 0 1
value=15n
}
C 47200 46400 1 0 0 capacitor-1.sym
{
T 47400 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 47200 46700 5 10 1 1 0 0 1
refdes=C3
T 47400 47300 5 10 0 0 0 0 1
symversion=0.1
T 47200 46400 5 10 1 1 0 0 1
value=0.5p
}
C 48100 49400 1 180 0 capacitor-1.sym
{
T 47900 48700 5 10 0 0 180 0 1
device=CAPACITOR
T 47200 49300 5 10 1 1 0 0 1
refdes=C4
T 47900 48500 5 10 0 0 180 0 1
symversion=0.1
T 47500 49100 5 10 1 1 180 0 1
value=15n
}
C 47000 48100 1 90 0 resistor-1.sym
{
T 46600 48400 5 10 0 0 90 0 1
device=RESISTOR
T 46700 48800 5 10 1 1 180 0 1
refdes=R1
T 46700 48400 5 10 1 1 180 0 1
value=33
}
C 44500 49100 1 0 0 resistor-1.sym
{
T 44800 49500 5 10 0 0 0 0 1
device=RESISTOR
T 44700 49400 5 10 1 1 0 0 1
refdes=R2
T 45000 49400 5 10 1 1 0 0 1
value=56K
}
C 47200 49600 1 0 0 resistor-1.sym
{
T 47500 50000 5 10 0 0 0 0 1
device=RESISTOR
T 47200 49900 5 10 1 1 0 0 1
refdes=R3
T 47700 49900 5 10 1 1 0 0 1
value=8
}
C 44200 46200 1 90 0 inductor-1.sym
{
T 43700 46400 5 10 0 0 90 0 1
device=INDUCTOR
T 43900 46800 5 10 1 1 180 0 1
refdes=L1
T 43500 46400 5 10 0 0 90 0 1
symversion=0.1
T 43400 46400 5 10 1 1 0 0 1
value=8.2n
}
C 46800 43000 1 0 0 gnd-1.sym
C 48200 47400 1 0 0 gnd-1.sym
N 44100 47100 44100 49200 4
N 44100 49200 44500 49200 4
N 43900 47300 44100 47300 4
N 46900 49000 46900 49200 4
N 46900 46200 46900 48100 4
N 47200 46600 46900 46600 4
C 48100 48200 1 180 0 capacitor-1.sym
{
T 47900 47500 5 10 0 0 180 0 1
device=CAPACITOR
T 47200 48100 5 10 1 1 0 0 1
refdes=C5
T 47900 47300 5 10 0 0 180 0 1
symversion=0.1
T 47500 47800 5 10 1 1 180 0 1
value=1.5p
}
N 45400 49200 47200 49200 4
N 47200 49700 46900 49700 4
N 46900 49700 46900 49200 4
N 47200 48000 46900 48000 4
N 48100 49700 49200 49700 4
N 48100 49200 48300 49200 4
N 48100 48000 49200 48000 4
C 42700 46800 1 0 0 gnd-1.sym
N 42800 47100 42800 47300 4
N 42800 47300 43000 47300 4
C 48100 50100 1 0 0 vcc-1.sym
C 51200 45200 1 90 0 resistor-1.sym
{
T 50800 45500 5 10 0 0 90 0 1
device=RESISTOR
T 51600 45900 5 10 1 1 180 0 1
refdes=R4
T 51600 45500 5 10 1 1 180 0 1
value=50
}
C 51000 44600 1 0 0 gnd-1.sym
N 51100 44900 51100 45200 4
N 48100 46600 51100 46600 4
{
T 51300 46650 5 10 1 1 0 6 1
netname=Vout
}
N 51100 46100 51100 46600 4
C 41000 42700 1 0 0 vsin-1.sym
{
T 41700 43350 5 10 1 1 0 0 1
refdes=VINPUT
T 41700 43550 5 10 0 0 0 0 1
device=vsin
T 41700 43750 5 10 0 0 0 0 1
footprint=none
T 41700 43150 5 10 1 1 0 0 1
value=DC 1.2V AC 10MV SIN(0 1MV 1KHZ)
}
C 41200 42200 1 0 0 gnd-1.sym
N 41300 42500 41300 42700 4
N 41300 44100 41300 43900 4
C 48900 48200 1 0 0 vdc-1.sym
{
T 49600 48850 5 10 1 1 0 0 1
refdes=V2
T 49600 49050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49600 49250 5 10 0 0 0 0 1
footprint=none
T 49600 48650 5 10 1 1 0 0 1
value=DC 5V
}
N 48300 48000 48300 47700 4
N 49200 48200 49200 48000 4
N 49200 49400 49200 49700 4
C 41400 49000 1 0 0 spice-include-1.sym
{
T 41500 49300 5 10 0 1 0 0 1
device=include
T 41500 49400 5 10 1 1 0 0 1
refdes=A1
T 41900 49100 5 10 1 1 0 0 1
file=./Simulation.cmd
}
N 41300 44100 42500 44100 4
{
T 41700 44150 5 10 1 1 0 6 1
netname=Vin
}
N 48300 50100 48300 49700 4
N 48300 49200 48300 48000 4
N 46900 43300 46900 43600 4
C 46300 45200 1 0 0 BFR740L3RH.sym
{
T 47200 45900 5 10 0 0 0 0 1
device=BFR740L3RH
T 47200 45700 5 10 1 1 0 0 1
refdes=X2
T 47100 45300 5 10 0 0 0 0 1
footprint=TSLP-3-9
T 46300 45200 5 10 0 1 0 0 1
model-name=BFR740L3RH
T 47200 45300 5 10 0 1 0 0 1
file=simulation/models/infineon/BFR740L3RH_spice_v3.txt
}
N 46900 44600 46900 45200 4
N 44100 46200 44100 44100 4
N 43400 44100 46300 44100 4
C 44600 45500 1 0 0 capacitor-1.sym
{
T 44800 46200 5 10 0 0 0 0 1
device=CAPACITOR
T 44800 46400 5 10 0 0 0 0 1
symversion=0.1
T 44700 46000 5 10 1 1 0 0 1
refdes=C6
T 45100 46000 5 10 1 1 0 0 1
value=15n
}
C 44300 45200 1 0 0 gnd-1.sym
N 44400 45500 44400 45700 4
N 44400 45700 44600 45700 4
N 45500 45700 46300 45700 4
C 45900 47200 1 90 0 resistor-1.sym
{
T 45500 47500 5 10 0 0 90 0 1
device=RESISTOR
T 46300 47900 5 10 1 1 180 0 1
refdes=R5
T 46300 47500 5 10 1 1 180 0 1
value=22K
}
N 45800 48100 45800 49200 4
N 45800 47200 45800 45700 4
C 45900 44600 1 90 0 resistor-1.sym
{
T 45500 44900 5 10 0 0 90 0 1
device=RESISTOR
T 46300 45300 5 10 1 1 180 0 1
refdes=R6
T 46300 44900 5 10 1 1 180 0 1
value=22K
}
C 45700 44100 1 0 0 gnd-1.sym
N 45800 44600 45800 44400 4
N 45800 45500 45800 45700 4
