
praca_przejsciowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000643c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08006550  08006550  00016550  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006888  08006888  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08006888  08006888  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006888  08006888  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006888  08006888  00016888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800688c  0800688c  0001688c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000234  200001e0  08006a6c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08006a6c  00020414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc5f  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022a4  00000000  00000000  0002de64  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d40  00000000  00000000  00030108  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c08  00000000  00000000  00030e48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018c4b  00000000  00000000  00031a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c216  00000000  00000000  0004a69b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b23b  00000000  00000000  000568b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1aec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040bc  00000000  00000000  000e1b68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006534 	.word	0x08006534

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08006534 	.word	0x08006534

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <MX_DMA_Init+0x48>)
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	4a0f      	ldr	r2, [pc, #60]	; (8000ad0 <MX_DMA_Init+0x48>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6153      	str	r3, [r2, #20]
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	; (8000ad0 <MX_DMA_Init+0x48>)
 8000a9c:	695b      	ldr	r3, [r3, #20]
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2010      	movs	r0, #16
 8000aac:	f000 fef5 	bl	800189a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000ab0:	2010      	movs	r0, #16
 8000ab2:	f000 ff0e 	bl	80018d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2100      	movs	r1, #0
 8000aba:	2011      	movs	r0, #17
 8000abc:	f000 feed 	bl	800189a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000ac0:	2011      	movs	r0, #17
 8000ac2:	f000 ff06 	bl	80018d2 <HAL_NVIC_EnableIRQ>

}
 8000ac6:	bf00      	nop
 8000ac8:	3708      	adds	r7, #8
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b088      	sub	sp, #32
 8000ad8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ada:	f107 0310 	add.w	r3, r7, #16
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	605a      	str	r2, [r3, #4]
 8000ae4:	609a      	str	r2, [r3, #8]
 8000ae6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae8:	4b37      	ldr	r3, [pc, #220]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	4a36      	ldr	r2, [pc, #216]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000aee:	f043 0310 	orr.w	r3, r3, #16
 8000af2:	6193      	str	r3, [r2, #24]
 8000af4:	4b34      	ldr	r3, [pc, #208]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000af6:	699b      	ldr	r3, [r3, #24]
 8000af8:	f003 0310 	and.w	r3, r3, #16
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b00:	4b31      	ldr	r3, [pc, #196]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a30      	ldr	r2, [pc, #192]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b06:	f043 0320 	orr.w	r3, r3, #32
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b2e      	ldr	r3, [pc, #184]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f003 0320 	and.w	r3, r3, #32
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b18:	4b2b      	ldr	r3, [pc, #172]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a2a      	ldr	r2, [pc, #168]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b1e:	f043 0304 	orr.w	r3, r3, #4
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b28      	ldr	r3, [pc, #160]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b30:	4b25      	ldr	r3, [pc, #148]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	4a24      	ldr	r2, [pc, #144]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b36:	f043 0308 	orr.w	r3, r3, #8
 8000b3a:	6193      	str	r3, [r2, #24]
 8000b3c:	4b22      	ldr	r3, [pc, #136]	; (8000bc8 <MX_GPIO_Init+0xf4>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	f003 0308 	and.w	r3, r3, #8
 8000b44:	603b      	str	r3, [r7, #0]
 8000b46:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2120      	movs	r1, #32
 8000b4c:	481f      	ldr	r0, [pc, #124]	; (8000bcc <MX_GPIO_Init+0xf8>)
 8000b4e:	f001 fab0 	bl	80020b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2120      	movs	r1, #32
 8000b56:	481e      	ldr	r0, [pc, #120]	; (8000bd0 <MX_GPIO_Init+0xfc>)
 8000b58:	f001 faab 	bl	80020b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b62:	4b1c      	ldr	r3, [pc, #112]	; (8000bd4 <MX_GPIO_Init+0x100>)
 8000b64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b6a:	f107 0310 	add.w	r3, r7, #16
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4819      	ldr	r0, [pc, #100]	; (8000bd8 <MX_GPIO_Init+0x104>)
 8000b72:	f001 f92d 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b76:	2320      	movs	r3, #32
 8000b78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 0310 	add.w	r3, r7, #16
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	480f      	ldr	r0, [pc, #60]	; (8000bcc <MX_GPIO_Init+0xf8>)
 8000b8e:	f001 f91f 	bl	8001dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8000b92:	2320      	movs	r3, #32
 8000b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8000ba2:	f107 0310 	add.w	r3, r7, #16
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4809      	ldr	r0, [pc, #36]	; (8000bd0 <MX_GPIO_Init+0xfc>)
 8000baa:	f001 f911 	bl	8001dd0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2028      	movs	r0, #40	; 0x28
 8000bb4:	f000 fe71 	bl	800189a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000bb8:	2028      	movs	r0, #40	; 0x28
 8000bba:	f000 fe8a 	bl	80018d2 <HAL_NVIC_EnableIRQ>

}
 8000bbe:	bf00      	nop
 8000bc0:	3720      	adds	r7, #32
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40010800 	.word	0x40010800
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	10110000 	.word	0x10110000
 8000bd8:	40011000 	.word	0x40011000

08000bdc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000be0:	f000 fd00 	bl	80015e4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000be4:	f000 f81e 	bl	8000c24 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000be8:	f7ff ff74 	bl	8000ad4 <MX_GPIO_Init>
	MX_DMA_Init();
 8000bec:	f7ff ff4c 	bl	8000a88 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000bf0:	f000 faaa 	bl	8001148 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8000bf4:	f000 f9b2 	bl	8000f5c <MX_TIM1_Init>
	MX_TIM2_Init();
 8000bf8:	f000 fa02 	bl	8001000 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart2, odebranaWiadomosc, SIZE_OF_MSG);
 8000bfc:	221c      	movs	r2, #28
 8000bfe:	4905      	ldr	r1, [pc, #20]	; (8000c14 <main+0x38>)
 8000c00:	4805      	ldr	r0, [pc, #20]	; (8000c18 <main+0x3c>)
 8000c02:	f002 fb6d 	bl	80032e0 <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim2);
 8000c06:	4805      	ldr	r0, [pc, #20]	; (8000c1c <main+0x40>)
 8000c08:	f001 ff12 	bl	8002a30 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		DS18B20_Full(&measuredTemperature);
 8000c0c:	4804      	ldr	r0, [pc, #16]	; (8000c20 <main+0x44>)
 8000c0e:	f000 fc89 	bl	8001524 <DS18B20_Full>
 8000c12:	e7fb      	b.n	8000c0c <main+0x30>
 8000c14:	20000238 	.word	0x20000238
 8000c18:	200003cc 	.word	0x200003cc
 8000c1c:	200002fc 	.word	0x200002fc
 8000c20:	20000228 	.word	0x20000228

08000c24 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b090      	sub	sp, #64	; 0x40
 8000c28:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	2228      	movs	r2, #40	; 0x28
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f003 fba0 	bl	8004378 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c46:	2302      	movs	r3, #2
 8000c48:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c4e:	2310      	movs	r3, #16
 8000c50:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c52:	2302      	movs	r3, #2
 8000c54:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000c56:	2300      	movs	r3, #0
 8000c58:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000c5a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c60:	f107 0318 	add.w	r3, r7, #24
 8000c64:	4618      	mov	r0, r3
 8000c66:	f001 fa77 	bl	8002158 <HAL_RCC_OscConfig>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <SystemClock_Config+0x50>
		Error_Handler();
 8000c70:	f000 f87e 	bl	8000d70 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000c74:	230f      	movs	r3, #15
 8000c76:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c84:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2102      	movs	r1, #2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f001 fce2 	bl	8002658 <HAL_RCC_ClockConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x7a>
		Error_Handler();
 8000c9a:	f000 f869 	bl	8000d70 <Error_Handler>
	}
}
 8000c9e:	bf00      	nop
 8000ca0:	3740      	adds	r7, #64	; 0x40
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b09d      	sub	sp, #116	; 0x74
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]

	static uint16_t cnt = 0;
	if (htim->Instance == TIM2) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cb8:	d105      	bne.n	8000cc6 <HAL_TIM_PeriodElapsedCallback+0x1e>

		cnt++;
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000cbc:	881b      	ldrh	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	4b14      	ldr	r3, [pc, #80]	; (8000d14 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000cc4:	801a      	strh	r2, [r3, #0]
	}
	if (cnt == 1000) {
 8000cc6:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000cc8:	881b      	ldrh	r3, [r3, #0]
 8000cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000cce:	d11d      	bne.n	8000d0c <HAL_TIM_PeriodElapsedCallback+0x64>
		//przerwanie co 1 sekundę
		startCounterTime++;
 8000cd0:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	4a10      	ldr	r2, [pc, #64]	; (8000d18 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000cd8:	6013      	str	r3, [r2, #0]

		uint8_t msg[100];
		sprintf(msg, (char*) "Wartosc temperatury wynosi %.2lf\n\r",
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8000cdc:	cb18      	ldmia	r3, {r3, r4}
 8000cde:	f107 000c 	add.w	r0, r7, #12
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	4623      	mov	r3, r4
 8000ce6:	490e      	ldr	r1, [pc, #56]	; (8000d20 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000ce8:	f004 f854 	bl	8004d94 <siprintf>
				measuredTemperature);
		HAL_UART_Transmit_DMA(&huart2, msg, strlen(msg));
 8000cec:	f107 030c 	add.w	r3, r7, #12
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fa2d 	bl	8000150 <strlen>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4808      	ldr	r0, [pc, #32]	; (8000d24 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000d02:	f002 fa81 	bl	8003208 <HAL_UART_Transmit_DMA>
		cnt = 0;
 8000d06:	4b03      	ldr	r3, [pc, #12]	; (8000d14 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	801a      	strh	r2, [r3, #0]
	}
}
 8000d0c:	bf00      	nop
 8000d0e:	3774      	adds	r7, #116	; 0x74
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	20000204 	.word	0x20000204
 8000d18:	20000200 	.word	0x20000200
 8000d1c:	20000228 	.word	0x20000228
 8000d20:	08006550 	.word	0x08006550
 8000d24:	200003cc 	.word	0x200003cc

08000d28 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a09      	ldr	r2, [pc, #36]	; (8000d5c <HAL_UART_RxCpltCallback+0x34>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d10c      	bne.n	8000d54 <HAL_UART_RxCpltCallback+0x2c>
		HAL_UART_Receive_DMA(&huart2, odebranaWiadomosc, SIZE_OF_MSG);
 8000d3a:	221c      	movs	r2, #28
 8000d3c:	4908      	ldr	r1, [pc, #32]	; (8000d60 <HAL_UART_RxCpltCallback+0x38>)
 8000d3e:	4809      	ldr	r0, [pc, #36]	; (8000d64 <HAL_UART_RxCpltCallback+0x3c>)
 8000d40:	f002 face 	bl	80032e0 <HAL_UART_Receive_DMA>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000d44:	2120      	movs	r1, #32
 8000d46:	4808      	ldr	r0, [pc, #32]	; (8000d68 <HAL_UART_RxCpltCallback+0x40>)
 8000d48:	f001 f9cb 	bl	80020e2 <HAL_GPIO_TogglePin>
		convertToStucture(odebranaWiadomosc, &head);
 8000d4c:	4907      	ldr	r1, [pc, #28]	; (8000d6c <HAL_UART_RxCpltCallback+0x44>)
 8000d4e:	4804      	ldr	r0, [pc, #16]	; (8000d60 <HAL_UART_RxCpltCallback+0x38>)
 8000d50:	f002 fee8 	bl	8003b24 <convertToStucture>

	}
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40004400 	.word	0x40004400
 8000d60:	20000238 	.word	0x20000238
 8000d64:	200003cc 	.word	0x200003cc
 8000d68:	40010800 	.word	0x40010800
 8000d6c:	20000230 	.word	0x20000230

08000d70 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000d84:	699b      	ldr	r3, [r3, #24]
 8000d86:	4a14      	ldr	r2, [pc, #80]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6193      	str	r3, [r2, #24]
 8000d8e:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da4:	61d3      	str	r3, [r2, #28]
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <HAL_MspInit+0x5c>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000db2:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <HAL_MspInit+0x60>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <HAL_MspInit+0x60>)
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	3714      	adds	r7, #20
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bc80      	pop	{r7}
 8000dd6:	4770      	bx	lr
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	40010000 	.word	0x40010000

08000de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr

08000dec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <HardFault_Handler+0x4>

08000df2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000df6:	e7fe      	b.n	8000df6 <MemManage_Handler+0x4>

08000df8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dfc:	e7fe      	b.n	8000dfc <BusFault_Handler+0x4>

08000dfe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e02:	e7fe      	b.n	8000e02 <UsageFault_Handler+0x4>

08000e04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bc80      	pop	{r7}
 8000e1a:	4770      	bx	lr

08000e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e2c:	f000 fc20 	bl	8001670 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000e38:	4802      	ldr	r0, [pc, #8]	; (8000e44 <DMA1_Channel6_IRQHandler+0x10>)
 8000e3a:	f000 fe95 	bl	8001b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000344 	.word	0x20000344

08000e48 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <DMA1_Channel7_IRQHandler+0x10>)
 8000e4e:	f000 fe8b 	bl	8001b68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000388 	.word	0x20000388

08000e5c <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e60:	4802      	ldr	r0, [pc, #8]	; (8000e6c <TIM1_BRK_IRQHandler+0x10>)
 8000e62:	f001 fe37 	bl	8002ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200002b4 	.word	0x200002b4

08000e70 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <TIM1_UP_IRQHandler+0x10>)
 8000e76:	f001 fe2d 	bl	8002ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	200002b4 	.word	0x200002b4

08000e84 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <TIM1_TRG_COM_IRQHandler+0x10>)
 8000e8a:	f001 fe23 	bl	8002ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200002b4 	.word	0x200002b4

08000e98 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <TIM1_CC_IRQHandler+0x10>)
 8000e9e:	f001 fe19 	bl	8002ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	200002b4 	.word	0x200002b4

08000eac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <TIM2_IRQHandler+0x10>)
 8000eb2:	f001 fe0f 	bl	8002ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200002fc 	.word	0x200002fc

08000ec0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <USART2_IRQHandler+0x10>)
 8000ec6:	f002 fa8b 	bl	80033e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200003cc 	.word	0x200003cc

08000ed4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ed8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000edc:	f001 f91a 	bl	8002114 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eec:	4a14      	ldr	r2, [pc, #80]	; (8000f40 <_sbrk+0x5c>)
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <_sbrk+0x60>)
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef8:	4b13      	ldr	r3, [pc, #76]	; (8000f48 <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d102      	bne.n	8000f06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f00:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <_sbrk+0x64>)
 8000f02:	4a12      	ldr	r2, [pc, #72]	; (8000f4c <_sbrk+0x68>)
 8000f04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f06:	4b10      	ldr	r3, [pc, #64]	; (8000f48 <_sbrk+0x64>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d207      	bcs.n	8000f24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f14:	f003 f9d2 	bl	80042bc <__errno>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	230c      	movs	r3, #12
 8000f1c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f22:	e009      	b.n	8000f38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f24:	4b08      	ldr	r3, [pc, #32]	; (8000f48 <_sbrk+0x64>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2a:	4b07      	ldr	r3, [pc, #28]	; (8000f48 <_sbrk+0x64>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	4a05      	ldr	r2, [pc, #20]	; (8000f48 <_sbrk+0x64>)
 8000f34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f36:	68fb      	ldr	r3, [r7, #12]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20005000 	.word	0x20005000
 8000f44:	00000400 	.word	0x00000400
 8000f48:	20000208 	.word	0x20000208
 8000f4c:	20000418 	.word	0x20000418

08000f50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f70:	463b      	mov	r3, r7
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8000f78:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f7a:	4a20      	ldr	r2, [pc, #128]	; (8000ffc <MX_TIM1_Init+0xa0>)
 8000f7c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 999;
 8000f7e:	4b1e      	ldr	r3, [pc, #120]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f80:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f84:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f86:	4b1c      	ldr	r3, [pc, #112]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 63999;
 8000f8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f8e:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000f92:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f94:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fa6:	4814      	ldr	r0, [pc, #80]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000fa8:	f001 fcf2 	bl	8002990 <HAL_TIM_Base_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000fb2:	f7ff fedd 	bl	8000d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fbc:	f107 0308 	add.w	r3, r7, #8
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	480d      	ldr	r0, [pc, #52]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000fc4:	f001 fe8e 	bl	8002ce4 <HAL_TIM_ConfigClockSource>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000fce:	f7ff fecf 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	; (8000ff8 <MX_TIM1_Init+0x9c>)
 8000fe0:	f002 f854 	bl	800308c <HAL_TIMEx_MasterConfigSynchronization>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000fea:	f7ff fec1 	bl	8000d70 <Error_Handler>
  }

}
 8000fee:	bf00      	nop
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	200002b4 	.word	0x200002b4
 8000ffc:	40012c00 	.word	0x40012c00

08001000 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001006:	f107 0308 	add.w	r3, r7, #8
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001014:	463b      	mov	r3, r7
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800101c:	4b1d      	ldr	r3, [pc, #116]	; (8001094 <MX_TIM2_Init+0x94>)
 800101e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001022:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8001024:	4b1b      	ldr	r3, [pc, #108]	; (8001094 <MX_TIM2_Init+0x94>)
 8001026:	223f      	movs	r2, #63	; 0x3f
 8001028:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800102a:	4b1a      	ldr	r3, [pc, #104]	; (8001094 <MX_TIM2_Init+0x94>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001030:	4b18      	ldr	r3, [pc, #96]	; (8001094 <MX_TIM2_Init+0x94>)
 8001032:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001036:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001038:	4b16      	ldr	r3, [pc, #88]	; (8001094 <MX_TIM2_Init+0x94>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <MX_TIM2_Init+0x94>)
 8001040:	2200      	movs	r2, #0
 8001042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001044:	4813      	ldr	r0, [pc, #76]	; (8001094 <MX_TIM2_Init+0x94>)
 8001046:	f001 fca3 	bl	8002990 <HAL_TIM_Base_Init>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001050:	f7ff fe8e 	bl	8000d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001058:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	4619      	mov	r1, r3
 8001060:	480c      	ldr	r0, [pc, #48]	; (8001094 <MX_TIM2_Init+0x94>)
 8001062:	f001 fe3f 	bl	8002ce4 <HAL_TIM_ConfigClockSource>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800106c:	f7ff fe80 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001070:	2300      	movs	r3, #0
 8001072:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	; (8001094 <MX_TIM2_Init+0x94>)
 800107e:	f002 f805 	bl	800308c <HAL_TIMEx_MasterConfigSynchronization>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f7ff fe72 	bl	8000d70 <Error_Handler>
  }

}
 800108c:	bf00      	nop
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200002fc 	.word	0x200002fc

08001098 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a26      	ldr	r2, [pc, #152]	; (8001140 <HAL_TIM_Base_MspInit+0xa8>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d12c      	bne.n	8001104 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80010aa:	4b26      	ldr	r3, [pc, #152]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	4a25      	ldr	r2, [pc, #148]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 80010b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010b4:	6193      	str	r3, [r2, #24]
 80010b6:	4b23      	ldr	r3, [pc, #140]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2100      	movs	r1, #0
 80010c6:	2018      	movs	r0, #24
 80010c8:	f000 fbe7 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80010cc:	2018      	movs	r0, #24
 80010ce:	f000 fc00 	bl	80018d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2019      	movs	r0, #25
 80010d8:	f000 fbdf 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80010dc:	2019      	movs	r0, #25
 80010de:	f000 fbf8 	bl	80018d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	201a      	movs	r0, #26
 80010e8:	f000 fbd7 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80010ec:	201a      	movs	r0, #26
 80010ee:	f000 fbf0 	bl	80018d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	201b      	movs	r0, #27
 80010f8:	f000 fbcf 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80010fc:	201b      	movs	r0, #27
 80010fe:	f000 fbe8 	bl	80018d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001102:	e018      	b.n	8001136 <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM2)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800110c:	d113      	bne.n	8001136 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	4a0c      	ldr	r2, [pc, #48]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	61d3      	str	r3, [r2, #28]
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_TIM_Base_MspInit+0xac>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	201c      	movs	r0, #28
 800112c:	f000 fbb5 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001130:	201c      	movs	r0, #28
 8001132:	f000 fbce 	bl	80018d2 <HAL_NVIC_EnableIRQ>
}
 8001136:	bf00      	nop
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40012c00 	.word	0x40012c00
 8001144:	40021000 	.word	0x40021000

08001148 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 800114e:	4a12      	ldr	r2, [pc, #72]	; (8001198 <MX_USART2_UART_Init+0x50>)
 8001150:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 8001154:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001158:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001160:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800116c:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 800116e:	220c      	movs	r2, #12
 8001170:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001172:	4b08      	ldr	r3, [pc, #32]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 800117a:	2200      	movs	r2, #0
 800117c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800117e:	4805      	ldr	r0, [pc, #20]	; (8001194 <MX_USART2_UART_Init+0x4c>)
 8001180:	f001 fff4 	bl	800316c <HAL_UART_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800118a:	f7ff fdf1 	bl	8000d70 <Error_Handler>
  }

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200003cc 	.word	0x200003cc
 8001198:	40004400 	.word	0x40004400

0800119c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a3f      	ldr	r2, [pc, #252]	; (80012b4 <HAL_UART_MspInit+0x118>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d177      	bne.n	80012ac <HAL_UART_MspInit+0x110>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011bc:	4b3e      	ldr	r3, [pc, #248]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	4a3d      	ldr	r2, [pc, #244]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011c6:	61d3      	str	r3, [r2, #28]
 80011c8:	4b3b      	ldr	r3, [pc, #236]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011ca:	69db      	ldr	r3, [r3, #28]
 80011cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d4:	4b38      	ldr	r3, [pc, #224]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a37      	ldr	r2, [pc, #220]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b35      	ldr	r3, [pc, #212]	; (80012b8 <HAL_UART_MspInit+0x11c>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011ec:	230c      	movs	r3, #12
 80011ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2302      	movs	r3, #2
 80011f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4619      	mov	r1, r3
 80011fe:	482f      	ldr	r0, [pc, #188]	; (80012bc <HAL_UART_MspInit+0x120>)
 8001200:	f000 fde6 	bl	8001dd0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001204:	4b2e      	ldr	r3, [pc, #184]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001206:	4a2f      	ldr	r2, [pc, #188]	; (80012c4 <HAL_UART_MspInit+0x128>)
 8001208:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120a:	4b2d      	ldr	r3, [pc, #180]	; (80012c0 <HAL_UART_MspInit+0x124>)
 800120c:	2200      	movs	r2, #0
 800120e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001210:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001218:	2280      	movs	r2, #128	; 0x80
 800121a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800121c:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <HAL_UART_MspInit+0x124>)
 800121e:	2200      	movs	r2, #0
 8001220:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001222:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001224:	2200      	movs	r2, #0
 8001226:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <HAL_UART_MspInit+0x124>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800122e:	4b24      	ldr	r3, [pc, #144]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001230:	2200      	movs	r2, #0
 8001232:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001234:	4822      	ldr	r0, [pc, #136]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001236:	f000 fb67 	bl	8001908 <HAL_DMA_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_UART_MspInit+0xa8>
    {
      Error_Handler();
 8001240:	f7ff fd96 	bl	8000d70 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <HAL_UART_MspInit+0x124>)
 8001248:	635a      	str	r2, [r3, #52]	; 0x34
 800124a:	4a1d      	ldr	r2, [pc, #116]	; (80012c0 <HAL_UART_MspInit+0x124>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001252:	4a1e      	ldr	r2, [pc, #120]	; (80012cc <HAL_UART_MspInit+0x130>)
 8001254:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001258:	2210      	movs	r2, #16
 800125a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001264:	2280      	movs	r2, #128	; 0x80
 8001266:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001268:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001274:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800127a:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 800127c:	2200      	movs	r2, #0
 800127e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001280:	4811      	ldr	r0, [pc, #68]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001282:	f000 fb41 	bl	8001908 <HAL_DMA_Init>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 800128c:	f7ff fd70 	bl	8000d70 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a0d      	ldr	r2, [pc, #52]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001294:	631a      	str	r2, [r3, #48]	; 0x30
 8001296:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <HAL_UART_MspInit+0x12c>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	2100      	movs	r1, #0
 80012a0:	2026      	movs	r0, #38	; 0x26
 80012a2:	f000 fafa 	bl	800189a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012a6:	2026      	movs	r0, #38	; 0x26
 80012a8:	f000 fb13 	bl	80018d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012ac:	bf00      	nop
 80012ae:	3720      	adds	r7, #32
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40004400 	.word	0x40004400
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40010800 	.word	0x40010800
 80012c0:	20000344 	.word	0x20000344
 80012c4:	4002006c 	.word	0x4002006c
 80012c8:	20000388 	.word	0x20000388
 80012cc:	40020080 	.word	0x40020080

080012d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80012d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80012d2:	e003      	b.n	80012dc <LoopCopyDataInit>

080012d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80012d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80012d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80012da:	3104      	adds	r1, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80012e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80012e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80012e4:	d3f6      	bcc.n	80012d4 <CopyDataInit>
  ldr r2, =_sbss
 80012e6:	4a0a      	ldr	r2, [pc, #40]	; (8001310 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80012e8:	e002      	b.n	80012f0 <LoopFillZerobss>

080012ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80012ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80012ec:	f842 3b04 	str.w	r3, [r2], #4

080012f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80012f0:	4b08      	ldr	r3, [pc, #32]	; (8001314 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80012f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80012f4:	d3f9      	bcc.n	80012ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012f6:	f7ff fe2b 	bl	8000f50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fa:	f002 ffe5 	bl	80042c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012fe:	f7ff fc6d 	bl	8000bdc <main>
  bx lr
 8001302:	4770      	bx	lr
  ldr r3, =_sidata
 8001304:	08006890 	.word	0x08006890
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800130c:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001310:	200001e0 	.word	0x200001e0
  ldr r3, = _ebss
 8001314:	20000414 	.word	0x20000414

08001318 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001318:	e7fe      	b.n	8001318 <ADC1_2_IRQHandler>
	...

0800131c <delay>:
 *      Author: Łukasz
 */
#include"DS18B20.h"
#include"tim.h"
void delay (uint16_t time)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <delay+0x2c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 800132e:	bf00      	nop
 8001330:	4b05      	ldr	r3, [pc, #20]	; (8001348 <delay+0x2c>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001336:	88fb      	ldrh	r3, [r7, #6]
 8001338:	429a      	cmp	r2, r3
 800133a:	d3f9      	bcc.n	8001330 <delay+0x14>
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200002fc 	.word	0x200002fc

0800134c <Set_Pin_Output>:
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800136a:	2301      	movs	r3, #1
 800136c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2302      	movs	r3, #2
 8001370:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4619      	mov	r1, r3
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 fd29 	bl	8001dd0 <HAL_GPIO_Init>
}
 800137e:	bf00      	nop
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <Set_Pin_Input>:
void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b086      	sub	sp, #24
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
 800138e:	460b      	mov	r3, r1
 8001390:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001392:	f107 0308 	add.w	r3, r7, #8
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80013a0:	887b      	ldrh	r3, [r7, #2]
 80013a2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80013ac:	f107 0308 	add.w	r3, r7, #8
 80013b0:	4619      	mov	r1, r3
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 fd0c 	bl	8001dd0 <HAL_GPIO_Init>
}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <DS18B20_Start>:

uint8_t DS18B20_Start (void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 80013ca:	2120      	movs	r1, #32
 80013cc:	4813      	ldr	r0, [pc, #76]	; (800141c <DS18B20_Start+0x5c>)
 80013ce:	f7ff ffbd 	bl	800134c <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 80013d2:	2200      	movs	r2, #0
 80013d4:	2120      	movs	r1, #32
 80013d6:	4811      	ldr	r0, [pc, #68]	; (800141c <DS18B20_Start+0x5c>)
 80013d8:	f000 fe6b 	bl	80020b2 <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 80013dc:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80013e0:	f7ff ff9c 	bl	800131c <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80013e4:	2120      	movs	r1, #32
 80013e6:	480d      	ldr	r0, [pc, #52]	; (800141c <DS18B20_Start+0x5c>)
 80013e8:	f7ff ffcd 	bl	8001386 <Set_Pin_Input>
	delay (80);    // delay according to datasheet
 80013ec:	2050      	movs	r0, #80	; 0x50
 80013ee:	f7ff ff95 	bl	800131c <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80013f2:	2120      	movs	r1, #32
 80013f4:	4809      	ldr	r0, [pc, #36]	; (800141c <DS18B20_Start+0x5c>)
 80013f6:	f000 fe45 	bl	8002084 <HAL_GPIO_ReadPin>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <DS18B20_Start+0x46>
 8001400:	2301      	movs	r3, #1
 8001402:	71fb      	strb	r3, [r7, #7]
 8001404:	e001      	b.n	800140a <DS18B20_Start+0x4a>
	else Response = -1;
 8001406:	23ff      	movs	r3, #255	; 0xff
 8001408:	71fb      	strb	r3, [r7, #7]

	delay (480); // 480 us delay totally.
 800140a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800140e:	f7ff ff85 	bl	800131c <delay>

	return Response;
 8001412:	79fb      	ldrb	r3, [r7, #7]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40010c00 	.word	0x40010c00

08001420 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 800142a:	2120      	movs	r1, #32
 800142c:	481d      	ldr	r0, [pc, #116]	; (80014a4 <DS18B20_Write+0x84>)
 800142e:	f7ff ff8d 	bl	800134c <Set_Pin_Output>

	for (int i=0; i<8; i++)
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	e02e      	b.n	8001496 <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8001438:	79fa      	ldrb	r2, [r7, #7]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	fa42 f303 	asr.w	r3, r2, r3
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d013      	beq.n	8001470 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001448:	2120      	movs	r1, #32
 800144a:	4816      	ldr	r0, [pc, #88]	; (80014a4 <DS18B20_Write+0x84>)
 800144c:	f7ff ff7e 	bl	800134c <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001450:	2200      	movs	r2, #0
 8001452:	2120      	movs	r1, #32
 8001454:	4813      	ldr	r0, [pc, #76]	; (80014a4 <DS18B20_Write+0x84>)
 8001456:	f000 fe2c 	bl	80020b2 <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 800145a:	2001      	movs	r0, #1
 800145c:	f7ff ff5e 	bl	800131c <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001460:	2120      	movs	r1, #32
 8001462:	4810      	ldr	r0, [pc, #64]	; (80014a4 <DS18B20_Write+0x84>)
 8001464:	f7ff ff8f 	bl	8001386 <Set_Pin_Input>
			delay (50);  // wait for 60 us
 8001468:	2032      	movs	r0, #50	; 0x32
 800146a:	f7ff ff57 	bl	800131c <delay>
 800146e:	e00f      	b.n	8001490 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 8001470:	2120      	movs	r1, #32
 8001472:	480c      	ldr	r0, [pc, #48]	; (80014a4 <DS18B20_Write+0x84>)
 8001474:	f7ff ff6a 	bl	800134c <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001478:	2200      	movs	r2, #0
 800147a:	2120      	movs	r1, #32
 800147c:	4809      	ldr	r0, [pc, #36]	; (80014a4 <DS18B20_Write+0x84>)
 800147e:	f000 fe18 	bl	80020b2 <HAL_GPIO_WritePin>
			delay (60);  // wait for 60 us
 8001482:	203c      	movs	r0, #60	; 0x3c
 8001484:	f7ff ff4a 	bl	800131c <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001488:	2120      	movs	r1, #32
 800148a:	4806      	ldr	r0, [pc, #24]	; (80014a4 <DS18B20_Write+0x84>)
 800148c:	f7ff ff7b 	bl	8001386 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	3301      	adds	r3, #1
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2b07      	cmp	r3, #7
 800149a:	ddcd      	ble.n	8001438 <DS18B20_Write+0x18>
		}
	}
}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40010c00 	.word	0x40010c00

080014a8 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
	uint8_t value=0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 80014b2:	2120      	movs	r1, #32
 80014b4:	481a      	ldr	r0, [pc, #104]	; (8001520 <DS18B20_Read+0x78>)
 80014b6:	f7ff ff66 	bl	8001386 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 80014ba:	2300      	movs	r3, #0
 80014bc:	603b      	str	r3, [r7, #0]
 80014be:	e026      	b.n	800150e <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 80014c0:	2120      	movs	r1, #32
 80014c2:	4817      	ldr	r0, [pc, #92]	; (8001520 <DS18B20_Read+0x78>)
 80014c4:	f7ff ff42 	bl	800134c <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 80014c8:	2200      	movs	r2, #0
 80014ca:	2120      	movs	r1, #32
 80014cc:	4814      	ldr	r0, [pc, #80]	; (8001520 <DS18B20_Read+0x78>)
 80014ce:	f000 fdf0 	bl	80020b2 <HAL_GPIO_WritePin>
		delay (1);  // wait for > 1us
 80014d2:	2001      	movs	r0, #1
 80014d4:	f7ff ff22 	bl	800131c <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80014d8:	2120      	movs	r1, #32
 80014da:	4811      	ldr	r0, [pc, #68]	; (8001520 <DS18B20_Read+0x78>)
 80014dc:	f7ff ff53 	bl	8001386 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 80014e0:	2120      	movs	r1, #32
 80014e2:	480f      	ldr	r0, [pc, #60]	; (8001520 <DS18B20_Read+0x78>)
 80014e4:	f000 fdce 	bl	8002084 <HAL_GPIO_ReadPin>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d009      	beq.n	8001502 <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80014ee:	2201      	movs	r2, #1
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	b25a      	sxtb	r2, r3
 80014f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	b25b      	sxtb	r3, r3
 8001500:	71fb      	strb	r3, [r7, #7]
		}
		delay (50);  // wait for 60 us
 8001502:	2032      	movs	r0, #50	; 0x32
 8001504:	f7ff ff0a 	bl	800131c <delay>
	for (int i=0;i<8;i++)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	2b07      	cmp	r3, #7
 8001512:	ddd5      	ble.n	80014c0 <DS18B20_Read+0x18>
	}
	return value;
 8001514:	79fb      	ldrb	r3, [r7, #7]
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40010c00 	.word	0x40010c00

08001524 <DS18B20_Full>:
void DS18B20_Full(double *Temperature){
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	static uint8_t Presence = 0;
	static uint8_t  Temp_byte1, Temp_byte2;
	static uint16_t TEMP;
		  Presence = DS18B20_Start ();
 800152c:	f7ff ff48 	bl	80013c0 <DS18B20_Start>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	4b26      	ldr	r3, [pc, #152]	; (80015d0 <DS18B20_Full+0xac>)
 8001536:	701a      	strb	r2, [r3, #0]
		  	  HAL_Delay (1);
 8001538:	2001      	movs	r0, #1
 800153a:	f000 f8b5 	bl	80016a8 <HAL_Delay>
		  	  DS18B20_Write (0xCC);  // skip ROM
 800153e:	20cc      	movs	r0, #204	; 0xcc
 8001540:	f7ff ff6e 	bl	8001420 <DS18B20_Write>
		  	  DS18B20_Write (0x44);  // convert t
 8001544:	2044      	movs	r0, #68	; 0x44
 8001546:	f7ff ff6b 	bl	8001420 <DS18B20_Write>
		  	  HAL_Delay (800);
 800154a:	f44f 7048 	mov.w	r0, #800	; 0x320
 800154e:	f000 f8ab 	bl	80016a8 <HAL_Delay>

		  	  Presence = DS18B20_Start ();
 8001552:	f7ff ff35 	bl	80013c0 <DS18B20_Start>
 8001556:	4603      	mov	r3, r0
 8001558:	461a      	mov	r2, r3
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <DS18B20_Full+0xac>)
 800155c:	701a      	strb	r2, [r3, #0]
		        HAL_Delay(1);
 800155e:	2001      	movs	r0, #1
 8001560:	f000 f8a2 	bl	80016a8 <HAL_Delay>
		        DS18B20_Write (0xCC);  // skip ROM
 8001564:	20cc      	movs	r0, #204	; 0xcc
 8001566:	f7ff ff5b 	bl	8001420 <DS18B20_Write>
		        DS18B20_Write (0xBE);  // Read Scratch-pad
 800156a:	20be      	movs	r0, #190	; 0xbe
 800156c:	f7ff ff58 	bl	8001420 <DS18B20_Write>

		        Temp_byte1 = DS18B20_Read();
 8001570:	f7ff ff9a 	bl	80014a8 <DS18B20_Read>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <DS18B20_Full+0xb0>)
 800157a:	701a      	strb	r2, [r3, #0]
		  	  Temp_byte2 = DS18B20_Read();
 800157c:	f7ff ff94 	bl	80014a8 <DS18B20_Read>
 8001580:	4603      	mov	r3, r0
 8001582:	461a      	mov	r2, r3
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <DS18B20_Full+0xb4>)
 8001586:	701a      	strb	r2, [r3, #0]
		  	  TEMP = (Temp_byte2<<8)|Temp_byte1;
 8001588:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <DS18B20_Full+0xb4>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	021b      	lsls	r3, r3, #8
 800158e:	b21a      	sxth	r2, r3
 8001590:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <DS18B20_Full+0xb0>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b21b      	sxth	r3, r3
 8001596:	4313      	orrs	r3, r2
 8001598:	b21b      	sxth	r3, r3
 800159a:	b29a      	uxth	r2, r3
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <DS18B20_Full+0xb8>)
 800159e:	801a      	strh	r2, [r3, #0]
		  	  *Temperature = (double)TEMP/16;
 80015a0:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <DS18B20_Full+0xb8>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe ff1d 	bl	80003e4 <__aeabi_ui2d>
 80015aa:	f04f 0200 	mov.w	r2, #0
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <DS18B20_Full+0xbc>)
 80015b0:	f7ff f8bc 	bl	800072c <__aeabi_ddiv>
 80015b4:	4603      	mov	r3, r0
 80015b6:	460c      	mov	r4, r1
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	e9c2 3400 	strd	r3, r4, [r2]


		  	  HAL_Delay(1000);
 80015be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015c2:	f000 f871 	bl	80016a8 <HAL_Delay>
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd90      	pop	{r4, r7, pc}
 80015ce:	bf00      	nop
 80015d0:	2000020c 	.word	0x2000020c
 80015d4:	2000020d 	.word	0x2000020d
 80015d8:	2000020e 	.word	0x2000020e
 80015dc:	20000210 	.word	0x20000210
 80015e0:	40300000 	.word	0x40300000

080015e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <HAL_Init+0x28>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a07      	ldr	r2, [pc, #28]	; (800160c <HAL_Init+0x28>)
 80015ee:	f043 0310 	orr.w	r3, r3, #16
 80015f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015f4:	2003      	movs	r0, #3
 80015f6:	f000 f945 	bl	8001884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015fa:	2000      	movs	r0, #0
 80015fc:	f000 f808 	bl	8001610 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001600:	f7ff fbbc 	bl	8000d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40022000 	.word	0x40022000

08001610 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <HAL_InitTick+0x54>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b12      	ldr	r3, [pc, #72]	; (8001668 <HAL_InitTick+0x58>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001626:	fbb3 f3f1 	udiv	r3, r3, r1
 800162a:	fbb2 f3f3 	udiv	r3, r2, r3
 800162e:	4618      	mov	r0, r3
 8001630:	f000 f95d 	bl	80018ee <HAL_SYSTICK_Config>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e00e      	b.n	800165c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b0f      	cmp	r3, #15
 8001642:	d80a      	bhi.n	800165a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001644:	2200      	movs	r2, #0
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	f04f 30ff 	mov.w	r0, #4294967295
 800164c:	f000 f925 	bl	800189a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001650:	4a06      	ldr	r2, [pc, #24]	; (800166c <HAL_InitTick+0x5c>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	e000      	b.n	800165c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000000 	.word	0x20000000
 8001668:	20000008 	.word	0x20000008
 800166c:	20000004 	.word	0x20000004

08001670 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001674:	4b05      	ldr	r3, [pc, #20]	; (800168c <HAL_IncTick+0x1c>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	4b05      	ldr	r3, [pc, #20]	; (8001690 <HAL_IncTick+0x20>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4413      	add	r3, r2
 8001680:	4a03      	ldr	r2, [pc, #12]	; (8001690 <HAL_IncTick+0x20>)
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	bc80      	pop	{r7}
 800168a:	4770      	bx	lr
 800168c:	20000008 	.word	0x20000008
 8001690:	2000040c 	.word	0x2000040c

08001694 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return uwTick;
 8001698:	4b02      	ldr	r3, [pc, #8]	; (80016a4 <HAL_GetTick+0x10>)
 800169a:	681b      	ldr	r3, [r3, #0]
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	2000040c 	.word	0x2000040c

080016a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b0:	f7ff fff0 	bl	8001694 <HAL_GetTick>
 80016b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c0:	d005      	beq.n	80016ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <HAL_Delay+0x40>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	461a      	mov	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016ce:	bf00      	nop
 80016d0:	f7ff ffe0 	bl	8001694 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	68fa      	ldr	r2, [r7, #12]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d8f7      	bhi.n	80016d0 <HAL_Delay+0x28>
  {
  }
}
 80016e0:	bf00      	nop
 80016e2:	3710      	adds	r7, #16
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000008 	.word	0x20000008

080016ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <__NVIC_SetPriorityGrouping+0x44>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001708:	4013      	ands	r3, r2
 800170a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800171c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171e:	4a04      	ldr	r2, [pc, #16]	; (8001730 <__NVIC_SetPriorityGrouping+0x44>)
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	60d3      	str	r3, [r2, #12]
}
 8001724:	bf00      	nop
 8001726:	3714      	adds	r7, #20
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001738:	4b04      	ldr	r3, [pc, #16]	; (800174c <__NVIC_GetPriorityGrouping+0x18>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	f003 0307 	and.w	r3, r3, #7
}
 8001742:	4618      	mov	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	e000ed00 	.word	0xe000ed00

08001750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	2b00      	cmp	r3, #0
 8001760:	db0b      	blt.n	800177a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	f003 021f 	and.w	r2, r3, #31
 8001768:	4906      	ldr	r1, [pc, #24]	; (8001784 <__NVIC_EnableIRQ+0x34>)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	095b      	lsrs	r3, r3, #5
 8001770:	2001      	movs	r0, #1
 8001772:	fa00 f202 	lsl.w	r2, r0, r2
 8001776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr
 8001784:	e000e100 	.word	0xe000e100

08001788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	2b00      	cmp	r3, #0
 800179a:	db0a      	blt.n	80017b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	490c      	ldr	r1, [pc, #48]	; (80017d4 <__NVIC_SetPriority+0x4c>)
 80017a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	440b      	add	r3, r1
 80017ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017b0:	e00a      	b.n	80017c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	4908      	ldr	r1, [pc, #32]	; (80017d8 <__NVIC_SetPriority+0x50>)
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	3b04      	subs	r3, #4
 80017c0:	0112      	lsls	r2, r2, #4
 80017c2:	b2d2      	uxtb	r2, r2
 80017c4:	440b      	add	r3, r1
 80017c6:	761a      	strb	r2, [r3, #24]
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	e000e100 	.word	0xe000e100
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017dc:	b480      	push	{r7}
 80017de:	b089      	sub	sp, #36	; 0x24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f1c3 0307 	rsb	r3, r3, #7
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	bf28      	it	cs
 80017fa:	2304      	movcs	r3, #4
 80017fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	3304      	adds	r3, #4
 8001802:	2b06      	cmp	r3, #6
 8001804:	d902      	bls.n	800180c <NVIC_EncodePriority+0x30>
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	3b03      	subs	r3, #3
 800180a:	e000      	b.n	800180e <NVIC_EncodePriority+0x32>
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	f04f 32ff 	mov.w	r2, #4294967295
 8001814:	69bb      	ldr	r3, [r7, #24]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43da      	mvns	r2, r3
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	401a      	ands	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001824:	f04f 31ff 	mov.w	r1, #4294967295
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43d9      	mvns	r1, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001834:	4313      	orrs	r3, r2
         );
}
 8001836:	4618      	mov	r0, r3
 8001838:	3724      	adds	r7, #36	; 0x24
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001850:	d301      	bcc.n	8001856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001852:	2301      	movs	r3, #1
 8001854:	e00f      	b.n	8001876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001856:	4a0a      	ldr	r2, [pc, #40]	; (8001880 <SysTick_Config+0x40>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3b01      	subs	r3, #1
 800185c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800185e:	210f      	movs	r1, #15
 8001860:	f04f 30ff 	mov.w	r0, #4294967295
 8001864:	f7ff ff90 	bl	8001788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001868:	4b05      	ldr	r3, [pc, #20]	; (8001880 <SysTick_Config+0x40>)
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800186e:	4b04      	ldr	r3, [pc, #16]	; (8001880 <SysTick_Config+0x40>)
 8001870:	2207      	movs	r2, #7
 8001872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	e000e010 	.word	0xe000e010

08001884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f7ff ff2d 	bl	80016ec <__NVIC_SetPriorityGrouping>
}
 8001892:	bf00      	nop
 8001894:	3708      	adds	r7, #8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800189a:	b580      	push	{r7, lr}
 800189c:	b086      	sub	sp, #24
 800189e:	af00      	add	r7, sp, #0
 80018a0:	4603      	mov	r3, r0
 80018a2:	60b9      	str	r1, [r7, #8]
 80018a4:	607a      	str	r2, [r7, #4]
 80018a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018ac:	f7ff ff42 	bl	8001734 <__NVIC_GetPriorityGrouping>
 80018b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	68b9      	ldr	r1, [r7, #8]
 80018b6:	6978      	ldr	r0, [r7, #20]
 80018b8:	f7ff ff90 	bl	80017dc <NVIC_EncodePriority>
 80018bc:	4602      	mov	r2, r0
 80018be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c2:	4611      	mov	r1, r2
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff ff5f 	bl	8001788 <__NVIC_SetPriority>
}
 80018ca:	bf00      	nop
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	4603      	mov	r3, r0
 80018da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ff35 	bl	8001750 <__NVIC_EnableIRQ>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ffa2 	bl	8001840 <SysTick_Config>
 80018fc:	4603      	mov	r3, r0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001910:	2300      	movs	r3, #0
 8001912:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e043      	b.n	80019a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <HAL_DMA_Init+0xa8>)
 8001926:	4413      	add	r3, r2
 8001928:	4a22      	ldr	r2, [pc, #136]	; (80019b4 <HAL_DMA_Init+0xac>)
 800192a:	fba2 2303 	umull	r2, r3, r2, r3
 800192e:	091b      	lsrs	r3, r3, #4
 8001930:	009a      	lsls	r2, r3, #2
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a1f      	ldr	r2, [pc, #124]	; (80019b8 <HAL_DMA_Init+0xb0>)
 800193a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2202      	movs	r2, #2
 8001940:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001952:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001956:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001960:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001978:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	4313      	orrs	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2200      	movs	r2, #0
 80019a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr
 80019b0:	bffdfff8 	.word	0xbffdfff8
 80019b4:	cccccccd 	.word	0xcccccccd
 80019b8:	40020000 	.word	0x40020000

080019bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	60b9      	str	r1, [r7, #8]
 80019c6:	607a      	str	r2, [r7, #4]
 80019c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d101      	bne.n	80019dc <HAL_DMA_Start_IT+0x20>
 80019d8:	2302      	movs	r3, #2
 80019da:	e04a      	b.n	8001a72 <HAL_DMA_Start_IT+0xb6>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2201      	movs	r2, #1
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d13a      	bne.n	8001a64 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2202      	movs	r2, #2
 80019f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2200      	movs	r2, #0
 80019fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 0201 	bic.w	r2, r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	68f8      	ldr	r0, [r7, #12]
 8001a14:	f000 f9ae 	bl	8001d74 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d008      	beq.n	8001a32 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f042 020e 	orr.w	r2, r2, #14
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e00f      	b.n	8001a52 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f022 0204 	bic.w	r2, r2, #4
 8001a40:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f042 020a 	orr.w	r2, r2, #10
 8001a50:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f042 0201 	orr.w	r2, r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	e005      	b.n	8001a70 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	2200      	movs	r2, #0
 8001a68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
	...

08001a7c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d005      	beq.n	8001a9e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2204      	movs	r2, #4
 8001a96:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	e051      	b.n	8001b42 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 020e 	bic.w	r2, r2, #14
 8001aac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 0201 	bic.w	r2, r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a22      	ldr	r2, [pc, #136]	; (8001b4c <HAL_DMA_Abort_IT+0xd0>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d029      	beq.n	8001b1c <HAL_DMA_Abort_IT+0xa0>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a20      	ldr	r2, [pc, #128]	; (8001b50 <HAL_DMA_Abort_IT+0xd4>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d022      	beq.n	8001b18 <HAL_DMA_Abort_IT+0x9c>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a1f      	ldr	r2, [pc, #124]	; (8001b54 <HAL_DMA_Abort_IT+0xd8>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d01a      	beq.n	8001b12 <HAL_DMA_Abort_IT+0x96>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a1d      	ldr	r2, [pc, #116]	; (8001b58 <HAL_DMA_Abort_IT+0xdc>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d012      	beq.n	8001b0c <HAL_DMA_Abort_IT+0x90>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a1c      	ldr	r2, [pc, #112]	; (8001b5c <HAL_DMA_Abort_IT+0xe0>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d00a      	beq.n	8001b06 <HAL_DMA_Abort_IT+0x8a>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a1a      	ldr	r2, [pc, #104]	; (8001b60 <HAL_DMA_Abort_IT+0xe4>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d102      	bne.n	8001b00 <HAL_DMA_Abort_IT+0x84>
 8001afa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001afe:	e00e      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b04:	e00b      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b0a:	e008      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b10:	e005      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b16:	e002      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b18:	2310      	movs	r3, #16
 8001b1a:	e000      	b.n	8001b1e <HAL_DMA_Abort_IT+0xa2>
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	4a11      	ldr	r2, [pc, #68]	; (8001b64 <HAL_DMA_Abort_IT+0xe8>)
 8001b20:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2201      	movs	r2, #1
 8001b26:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	4798      	blx	r3
    } 
  }
  return status;
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40020008 	.word	0x40020008
 8001b50:	4002001c 	.word	0x4002001c
 8001b54:	40020030 	.word	0x40020030
 8001b58:	40020044 	.word	0x40020044
 8001b5c:	40020058 	.word	0x40020058
 8001b60:	4002006c 	.word	0x4002006c
 8001b64:	40020000 	.word	0x40020000

08001b68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	2204      	movs	r2, #4
 8001b86:	409a      	lsls	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d04f      	beq.n	8001c30 <HAL_DMA_IRQHandler+0xc8>
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d04a      	beq.n	8001c30 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0320 	and.w	r3, r3, #32
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d107      	bne.n	8001bb8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f022 0204 	bic.w	r2, r2, #4
 8001bb6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a66      	ldr	r2, [pc, #408]	; (8001d58 <HAL_DMA_IRQHandler+0x1f0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d029      	beq.n	8001c16 <HAL_DMA_IRQHandler+0xae>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a65      	ldr	r2, [pc, #404]	; (8001d5c <HAL_DMA_IRQHandler+0x1f4>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d022      	beq.n	8001c12 <HAL_DMA_IRQHandler+0xaa>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a63      	ldr	r2, [pc, #396]	; (8001d60 <HAL_DMA_IRQHandler+0x1f8>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d01a      	beq.n	8001c0c <HAL_DMA_IRQHandler+0xa4>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a62      	ldr	r2, [pc, #392]	; (8001d64 <HAL_DMA_IRQHandler+0x1fc>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d012      	beq.n	8001c06 <HAL_DMA_IRQHandler+0x9e>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a60      	ldr	r2, [pc, #384]	; (8001d68 <HAL_DMA_IRQHandler+0x200>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d00a      	beq.n	8001c00 <HAL_DMA_IRQHandler+0x98>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a5f      	ldr	r2, [pc, #380]	; (8001d6c <HAL_DMA_IRQHandler+0x204>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d102      	bne.n	8001bfa <HAL_DMA_IRQHandler+0x92>
 8001bf4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bf8:	e00e      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001bfa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001bfe:	e00b      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001c00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c04:	e008      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001c06:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c0a:	e005      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001c0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c10:	e002      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001c12:	2340      	movs	r3, #64	; 0x40
 8001c14:	e000      	b.n	8001c18 <HAL_DMA_IRQHandler+0xb0>
 8001c16:	2304      	movs	r3, #4
 8001c18:	4a55      	ldr	r2, [pc, #340]	; (8001d70 <HAL_DMA_IRQHandler+0x208>)
 8001c1a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 8094 	beq.w	8001d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001c2e:	e08e      	b.n	8001d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	2202      	movs	r2, #2
 8001c36:	409a      	lsls	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d056      	beq.n	8001cee <HAL_DMA_IRQHandler+0x186>
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d051      	beq.n	8001cee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0320 	and.w	r3, r3, #32
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10b      	bne.n	8001c70 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 020a 	bic.w	r2, r2, #10
 8001c66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a38      	ldr	r2, [pc, #224]	; (8001d58 <HAL_DMA_IRQHandler+0x1f0>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d029      	beq.n	8001cce <HAL_DMA_IRQHandler+0x166>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a37      	ldr	r2, [pc, #220]	; (8001d5c <HAL_DMA_IRQHandler+0x1f4>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d022      	beq.n	8001cca <HAL_DMA_IRQHandler+0x162>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a35      	ldr	r2, [pc, #212]	; (8001d60 <HAL_DMA_IRQHandler+0x1f8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d01a      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x15c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a34      	ldr	r2, [pc, #208]	; (8001d64 <HAL_DMA_IRQHandler+0x1fc>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d012      	beq.n	8001cbe <HAL_DMA_IRQHandler+0x156>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a32      	ldr	r2, [pc, #200]	; (8001d68 <HAL_DMA_IRQHandler+0x200>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d00a      	beq.n	8001cb8 <HAL_DMA_IRQHandler+0x150>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a31      	ldr	r2, [pc, #196]	; (8001d6c <HAL_DMA_IRQHandler+0x204>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d102      	bne.n	8001cb2 <HAL_DMA_IRQHandler+0x14a>
 8001cac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001cb0:	e00e      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cb6:	e00b      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cbc:	e008      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cbe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cc2:	e005      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cc8:	e002      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cca:	2320      	movs	r3, #32
 8001ccc:	e000      	b.n	8001cd0 <HAL_DMA_IRQHandler+0x168>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	4a27      	ldr	r2, [pc, #156]	; (8001d70 <HAL_DMA_IRQHandler+0x208>)
 8001cd2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d034      	beq.n	8001d4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001cec:	e02f      	b.n	8001d4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	2208      	movs	r2, #8
 8001cf4:	409a      	lsls	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d028      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x1e8>
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	f003 0308 	and.w	r3, r3, #8
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 020e 	bic.w	r2, r2, #14
 8001d16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d20:	2101      	movs	r1, #1
 8001d22:	fa01 f202 	lsl.w	r2, r1, r2
 8001d26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d004      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	4798      	blx	r3
    }
  }
  return;
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
}
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	40020008 	.word	0x40020008
 8001d5c:	4002001c 	.word	0x4002001c
 8001d60:	40020030 	.word	0x40020030
 8001d64:	40020044 	.word	0x40020044
 8001d68:	40020058 	.word	0x40020058
 8001d6c:	4002006c 	.word	0x4002006c
 8001d70:	40020000 	.word	0x40020000

08001d74 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
 8001d80:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b10      	cmp	r3, #16
 8001da0:	d108      	bne.n	8001db4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001db2:	e007      	b.n	8001dc4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	60da      	str	r2, [r3, #12]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
	...

08001dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b08b      	sub	sp, #44	; 0x2c
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001de2:	e127      	b.n	8002034 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001de4:	2201      	movs	r2, #1
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	f040 8116 	bne.w	800202e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b12      	cmp	r3, #18
 8001e08:	d034      	beq.n	8001e74 <HAL_GPIO_Init+0xa4>
 8001e0a:	2b12      	cmp	r3, #18
 8001e0c:	d80d      	bhi.n	8001e2a <HAL_GPIO_Init+0x5a>
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d02b      	beq.n	8001e6a <HAL_GPIO_Init+0x9a>
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d804      	bhi.n	8001e20 <HAL_GPIO_Init+0x50>
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d031      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d01c      	beq.n	8001e58 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e1e:	e048      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001e20:	2b03      	cmp	r3, #3
 8001e22:	d043      	beq.n	8001eac <HAL_GPIO_Init+0xdc>
 8001e24:	2b11      	cmp	r3, #17
 8001e26:	d01b      	beq.n	8001e60 <HAL_GPIO_Init+0x90>
          break;
 8001e28:	e043      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001e2a:	4a89      	ldr	r2, [pc, #548]	; (8002050 <HAL_GPIO_Init+0x280>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d026      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
 8001e30:	4a87      	ldr	r2, [pc, #540]	; (8002050 <HAL_GPIO_Init+0x280>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d806      	bhi.n	8001e44 <HAL_GPIO_Init+0x74>
 8001e36:	4a87      	ldr	r2, [pc, #540]	; (8002054 <HAL_GPIO_Init+0x284>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d020      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
 8001e3c:	4a86      	ldr	r2, [pc, #536]	; (8002058 <HAL_GPIO_Init+0x288>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d01d      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
          break;
 8001e42:	e036      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001e44:	4a85      	ldr	r2, [pc, #532]	; (800205c <HAL_GPIO_Init+0x28c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d019      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
 8001e4a:	4a85      	ldr	r2, [pc, #532]	; (8002060 <HAL_GPIO_Init+0x290>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d016      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
 8001e50:	4a84      	ldr	r2, [pc, #528]	; (8002064 <HAL_GPIO_Init+0x294>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d013      	beq.n	8001e7e <HAL_GPIO_Init+0xae>
          break;
 8001e56:	e02c      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	623b      	str	r3, [r7, #32]
          break;
 8001e5e:	e028      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	3304      	adds	r3, #4
 8001e66:	623b      	str	r3, [r7, #32]
          break;
 8001e68:	e023      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	3308      	adds	r3, #8
 8001e70:	623b      	str	r3, [r7, #32]
          break;
 8001e72:	e01e      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	330c      	adds	r3, #12
 8001e7a:	623b      	str	r3, [r7, #32]
          break;
 8001e7c:	e019      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d102      	bne.n	8001e8c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e86:	2304      	movs	r3, #4
 8001e88:	623b      	str	r3, [r7, #32]
          break;
 8001e8a:	e012      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d105      	bne.n	8001ea0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e94:	2308      	movs	r3, #8
 8001e96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	611a      	str	r2, [r3, #16]
          break;
 8001e9e:	e008      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ea0:	2308      	movs	r3, #8
 8001ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69fa      	ldr	r2, [r7, #28]
 8001ea8:	615a      	str	r2, [r3, #20]
          break;
 8001eaa:	e002      	b.n	8001eb2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001eac:	2300      	movs	r3, #0
 8001eae:	623b      	str	r3, [r7, #32]
          break;
 8001eb0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	2bff      	cmp	r3, #255	; 0xff
 8001eb6:	d801      	bhi.n	8001ebc <HAL_GPIO_Init+0xec>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	e001      	b.n	8001ec0 <HAL_GPIO_Init+0xf0>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	2bff      	cmp	r3, #255	; 0xff
 8001ec6:	d802      	bhi.n	8001ece <HAL_GPIO_Init+0xfe>
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	e002      	b.n	8001ed4 <HAL_GPIO_Init+0x104>
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	3b08      	subs	r3, #8
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	210f      	movs	r1, #15
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	6a39      	ldr	r1, [r7, #32]
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 8096 	beq.w	800202e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f02:	4b59      	ldr	r3, [pc, #356]	; (8002068 <HAL_GPIO_Init+0x298>)
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	4a58      	ldr	r2, [pc, #352]	; (8002068 <HAL_GPIO_Init+0x298>)
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	6193      	str	r3, [r2, #24]
 8001f0e:	4b56      	ldr	r3, [pc, #344]	; (8002068 <HAL_GPIO_Init+0x298>)
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f1a:	4a54      	ldr	r2, [pc, #336]	; (800206c <HAL_GPIO_Init+0x29c>)
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	089b      	lsrs	r3, r3, #2
 8001f20:	3302      	adds	r3, #2
 8001f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f26:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	f003 0303 	and.w	r3, r3, #3
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	220f      	movs	r2, #15
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43db      	mvns	r3, r3
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a4b      	ldr	r2, [pc, #300]	; (8002070 <HAL_GPIO_Init+0x2a0>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d013      	beq.n	8001f6e <HAL_GPIO_Init+0x19e>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a4a      	ldr	r2, [pc, #296]	; (8002074 <HAL_GPIO_Init+0x2a4>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d00d      	beq.n	8001f6a <HAL_GPIO_Init+0x19a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a49      	ldr	r2, [pc, #292]	; (8002078 <HAL_GPIO_Init+0x2a8>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d007      	beq.n	8001f66 <HAL_GPIO_Init+0x196>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a48      	ldr	r2, [pc, #288]	; (800207c <HAL_GPIO_Init+0x2ac>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d101      	bne.n	8001f62 <HAL_GPIO_Init+0x192>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x1a0>
 8001f62:	2304      	movs	r3, #4
 8001f64:	e004      	b.n	8001f70 <HAL_GPIO_Init+0x1a0>
 8001f66:	2302      	movs	r3, #2
 8001f68:	e002      	b.n	8001f70 <HAL_GPIO_Init+0x1a0>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <HAL_GPIO_Init+0x1a0>
 8001f6e:	2300      	movs	r3, #0
 8001f70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f72:	f002 0203 	and.w	r2, r2, #3
 8001f76:	0092      	lsls	r2, r2, #2
 8001f78:	4093      	lsls	r3, r2
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f80:	493a      	ldr	r1, [pc, #232]	; (800206c <HAL_GPIO_Init+0x29c>)
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	3302      	adds	r3, #2
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d006      	beq.n	8001fa8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f9a:	4b39      	ldr	r3, [pc, #228]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	4938      	ldr	r1, [pc, #224]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	600b      	str	r3, [r1, #0]
 8001fa6:	e006      	b.n	8001fb6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fa8:	4b35      	ldr	r3, [pc, #212]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	4933      	ldr	r1, [pc, #204]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d006      	beq.n	8001fd0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fc2:	4b2f      	ldr	r3, [pc, #188]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	492e      	ldr	r1, [pc, #184]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
 8001fce:	e006      	b.n	8001fde <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fd0:	4b2b      	ldr	r3, [pc, #172]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fd2:	685a      	ldr	r2, [r3, #4]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	4929      	ldr	r1, [pc, #164]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fda:	4013      	ands	r3, r2
 8001fdc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d006      	beq.n	8001ff8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001fea:	4b25      	ldr	r3, [pc, #148]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001fec:	689a      	ldr	r2, [r3, #8]
 8001fee:	4924      	ldr	r1, [pc, #144]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	608b      	str	r3, [r1, #8]
 8001ff6:	e006      	b.n	8002006 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ff8:	4b21      	ldr	r3, [pc, #132]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	43db      	mvns	r3, r3
 8002000:	491f      	ldr	r1, [pc, #124]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8002002:	4013      	ands	r3, r2
 8002004:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d006      	beq.n	8002020 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002012:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8002014:	68da      	ldr	r2, [r3, #12]
 8002016:	491a      	ldr	r1, [pc, #104]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	4313      	orrs	r3, r2
 800201c:	60cb      	str	r3, [r1, #12]
 800201e:	e006      	b.n	800202e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002020:	4b17      	ldr	r3, [pc, #92]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	43db      	mvns	r3, r3
 8002028:	4915      	ldr	r1, [pc, #84]	; (8002080 <HAL_GPIO_Init+0x2b0>)
 800202a:	4013      	ands	r3, r2
 800202c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800202e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002030:	3301      	adds	r3, #1
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203a:	fa22 f303 	lsr.w	r3, r2, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	f47f aed0 	bne.w	8001de4 <HAL_GPIO_Init+0x14>
  }
}
 8002044:	bf00      	nop
 8002046:	372c      	adds	r7, #44	; 0x2c
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	10210000 	.word	0x10210000
 8002054:	10110000 	.word	0x10110000
 8002058:	10120000 	.word	0x10120000
 800205c:	10310000 	.word	0x10310000
 8002060:	10320000 	.word	0x10320000
 8002064:	10220000 	.word	0x10220000
 8002068:	40021000 	.word	0x40021000
 800206c:	40010000 	.word	0x40010000
 8002070:	40010800 	.word	0x40010800
 8002074:	40010c00 	.word	0x40010c00
 8002078:	40011000 	.word	0x40011000
 800207c:	40011400 	.word	0x40011400
 8002080:	40010400 	.word	0x40010400

08002084 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	460b      	mov	r3, r1
 800208e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	887b      	ldrh	r3, [r7, #2]
 8002096:	4013      	ands	r3, r2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800209c:	2301      	movs	r3, #1
 800209e:	73fb      	strb	r3, [r7, #15]
 80020a0:	e001      	b.n	80020a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bc80      	pop	{r7}
 80020b0:	4770      	bx	lr

080020b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
 80020ba:	460b      	mov	r3, r1
 80020bc:	807b      	strh	r3, [r7, #2]
 80020be:	4613      	mov	r3, r2
 80020c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020c2:	787b      	ldrb	r3, [r7, #1]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020c8:	887a      	ldrh	r2, [r7, #2]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020ce:	e003      	b.n	80020d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020d0:	887b      	ldrh	r3, [r7, #2]
 80020d2:	041a      	lsls	r2, r3, #16
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	611a      	str	r2, [r3, #16]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr

080020e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b085      	sub	sp, #20
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
 80020ea:	460b      	mov	r3, r1
 80020ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020f4:	887a      	ldrh	r2, [r7, #2]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4013      	ands	r3, r2
 80020fa:	041a      	lsls	r2, r3, #16
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	43d9      	mvns	r1, r3
 8002100:	887b      	ldrh	r3, [r7, #2]
 8002102:	400b      	ands	r3, r1
 8002104:	431a      	orrs	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	611a      	str	r2, [r3, #16]
}
 800210a:	bf00      	nop
 800210c:	3714      	adds	r7, #20
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr

08002114 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800211e:	4b08      	ldr	r3, [pc, #32]	; (8002140 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002120:	695a      	ldr	r2, [r3, #20]
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	4013      	ands	r3, r2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d006      	beq.n	8002138 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800212a:	4a05      	ldr	r2, [pc, #20]	; (8002140 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002130:	88fb      	ldrh	r3, [r7, #6]
 8002132:	4618      	mov	r0, r3
 8002134:	f000 f806 	bl	8002144 <HAL_GPIO_EXTI_Callback>
  }
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40010400 	.word	0x40010400

08002144 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr

08002158 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e26c      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 8087 	beq.w	8002286 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002178:	4b92      	ldr	r3, [pc, #584]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 030c 	and.w	r3, r3, #12
 8002180:	2b04      	cmp	r3, #4
 8002182:	d00c      	beq.n	800219e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002184:	4b8f      	ldr	r3, [pc, #572]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 030c 	and.w	r3, r3, #12
 800218c:	2b08      	cmp	r3, #8
 800218e:	d112      	bne.n	80021b6 <HAL_RCC_OscConfig+0x5e>
 8002190:	4b8c      	ldr	r3, [pc, #560]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800219c:	d10b      	bne.n	80021b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800219e:	4b89      	ldr	r3, [pc, #548]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d06c      	beq.n	8002284 <HAL_RCC_OscConfig+0x12c>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d168      	bne.n	8002284 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e246      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021be:	d106      	bne.n	80021ce <HAL_RCC_OscConfig+0x76>
 80021c0:	4b80      	ldr	r3, [pc, #512]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a7f      	ldr	r2, [pc, #508]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	e02e      	b.n	800222c <HAL_RCC_OscConfig+0xd4>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10c      	bne.n	80021f0 <HAL_RCC_OscConfig+0x98>
 80021d6:	4b7b      	ldr	r3, [pc, #492]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a7a      	ldr	r2, [pc, #488]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	4b78      	ldr	r3, [pc, #480]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a77      	ldr	r2, [pc, #476]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ec:	6013      	str	r3, [r2, #0]
 80021ee:	e01d      	b.n	800222c <HAL_RCC_OscConfig+0xd4>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021f8:	d10c      	bne.n	8002214 <HAL_RCC_OscConfig+0xbc>
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a71      	ldr	r2, [pc, #452]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	4b6f      	ldr	r3, [pc, #444]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a6e      	ldr	r2, [pc, #440]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 800220c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002210:	6013      	str	r3, [r2, #0]
 8002212:	e00b      	b.n	800222c <HAL_RCC_OscConfig+0xd4>
 8002214:	4b6b      	ldr	r3, [pc, #428]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a6a      	ldr	r2, [pc, #424]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 800221a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a67      	ldr	r2, [pc, #412]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002226:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d013      	beq.n	800225c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002234:	f7ff fa2e 	bl	8001694 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800223c:	f7ff fa2a 	bl	8001694 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b64      	cmp	r3, #100	; 0x64
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e1fa      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224e:	4b5d      	ldr	r3, [pc, #372]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0xe4>
 800225a:	e014      	b.n	8002286 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225c:	f7ff fa1a 	bl	8001694 <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002264:	f7ff fa16 	bl	8001694 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b64      	cmp	r3, #100	; 0x64
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e1e6      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002276:	4b53      	ldr	r3, [pc, #332]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1f0      	bne.n	8002264 <HAL_RCC_OscConfig+0x10c>
 8002282:	e000      	b.n	8002286 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d063      	beq.n	800235a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002292:	4b4c      	ldr	r3, [pc, #304]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 030c 	and.w	r3, r3, #12
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00b      	beq.n	80022b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800229e:	4b49      	ldr	r3, [pc, #292]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	2b08      	cmp	r3, #8
 80022a8:	d11c      	bne.n	80022e4 <HAL_RCC_OscConfig+0x18c>
 80022aa:	4b46      	ldr	r3, [pc, #280]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d116      	bne.n	80022e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b6:	4b43      	ldr	r3, [pc, #268]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d005      	beq.n	80022ce <HAL_RCC_OscConfig+0x176>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d001      	beq.n	80022ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e1ba      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ce:	4b3d      	ldr	r3, [pc, #244]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4939      	ldr	r1, [pc, #228]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e2:	e03a      	b.n	800235a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d020      	beq.n	800232e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ec:	4b36      	ldr	r3, [pc, #216]	; (80023c8 <HAL_RCC_OscConfig+0x270>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7ff f9cf 	bl	8001694 <HAL_GetTick>
 80022f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f8:	e008      	b.n	800230c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fa:	f7ff f9cb 	bl	8001694 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d901      	bls.n	800230c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e19b      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800230c:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d0f0      	beq.n	80022fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002318:	4b2a      	ldr	r3, [pc, #168]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4927      	ldr	r1, [pc, #156]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002328:	4313      	orrs	r3, r2
 800232a:	600b      	str	r3, [r1, #0]
 800232c:	e015      	b.n	800235a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800232e:	4b26      	ldr	r3, [pc, #152]	; (80023c8 <HAL_RCC_OscConfig+0x270>)
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7ff f9ae 	bl	8001694 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800233c:	f7ff f9aa 	bl	8001694 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e17a      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234e:	4b1d      	ldr	r3, [pc, #116]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d03a      	beq.n	80023dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d019      	beq.n	80023a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800236e:	4b17      	ldr	r3, [pc, #92]	; (80023cc <HAL_RCC_OscConfig+0x274>)
 8002370:	2201      	movs	r2, #1
 8002372:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002374:	f7ff f98e 	bl	8001694 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800237c:	f7ff f98a 	bl	8001694 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e15a      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238e:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <HAL_RCC_OscConfig+0x26c>)
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0f0      	beq.n	800237c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800239a:	2001      	movs	r0, #1
 800239c:	f000 fada 	bl	8002954 <RCC_Delay>
 80023a0:	e01c      	b.n	80023dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a2:	4b0a      	ldr	r3, [pc, #40]	; (80023cc <HAL_RCC_OscConfig+0x274>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7ff f974 	bl	8001694 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ae:	e00f      	b.n	80023d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023b0:	f7ff f970 	bl	8001694 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d908      	bls.n	80023d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e140      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
 80023c2:	bf00      	nop
 80023c4:	40021000 	.word	0x40021000
 80023c8:	42420000 	.word	0x42420000
 80023cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d0:	4b9e      	ldr	r3, [pc, #632]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1e9      	bne.n	80023b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 80a6 	beq.w	8002536 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ea:	2300      	movs	r3, #0
 80023ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ee:	4b97      	ldr	r3, [pc, #604]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10d      	bne.n	8002416 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fa:	4b94      	ldr	r3, [pc, #592]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	4a93      	ldr	r2, [pc, #588]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002400:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002404:	61d3      	str	r3, [r2, #28]
 8002406:	4b91      	ldr	r3, [pc, #580]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002412:	2301      	movs	r3, #1
 8002414:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002416:	4b8e      	ldr	r3, [pc, #568]	; (8002650 <HAL_RCC_OscConfig+0x4f8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d118      	bne.n	8002454 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002422:	4b8b      	ldr	r3, [pc, #556]	; (8002650 <HAL_RCC_OscConfig+0x4f8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a8a      	ldr	r2, [pc, #552]	; (8002650 <HAL_RCC_OscConfig+0x4f8>)
 8002428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800242c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800242e:	f7ff f931 	bl	8001694 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002436:	f7ff f92d 	bl	8001694 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b64      	cmp	r3, #100	; 0x64
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e0fd      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002448:	4b81      	ldr	r3, [pc, #516]	; (8002650 <HAL_RCC_OscConfig+0x4f8>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0f0      	beq.n	8002436 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	2b01      	cmp	r3, #1
 800245a:	d106      	bne.n	800246a <HAL_RCC_OscConfig+0x312>
 800245c:	4b7b      	ldr	r3, [pc, #492]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	4a7a      	ldr	r2, [pc, #488]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6213      	str	r3, [r2, #32]
 8002468:	e02d      	b.n	80024c6 <HAL_RCC_OscConfig+0x36e>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10c      	bne.n	800248c <HAL_RCC_OscConfig+0x334>
 8002472:	4b76      	ldr	r3, [pc, #472]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	4a75      	ldr	r2, [pc, #468]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002478:	f023 0301 	bic.w	r3, r3, #1
 800247c:	6213      	str	r3, [r2, #32]
 800247e:	4b73      	ldr	r3, [pc, #460]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	4a72      	ldr	r2, [pc, #456]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002484:	f023 0304 	bic.w	r3, r3, #4
 8002488:	6213      	str	r3, [r2, #32]
 800248a:	e01c      	b.n	80024c6 <HAL_RCC_OscConfig+0x36e>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	2b05      	cmp	r3, #5
 8002492:	d10c      	bne.n	80024ae <HAL_RCC_OscConfig+0x356>
 8002494:	4b6d      	ldr	r3, [pc, #436]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	4a6c      	ldr	r2, [pc, #432]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800249a:	f043 0304 	orr.w	r3, r3, #4
 800249e:	6213      	str	r3, [r2, #32]
 80024a0:	4b6a      	ldr	r3, [pc, #424]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	4a69      	ldr	r2, [pc, #420]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6213      	str	r3, [r2, #32]
 80024ac:	e00b      	b.n	80024c6 <HAL_RCC_OscConfig+0x36e>
 80024ae:	4b67      	ldr	r3, [pc, #412]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024b0:	6a1b      	ldr	r3, [r3, #32]
 80024b2:	4a66      	ldr	r2, [pc, #408]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	6213      	str	r3, [r2, #32]
 80024ba:	4b64      	ldr	r3, [pc, #400]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	4a63      	ldr	r2, [pc, #396]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024c0:	f023 0304 	bic.w	r3, r3, #4
 80024c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d015      	beq.n	80024fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ce:	f7ff f8e1 	bl	8001694 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d4:	e00a      	b.n	80024ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d6:	f7ff f8dd 	bl	8001694 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e0ab      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ec:	4b57      	ldr	r3, [pc, #348]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0ee      	beq.n	80024d6 <HAL_RCC_OscConfig+0x37e>
 80024f8:	e014      	b.n	8002524 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024fa:	f7ff f8cb 	bl	8001694 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002500:	e00a      	b.n	8002518 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002502:	f7ff f8c7 	bl	8001694 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e095      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002518:	4b4c      	ldr	r3, [pc, #304]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1ee      	bne.n	8002502 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d105      	bne.n	8002536 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800252a:	4b48      	ldr	r3, [pc, #288]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	4a47      	ldr	r2, [pc, #284]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002530:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002534:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	2b00      	cmp	r3, #0
 800253c:	f000 8081 	beq.w	8002642 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002540:	4b42      	ldr	r3, [pc, #264]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 030c 	and.w	r3, r3, #12
 8002548:	2b08      	cmp	r3, #8
 800254a:	d061      	beq.n	8002610 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	2b02      	cmp	r3, #2
 8002552:	d146      	bne.n	80025e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002554:	4b3f      	ldr	r3, [pc, #252]	; (8002654 <HAL_RCC_OscConfig+0x4fc>)
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255a:	f7ff f89b 	bl	8001694 <HAL_GetTick>
 800255e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002560:	e008      	b.n	8002574 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002562:	f7ff f897 	bl	8001694 <HAL_GetTick>
 8002566:	4602      	mov	r2, r0
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e067      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002574:	4b35      	ldr	r3, [pc, #212]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d1f0      	bne.n	8002562 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002588:	d108      	bne.n	800259c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800258a:	4b30      	ldr	r3, [pc, #192]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	492d      	ldr	r1, [pc, #180]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800259c:	4b2b      	ldr	r3, [pc, #172]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a19      	ldr	r1, [r3, #32]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ac:	430b      	orrs	r3, r1
 80025ae:	4927      	ldr	r1, [pc, #156]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025b4:	4b27      	ldr	r3, [pc, #156]	; (8002654 <HAL_RCC_OscConfig+0x4fc>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ba:	f7ff f86b 	bl	8001694 <HAL_GetTick>
 80025be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025c0:	e008      	b.n	80025d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c2:	f7ff f867 	bl	8001694 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d901      	bls.n	80025d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025d0:	2303      	movs	r3, #3
 80025d2:	e037      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025d4:	4b1d      	ldr	r3, [pc, #116]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d0f0      	beq.n	80025c2 <HAL_RCC_OscConfig+0x46a>
 80025e0:	e02f      	b.n	8002642 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e2:	4b1c      	ldr	r3, [pc, #112]	; (8002654 <HAL_RCC_OscConfig+0x4fc>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e8:	f7ff f854 	bl	8001694 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f0:	f7ff f850 	bl	8001694 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e020      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x498>
 800260e:	e018      	b.n	8002642 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d101      	bne.n	800261c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e013      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800261c:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCC_OscConfig+0x4f4>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	429a      	cmp	r2, r3
 800262e:	d106      	bne.n	800263e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800263a:	429a      	cmp	r2, r3
 800263c:	d001      	beq.n	8002642 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40021000 	.word	0x40021000
 8002650:	40007000 	.word	0x40007000
 8002654:	42420060 	.word	0x42420060

08002658 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e0d0      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800266c:	4b6a      	ldr	r3, [pc, #424]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0307 	and.w	r3, r3, #7
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	429a      	cmp	r2, r3
 8002678:	d910      	bls.n	800269c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4b67      	ldr	r3, [pc, #412]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 0207 	bic.w	r2, r3, #7
 8002682:	4965      	ldr	r1, [pc, #404]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	4313      	orrs	r3, r2
 8002688:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268a:	4b63      	ldr	r3, [pc, #396]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0307 	and.w	r3, r3, #7
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0b8      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b4:	4b59      	ldr	r3, [pc, #356]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4a58      	ldr	r2, [pc, #352]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026cc:	4b53      	ldr	r3, [pc, #332]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4a52      	ldr	r2, [pc, #328]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d8:	4b50      	ldr	r3, [pc, #320]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	494d      	ldr	r1, [pc, #308]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d040      	beq.n	8002778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b47      	ldr	r3, [pc, #284]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d115      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e07f      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d107      	bne.n	8002726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002716:	4b41      	ldr	r3, [pc, #260]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d109      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e073      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002726:	4b3d      	ldr	r3, [pc, #244]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e06b      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002736:	4b39      	ldr	r3, [pc, #228]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f023 0203 	bic.w	r2, r3, #3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4936      	ldr	r1, [pc, #216]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002744:	4313      	orrs	r3, r2
 8002746:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002748:	f7fe ffa4 	bl	8001694 <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800274e:	e00a      	b.n	8002766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002750:	f7fe ffa0 	bl	8001694 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	; 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e053      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002766:	4b2d      	ldr	r3, [pc, #180]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 020c 	and.w	r2, r3, #12
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	429a      	cmp	r2, r3
 8002776:	d1eb      	bne.n	8002750 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002778:	4b27      	ldr	r3, [pc, #156]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d210      	bcs.n	80027a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002786:	4b24      	ldr	r3, [pc, #144]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f023 0207 	bic.w	r2, r3, #7
 800278e:	4922      	ldr	r1, [pc, #136]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	4313      	orrs	r3, r2
 8002794:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e032      	b.n	800280e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b4:	4b19      	ldr	r3, [pc, #100]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4916      	ldr	r1, [pc, #88]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027d2:	4b12      	ldr	r3, [pc, #72]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	490e      	ldr	r1, [pc, #56]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027e6:	f000 f821 	bl	800282c <HAL_RCC_GetSysClockFreq>
 80027ea:	4601      	mov	r1, r0
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	4a0a      	ldr	r2, [pc, #40]	; (8002820 <HAL_RCC_ClockConfig+0x1c8>)
 80027f8:	5cd3      	ldrb	r3, [r2, r3]
 80027fa:	fa21 f303 	lsr.w	r3, r1, r3
 80027fe:	4a09      	ldr	r2, [pc, #36]	; (8002824 <HAL_RCC_ClockConfig+0x1cc>)
 8002800:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_RCC_ClockConfig+0x1d0>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe ff02 	bl	8001610 <HAL_InitTick>

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40022000 	.word	0x40022000
 800281c:	40021000 	.word	0x40021000
 8002820:	08006610 	.word	0x08006610
 8002824:	20000000 	.word	0x20000000
 8002828:	20000004 	.word	0x20000004

0800282c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800282c:	b490      	push	{r4, r7}
 800282e:	b08a      	sub	sp, #40	; 0x28
 8002830:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002832:	4b2a      	ldr	r3, [pc, #168]	; (80028dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002834:	1d3c      	adds	r4, r7, #4
 8002836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002838:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800283c:	4b28      	ldr	r3, [pc, #160]	; (80028e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
 8002846:	2300      	movs	r3, #0
 8002848:	61bb      	str	r3, [r7, #24]
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	2b04      	cmp	r3, #4
 8002864:	d002      	beq.n	800286c <HAL_RCC_GetSysClockFreq+0x40>
 8002866:	2b08      	cmp	r3, #8
 8002868:	d003      	beq.n	8002872 <HAL_RCC_GetSysClockFreq+0x46>
 800286a:	e02d      	b.n	80028c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800286c:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800286e:	623b      	str	r3, [r7, #32]
      break;
 8002870:	e02d      	b.n	80028ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	0c9b      	lsrs	r3, r3, #18
 8002876:	f003 030f 	and.w	r3, r3, #15
 800287a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800287e:	4413      	add	r3, r2
 8002880:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002884:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d013      	beq.n	80028b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	0c5b      	lsrs	r3, r3, #17
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800289e:	4413      	add	r3, r2
 80028a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80028a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	4a0f      	ldr	r2, [pc, #60]	; (80028e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028aa:	fb02 f203 	mul.w	r2, r2, r3
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b4:	627b      	str	r3, [r7, #36]	; 0x24
 80028b6:	e004      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	4a0c      	ldr	r2, [pc, #48]	; (80028ec <HAL_RCC_GetSysClockFreq+0xc0>)
 80028bc:	fb02 f303 	mul.w	r3, r2, r3
 80028c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	623b      	str	r3, [r7, #32]
      break;
 80028c6:	e002      	b.n	80028ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028c8:	4b07      	ldr	r3, [pc, #28]	; (80028e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80028ca:	623b      	str	r3, [r7, #32]
      break;
 80028cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028ce:	6a3b      	ldr	r3, [r7, #32]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3728      	adds	r7, #40	; 0x28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc90      	pop	{r4, r7}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	08006574 	.word	0x08006574
 80028e0:	08006584 	.word	0x08006584
 80028e4:	40021000 	.word	0x40021000
 80028e8:	007a1200 	.word	0x007a1200
 80028ec:	003d0900 	.word	0x003d0900

080028f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028f4:	4b02      	ldr	r3, [pc, #8]	; (8002900 <HAL_RCC_GetHCLKFreq+0x10>)
 80028f6:	681b      	ldr	r3, [r3, #0]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr
 8002900:	20000000 	.word	0x20000000

08002904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002908:	f7ff fff2 	bl	80028f0 <HAL_RCC_GetHCLKFreq>
 800290c:	4601      	mov	r1, r0
 800290e:	4b05      	ldr	r3, [pc, #20]	; (8002924 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	4a03      	ldr	r2, [pc, #12]	; (8002928 <HAL_RCC_GetPCLK1Freq+0x24>)
 800291a:	5cd3      	ldrb	r3, [r2, r3]
 800291c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002920:	4618      	mov	r0, r3
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	08006620 	.word	0x08006620

0800292c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002930:	f7ff ffde 	bl	80028f0 <HAL_RCC_GetHCLKFreq>
 8002934:	4601      	mov	r1, r0
 8002936:	4b05      	ldr	r3, [pc, #20]	; (800294c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	0adb      	lsrs	r3, r3, #11
 800293c:	f003 0307 	and.w	r3, r3, #7
 8002940:	4a03      	ldr	r2, [pc, #12]	; (8002950 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002942:	5cd3      	ldrb	r3, [r2, r3]
 8002944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002948:	4618      	mov	r0, r3
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	08006620 	.word	0x08006620

08002954 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002954:	b480      	push	{r7}
 8002956:	b085      	sub	sp, #20
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800295c:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <RCC_Delay+0x34>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <RCC_Delay+0x38>)
 8002962:	fba2 2303 	umull	r2, r3, r2, r3
 8002966:	0a5b      	lsrs	r3, r3, #9
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	fb02 f303 	mul.w	r3, r2, r3
 800296e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002970:	bf00      	nop
  }
  while (Delay --);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	1e5a      	subs	r2, r3, #1
 8002976:	60fa      	str	r2, [r7, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1f9      	bne.n	8002970 <RCC_Delay+0x1c>
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20000000 	.word	0x20000000
 800298c:	10624dd3 	.word	0x10624dd3

08002990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e041      	b.n	8002a26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d106      	bne.n	80029bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f7fe fb6e 	bl	8001098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3304      	adds	r3, #4
 80029cc:	4619      	mov	r1, r3
 80029ce:	4610      	mov	r0, r2
 80029d0:	f000 fa64 	bl	8002e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d001      	beq.n	8002a48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e03a      	b.n	8002abe <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f042 0201 	orr.w	r2, r2, #1
 8002a5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a18      	ldr	r2, [pc, #96]	; (8002ac8 <HAL_TIM_Base_Start_IT+0x98>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a72:	d009      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a14      	ldr	r2, [pc, #80]	; (8002acc <HAL_TIM_Base_Start_IT+0x9c>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d004      	beq.n	8002a88 <HAL_TIM_Base_Start_IT+0x58>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a13      	ldr	r2, [pc, #76]	; (8002ad0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d111      	bne.n	8002aac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2b06      	cmp	r3, #6
 8002a98:	d010      	beq.n	8002abc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0201 	orr.w	r2, r2, #1
 8002aa8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aaa:	e007      	b.n	8002abc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f042 0201 	orr.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	40012c00 	.word	0x40012c00
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	40000800 	.word	0x40000800

08002ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d122      	bne.n	8002b30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 0302 	and.w	r3, r3, #2
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d11b      	bne.n	8002b30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0202 	mvn.w	r2, #2
 8002b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f9a4 	bl	8002e64 <HAL_TIM_IC_CaptureCallback>
 8002b1c:	e005      	b.n	8002b2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 f997 	bl	8002e52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f9a6 	bl	8002e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d122      	bne.n	8002b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b04      	cmp	r3, #4
 8002b4a:	d11b      	bne.n	8002b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f06f 0204 	mvn.w	r2, #4
 8002b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2202      	movs	r2, #2
 8002b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 f97a 	bl	8002e64 <HAL_TIM_IC_CaptureCallback>
 8002b70:	e005      	b.n	8002b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f96d 	bl	8002e52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f97c 	bl	8002e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b08      	cmp	r3, #8
 8002b90:	d122      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d11b      	bne.n	8002bd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f06f 0208 	mvn.w	r2, #8
 8002ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2204      	movs	r2, #4
 8002bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 f950 	bl	8002e64 <HAL_TIM_IC_CaptureCallback>
 8002bc4:	e005      	b.n	8002bd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f943 	bl	8002e52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 f952 	bl	8002e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	f003 0310 	and.w	r3, r3, #16
 8002be2:	2b10      	cmp	r3, #16
 8002be4:	d122      	bne.n	8002c2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	f003 0310 	and.w	r3, r3, #16
 8002bf0:	2b10      	cmp	r3, #16
 8002bf2:	d11b      	bne.n	8002c2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f06f 0210 	mvn.w	r2, #16
 8002bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2208      	movs	r2, #8
 8002c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	69db      	ldr	r3, [r3, #28]
 8002c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f000 f926 	bl	8002e64 <HAL_TIM_IC_CaptureCallback>
 8002c18:	e005      	b.n	8002c26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 f919 	bl	8002e52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f928 	bl	8002e76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d10e      	bne.n	8002c58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d107      	bne.n	8002c58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f06f 0201 	mvn.w	r2, #1
 8002c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7fe f828 	bl	8000ca8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c62:	2b80      	cmp	r3, #128	; 0x80
 8002c64:	d10e      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c70:	2b80      	cmp	r3, #128	; 0x80
 8002c72:	d107      	bne.n	8002c84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 fa6b 	bl	800315a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c8e:	2b40      	cmp	r3, #64	; 0x40
 8002c90:	d10e      	bne.n	8002cb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c9c:	2b40      	cmp	r3, #64	; 0x40
 8002c9e:	d107      	bne.n	8002cb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f8ec 	bl	8002e88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	f003 0320 	and.w	r3, r3, #32
 8002cba:	2b20      	cmp	r3, #32
 8002cbc:	d10e      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	f003 0320 	and.w	r3, r3, #32
 8002cc8:	2b20      	cmp	r3, #32
 8002cca:	d107      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f06f 0220 	mvn.w	r2, #32
 8002cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fa36 	bl	8003148 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d101      	bne.n	8002cfc <HAL_TIM_ConfigClockSource+0x18>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e0a6      	b.n	8002e4a <HAL_TIM_ConfigClockSource+0x166>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d067      	beq.n	8002e04 <HAL_TIM_ConfigClockSource+0x120>
 8002d34:	2b40      	cmp	r3, #64	; 0x40
 8002d36:	d80b      	bhi.n	8002d50 <HAL_TIM_ConfigClockSource+0x6c>
 8002d38:	2b10      	cmp	r3, #16
 8002d3a:	d073      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x140>
 8002d3c:	2b10      	cmp	r3, #16
 8002d3e:	d802      	bhi.n	8002d46 <HAL_TIM_ConfigClockSource+0x62>
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d06f      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002d44:	e078      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002d46:	2b20      	cmp	r3, #32
 8002d48:	d06c      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x140>
 8002d4a:	2b30      	cmp	r3, #48	; 0x30
 8002d4c:	d06a      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002d4e:	e073      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002d50:	2b70      	cmp	r3, #112	; 0x70
 8002d52:	d00d      	beq.n	8002d70 <HAL_TIM_ConfigClockSource+0x8c>
 8002d54:	2b70      	cmp	r3, #112	; 0x70
 8002d56:	d804      	bhi.n	8002d62 <HAL_TIM_ConfigClockSource+0x7e>
 8002d58:	2b50      	cmp	r3, #80	; 0x50
 8002d5a:	d033      	beq.n	8002dc4 <HAL_TIM_ConfigClockSource+0xe0>
 8002d5c:	2b60      	cmp	r3, #96	; 0x60
 8002d5e:	d041      	beq.n	8002de4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002d60:	e06a      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d66:	d066      	beq.n	8002e36 <HAL_TIM_ConfigClockSource+0x152>
 8002d68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d6c:	d017      	beq.n	8002d9e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002d6e:	e063      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6818      	ldr	r0, [r3, #0]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	6899      	ldr	r1, [r3, #8]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	f000 f965 	bl	800304e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	609a      	str	r2, [r3, #8]
      break;
 8002d9c:	e04c      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	f000 f94e 	bl	800304e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dc0:	609a      	str	r2, [r3, #8]
      break;
 8002dc2:	e039      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6859      	ldr	r1, [r3, #4]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	f000 f8c5 	bl	8002f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2150      	movs	r1, #80	; 0x50
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 f91c 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002de2:	e029      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6818      	ldr	r0, [r3, #0]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	6859      	ldr	r1, [r3, #4]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	461a      	mov	r2, r3
 8002df2:	f000 f8e3 	bl	8002fbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2160      	movs	r1, #96	; 0x60
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 f90c 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002e02:	e019      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6818      	ldr	r0, [r3, #0]
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6859      	ldr	r1, [r3, #4]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	461a      	mov	r2, r3
 8002e12:	f000 f8a5 	bl	8002f60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2140      	movs	r1, #64	; 0x40
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 f8fc 	bl	800301a <TIM_ITRx_SetConfig>
      break;
 8002e22:	e009      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	f000 f8f3 	bl	800301a <TIM_ITRx_SetConfig>
        break;
 8002e34:	e000      	b.n	8002e38 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002e36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr

08002e76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bc80      	pop	{r7}
 8002e86:	4770      	bx	lr

08002e88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr
	...

08002e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a29      	ldr	r2, [pc, #164]	; (8002f54 <TIM_Base_SetConfig+0xb8>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d00b      	beq.n	8002ecc <TIM_Base_SetConfig+0x30>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eba:	d007      	beq.n	8002ecc <TIM_Base_SetConfig+0x30>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a26      	ldr	r2, [pc, #152]	; (8002f58 <TIM_Base_SetConfig+0xbc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d003      	beq.n	8002ecc <TIM_Base_SetConfig+0x30>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a25      	ldr	r2, [pc, #148]	; (8002f5c <TIM_Base_SetConfig+0xc0>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d108      	bne.n	8002ede <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a1c      	ldr	r2, [pc, #112]	; (8002f54 <TIM_Base_SetConfig+0xb8>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d00b      	beq.n	8002efe <TIM_Base_SetConfig+0x62>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eec:	d007      	beq.n	8002efe <TIM_Base_SetConfig+0x62>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <TIM_Base_SetConfig+0xbc>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d003      	beq.n	8002efe <TIM_Base_SetConfig+0x62>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a18      	ldr	r2, [pc, #96]	; (8002f5c <TIM_Base_SetConfig+0xc0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d108      	bne.n	8002f10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a07      	ldr	r2, [pc, #28]	; (8002f54 <TIM_Base_SetConfig+0xb8>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d103      	bne.n	8002f44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	615a      	str	r2, [r3, #20]
}
 8002f4a:	bf00      	nop
 8002f4c:	3714      	adds	r7, #20
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bc80      	pop	{r7}
 8002f52:	4770      	bx	lr
 8002f54:	40012c00 	.word	0x40012c00
 8002f58:	40000400 	.word	0x40000400
 8002f5c:	40000800 	.word	0x40000800

08002f60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b087      	sub	sp, #28
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	f023 0201 	bic.w	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	f023 030a 	bic.w	r3, r3, #10
 8002f9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f9e:	697a      	ldr	r2, [r7, #20]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	621a      	str	r2, [r3, #32]
}
 8002fb2:	bf00      	nop
 8002fb4:	371c      	adds	r7, #28
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f023 0210 	bic.w	r2, r3, #16
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fe6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	031b      	lsls	r3, r3, #12
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	621a      	str	r2, [r3, #32]
}
 8003010:	bf00      	nop
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	bc80      	pop	{r7}
 8003018:	4770      	bx	lr

0800301a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800301a:	b480      	push	{r7}
 800301c:	b085      	sub	sp, #20
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
 8003022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4313      	orrs	r3, r2
 8003038:	f043 0307 	orr.w	r3, r3, #7
 800303c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	609a      	str	r2, [r3, #8]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr

0800304e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800304e:	b480      	push	{r7}
 8003050:	b087      	sub	sp, #28
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
 800305a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003068:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	021a      	lsls	r2, r3, #8
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	431a      	orrs	r2, r3
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	4313      	orrs	r3, r2
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	609a      	str	r2, [r3, #8]
}
 8003082:	bf00      	nop
 8003084:	371c      	adds	r7, #28
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e046      	b.n	8003132 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68fa      	ldr	r2, [r7, #12]
 80030dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a16      	ldr	r2, [pc, #88]	; (800313c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d00e      	beq.n	8003106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030f0:	d009      	beq.n	8003106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a12      	ldr	r2, [pc, #72]	; (8003140 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d004      	beq.n	8003106 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a10      	ldr	r2, [pc, #64]	; (8003144 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d10c      	bne.n	8003120 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800310c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	4313      	orrs	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	4618      	mov	r0, r3
 8003134:	3714      	adds	r7, #20
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	40012c00 	.word	0x40012c00
 8003140:	40000400 	.word	0x40000400
 8003144:	40000800 	.word	0x40000800

08003148 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003150:	bf00      	nop
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	bc80      	pop	{r7}
 8003158:	4770      	bx	lr

0800315a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800315a:	b480      	push	{r7}
 800315c:	b083      	sub	sp, #12
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr

0800316c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e03f      	b.n	80031fe <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d106      	bne.n	8003198 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7fe f802 	bl	800119c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2224      	movs	r2, #36	; 0x24
 800319c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 fc29 	bl	8003a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	691a      	ldr	r2, [r3, #16]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	695a      	ldr	r2, [r3, #20]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68da      	ldr	r2, [r3, #12]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2220      	movs	r2, #32
 80031f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
	...

08003208 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	4613      	mov	r3, r2
 8003214:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b20      	cmp	r3, #32
 8003220:	d153      	bne.n	80032ca <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d002      	beq.n	800322e <HAL_UART_Transmit_DMA+0x26>
 8003228:	88fb      	ldrh	r3, [r7, #6]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e04c      	b.n	80032cc <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_UART_Transmit_DMA+0x38>
 800323c:	2302      	movs	r3, #2
 800323e:	e045      	b.n	80032cc <HAL_UART_Transmit_DMA+0xc4>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	88fa      	ldrh	r2, [r7, #6]
 8003252:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	88fa      	ldrh	r2, [r7, #6]
 8003258:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2221      	movs	r2, #33	; 0x21
 8003264:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	4a19      	ldr	r2, [pc, #100]	; (80032d4 <HAL_UART_Transmit_DMA+0xcc>)
 800326e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003274:	4a18      	ldr	r2, [pc, #96]	; (80032d8 <HAL_UART_Transmit_DMA+0xd0>)
 8003276:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327c:	4a17      	ldr	r2, [pc, #92]	; (80032dc <HAL_UART_Transmit_DMA+0xd4>)
 800327e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003284:	2200      	movs	r2, #0
 8003286:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8003288:	f107 0308 	add.w	r3, r7, #8
 800328c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	6819      	ldr	r1, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	3304      	adds	r3, #4
 800329c:	461a      	mov	r2, r3
 800329e:	88fb      	ldrh	r3, [r7, #6]
 80032a0:	f7fe fb8c 	bl	80019bc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032ac:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	695a      	ldr	r2, [r3, #20]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80032c4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80032c6:	2300      	movs	r3, #0
 80032c8:	e000      	b.n	80032cc <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80032ca:	2302      	movs	r3, #2
  }
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	08003629 	.word	0x08003629
 80032d8:	0800367b 	.word	0x0800367b
 80032dc:	0800371b 	.word	0x0800371b

080032e0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	4613      	mov	r3, r2
 80032ec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b20      	cmp	r3, #32
 80032f8:	d166      	bne.n	80033c8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <HAL_UART_Receive_DMA+0x26>
 8003300:	88fb      	ldrh	r3, [r7, #6]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e05f      	b.n	80033ca <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003310:	2b01      	cmp	r3, #1
 8003312:	d101      	bne.n	8003318 <HAL_UART_Receive_DMA+0x38>
 8003314:	2302      	movs	r3, #2
 8003316:	e058      	b.n	80033ca <HAL_UART_Receive_DMA+0xea>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	88fa      	ldrh	r2, [r7, #6]
 800332a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2222      	movs	r2, #34	; 0x22
 8003336:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333e:	4a25      	ldr	r2, [pc, #148]	; (80033d4 <HAL_UART_Receive_DMA+0xf4>)
 8003340:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003346:	4a24      	ldr	r2, [pc, #144]	; (80033d8 <HAL_UART_Receive_DMA+0xf8>)
 8003348:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800334e:	4a23      	ldr	r2, [pc, #140]	; (80033dc <HAL_UART_Receive_DMA+0xfc>)
 8003350:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003356:	2200      	movs	r2, #0
 8003358:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800335a:	f107 0308 	add.w	r3, r7, #8
 800335e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3304      	adds	r3, #4
 800336a:	4619      	mov	r1, r3
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	f7fe fb23 	bl	80019bc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003376:	2300      	movs	r3, #0
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	613b      	str	r3, [r7, #16]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033a2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695a      	ldr	r2, [r3, #20]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695a      	ldr	r2, [r3, #20]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033c2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e000      	b.n	80033ca <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80033c8:	2302      	movs	r3, #2
  }
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	08003697 	.word	0x08003697
 80033d8:	080036ff 	.word	0x080036ff
 80033dc:	0800371b 	.word	0x0800371b

080033e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003400:	2300      	movs	r3, #0
 8003402:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003404:	2300      	movs	r3, #0
 8003406:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10d      	bne.n	8003432 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_UART_IRQHandler+0x52>
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	f003 0320 	and.w	r3, r3, #32
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fa6c 	bl	8003908 <UART_Receive_IT>
      return;
 8003430:	e0d1      	b.n	80035d6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80b0 	beq.w	800359a <HAL_UART_IRQHandler+0x1ba>
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d105      	bne.n	8003450 <HAL_UART_IRQHandler+0x70>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 80a5 	beq.w	800359a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00a      	beq.n	8003470 <HAL_UART_IRQHandler+0x90>
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003460:	2b00      	cmp	r3, #0
 8003462:	d005      	beq.n	8003470 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003468:	f043 0201 	orr.w	r2, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00a      	beq.n	8003490 <HAL_UART_IRQHandler+0xb0>
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b00      	cmp	r3, #0
 8003482:	d005      	beq.n	8003490 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003488:	f043 0202 	orr.w	r2, r3, #2
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <HAL_UART_IRQHandler+0xd0>
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d005      	beq.n	80034b0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a8:	f043 0204 	orr.w	r2, r3, #4
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00f      	beq.n	80034da <HAL_UART_IRQHandler+0xfa>
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d104      	bne.n	80034ce <HAL_UART_IRQHandler+0xee>
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d005      	beq.n	80034da <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034d2:	f043 0208 	orr.w	r2, r3, #8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d078      	beq.n	80035d4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	f003 0320 	and.w	r3, r3, #32
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d007      	beq.n	80034fc <HAL_UART_IRQHandler+0x11c>
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	f003 0320 	and.w	r3, r3, #32
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d002      	beq.n	80034fc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fa06 	bl	8003908 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	bf14      	ite	ne
 800350a:	2301      	movne	r3, #1
 800350c:	2300      	moveq	r3, #0
 800350e:	b2db      	uxtb	r3, r3
 8003510:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <HAL_UART_IRQHandler+0x144>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d031      	beq.n	8003588 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 f957 	bl	80037d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d023      	beq.n	8003580 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695a      	ldr	r2, [r3, #20]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003546:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354c:	2b00      	cmp	r3, #0
 800354e:	d013      	beq.n	8003578 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	4a21      	ldr	r2, [pc, #132]	; (80035dc <HAL_UART_IRQHandler+0x1fc>)
 8003556:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800355c:	4618      	mov	r0, r3
 800355e:	f7fe fa8d 	bl	8001a7c <HAL_DMA_Abort_IT>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d016      	beq.n	8003596 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003572:	4610      	mov	r0, r2
 8003574:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003576:	e00e      	b.n	8003596 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f84c 	bl	8003616 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800357e:	e00a      	b.n	8003596 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f848 	bl	8003616 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003586:	e006      	b.n	8003596 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f844 	bl	8003616 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003594:	e01e      	b.n	80035d4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003596:	bf00      	nop
    return;
 8003598:	e01c      	b.n	80035d4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d008      	beq.n	80035b6 <HAL_UART_IRQHandler+0x1d6>
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f943 	bl	800383a <UART_Transmit_IT>
    return;
 80035b4:	e00f      	b.n	80035d6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00a      	beq.n	80035d6 <HAL_UART_IRQHandler+0x1f6>
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f984 	bl	80038d8 <UART_EndTransmit_IT>
    return;
 80035d0:	bf00      	nop
 80035d2:	e000      	b.n	80035d6 <HAL_UART_IRQHandler+0x1f6>
    return;
 80035d4:	bf00      	nop
  }
}
 80035d6:	3720      	adds	r7, #32
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	08003813 	.word	0x08003813

080035e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr

080035f2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b083      	sub	sp, #12
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr

08003604 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	bc80      	pop	{r7}
 8003614:	4770      	bx	lr

08003616 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003616:	b480      	push	{r7}
 8003618:	b083      	sub	sp, #12
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr

08003628 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d113      	bne.n	800366c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695a      	ldr	r2, [r3, #20]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003658:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68da      	ldr	r2, [r3, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003668:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800366a:	e002      	b.n	8003672 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff ffb7 	bl	80035e0 <HAL_UART_TxCpltCallback>
}
 8003672:	bf00      	nop
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b084      	sub	sp, #16
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f7ff ffb2 	bl	80035f2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800368e:	bf00      	nop
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b084      	sub	sp, #16
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0320 	and.w	r3, r3, #32
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d11e      	bne.n	80036f0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	68da      	ldr	r2, [r3, #12]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036c6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695a      	ldr	r2, [r3, #20]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f022 0201 	bic.w	r2, r2, #1
 80036d6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	695a      	ldr	r2, [r3, #20]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036e6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f7fd fb19 	bl	8000d28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036f6:	bf00      	nop
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b084      	sub	sp, #16
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f7ff ff79 	bl	8003604 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003712:	bf00      	nop
 8003714:	3710      	adds	r7, #16
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b084      	sub	sp, #16
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003722:	2300      	movs	r3, #0
 8003724:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b21      	cmp	r3, #33	; 0x21
 800374c:	d108      	bne.n	8003760 <UART_DMAError+0x46>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2200      	movs	r2, #0
 8003758:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800375a:	68b8      	ldr	r0, [r7, #8]
 800375c:	f000 f827 	bl	80037ae <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b22      	cmp	r3, #34	; 0x22
 8003780:	d108      	bne.n	8003794 <UART_DMAError+0x7a>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d005      	beq.n	8003794 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2200      	movs	r2, #0
 800378c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800378e:	68b8      	ldr	r0, [r7, #8]
 8003790:	f000 f822 	bl	80037d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003798:	f043 0210 	orr.w	r2, r3, #16
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037a0:	68b8      	ldr	r0, [r7, #8]
 80037a2:	f7ff ff38 	bl	8003616 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037a6:	bf00      	nop
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80037c4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695a      	ldr	r2, [r3, #20]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0201 	bic.w	r2, r2, #1
 80037fe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr

08003812 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b084      	sub	sp, #16
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f7ff fef2 	bl	8003616 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800383a:	b480      	push	{r7}
 800383c:	b085      	sub	sp, #20
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b21      	cmp	r3, #33	; 0x21
 800384c:	d13e      	bne.n	80038cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003856:	d114      	bne.n	8003882 <UART_Transmit_IT+0x48>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d110      	bne.n	8003882 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003874:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	1c9a      	adds	r2, r3, #2
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	621a      	str	r2, [r3, #32]
 8003880:	e008      	b.n	8003894 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	1c59      	adds	r1, r3, #1
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6211      	str	r1, [r2, #32]
 800388c:	781a      	ldrb	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003898:	b29b      	uxth	r3, r3
 800389a:	3b01      	subs	r3, #1
 800389c:	b29b      	uxth	r3, r3
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	4619      	mov	r1, r3
 80038a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10f      	bne.n	80038c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	e000      	b.n	80038ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038cc:	2302      	movs	r3, #2
  }
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f7ff fe71 	bl	80035e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b22      	cmp	r3, #34	; 0x22
 800391a:	d170      	bne.n	80039fe <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003924:	d117      	bne.n	8003956 <UART_Receive_IT+0x4e>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d113      	bne.n	8003956 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800392e:	2300      	movs	r3, #0
 8003930:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003936:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	b29b      	uxth	r3, r3
 8003940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003944:	b29a      	uxth	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800394e:	1c9a      	adds	r2, r3, #2
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	629a      	str	r2, [r3, #40]	; 0x28
 8003954:	e026      	b.n	80039a4 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003968:	d007      	beq.n	800397a <UART_Receive_IT+0x72>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10a      	bne.n	8003988 <UART_Receive_IT+0x80>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d106      	bne.n	8003988 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	b2da      	uxtb	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	701a      	strb	r2, [r3, #0]
 8003986:	e008      	b.n	800399a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	b2db      	uxtb	r3, r3
 8003990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003994:	b2da      	uxtb	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399e:	1c5a      	adds	r2, r3, #1
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	4619      	mov	r1, r3
 80039b2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d120      	bne.n	80039fa <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68da      	ldr	r2, [r3, #12]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0220 	bic.w	r2, r2, #32
 80039c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695a      	ldr	r2, [r3, #20]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f022 0201 	bic.w	r2, r2, #1
 80039e6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f7fd f999 	bl	8000d28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80039f6:	2300      	movs	r3, #0
 80039f8:	e002      	b.n	8003a00 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68da      	ldr	r2, [r3, #12]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689a      	ldr	r2, [r3, #8]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	695b      	ldr	r3, [r3, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a42:	f023 030c 	bic.w	r3, r3, #12
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	6812      	ldr	r2, [r2, #0]
 8003a4a:	68b9      	ldr	r1, [r7, #8]
 8003a4c:	430b      	orrs	r3, r1
 8003a4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	695b      	ldr	r3, [r3, #20]
 8003a56:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	699a      	ldr	r2, [r3, #24]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a2c      	ldr	r2, [pc, #176]	; (8003b1c <UART_SetConfig+0x114>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d103      	bne.n	8003a78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a70:	f7fe ff5c 	bl	800292c <HAL_RCC_GetPCLK2Freq>
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	e002      	b.n	8003a7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a78:	f7fe ff44 	bl	8002904 <HAL_RCC_GetPCLK1Freq>
 8003a7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a7e:	68fa      	ldr	r2, [r7, #12]
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009a      	lsls	r2, r3, #2
 8003a88:	441a      	add	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a94:	4a22      	ldr	r2, [pc, #136]	; (8003b20 <UART_SetConfig+0x118>)
 8003a96:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9a:	095b      	lsrs	r3, r3, #5
 8003a9c:	0119      	lsls	r1, r3, #4
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	4413      	add	r3, r2
 8003aa6:	009a      	lsls	r2, r3, #2
 8003aa8:	441a      	add	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ab4:	4b1a      	ldr	r3, [pc, #104]	; (8003b20 <UART_SetConfig+0x118>)
 8003ab6:	fba3 0302 	umull	r0, r3, r3, r2
 8003aba:	095b      	lsrs	r3, r3, #5
 8003abc:	2064      	movs	r0, #100	; 0x64
 8003abe:	fb00 f303 	mul.w	r3, r0, r3
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	3332      	adds	r3, #50	; 0x32
 8003ac8:	4a15      	ldr	r2, [pc, #84]	; (8003b20 <UART_SetConfig+0x118>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ad4:	4419      	add	r1, r3
 8003ad6:	68fa      	ldr	r2, [r7, #12]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4413      	add	r3, r2
 8003ade:	009a      	lsls	r2, r3, #2
 8003ae0:	441a      	add	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aec:	4b0c      	ldr	r3, [pc, #48]	; (8003b20 <UART_SetConfig+0x118>)
 8003aee:	fba3 0302 	umull	r0, r3, r3, r2
 8003af2:	095b      	lsrs	r3, r3, #5
 8003af4:	2064      	movs	r0, #100	; 0x64
 8003af6:	fb00 f303 	mul.w	r3, r0, r3
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	3332      	adds	r3, #50	; 0x32
 8003b00:	4a07      	ldr	r2, [pc, #28]	; (8003b20 <UART_SetConfig+0x118>)
 8003b02:	fba2 2303 	umull	r2, r3, r2, r3
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	f003 020f 	and.w	r2, r3, #15
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	440a      	add	r2, r1
 8003b12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b14:	bf00      	nop
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40013800 	.word	0x40013800
 8003b20:	51eb851f 	.word	0x51eb851f

08003b24 <convertToStucture>:
#include <string.h>
#include<ctype.h>
#include<stdlib.h>
#include<main.h>
#include<stm32f1xx.h>
void convertToStucture(uint8_t *msg, struct List **prog) {
 8003b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b26:	b0a7      	sub	sp, #156	; 0x9c
 8003b28:	af0a      	add	r7, sp, #40	; 0x28
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
	uint8_t buffor[10];
	uint8_t i = 0;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	Subroutine tempData;
	static uint8_t ID = 0;
	//wypelnienie tablicy name[] i heatingCycle zerami
	for (int i = 0; i < sizeof(tempData.name); i++) {
 8003b34:	2300      	movs	r3, #0
 8003b36:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b38:	e008      	b.n	8003b4c <convertToStucture+0x28>
		tempData.name[i] = 0;
 8003b3a:	f107 0211 	add.w	r2, r7, #17
 8003b3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b40:	4413      	add	r3, r2
 8003b42:	2200      	movs	r2, #0
 8003b44:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(tempData.name); i++) {
 8003b46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b48:	3301      	adds	r3, #1
 8003b4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b4e:	2b13      	cmp	r3, #19
 8003b50:	d9f3      	bls.n	8003b3a <convertToStucture+0x16>
	}
	for (int i = 0; i < 5; i++)
 8003b52:	2300      	movs	r3, #0
 8003b54:	667b      	str	r3, [r7, #100]	; 0x64
 8003b56:	e015      	b.n	8003b84 <convertToStucture+0x60>
		for (int j = 0; j < 2; j++)
 8003b58:	2300      	movs	r3, #0
 8003b5a:	663b      	str	r3, [r7, #96]	; 0x60
 8003b5c:	e00c      	b.n	8003b78 <convertToStucture+0x54>
			tempData.heatingCycle[i][j] = 0;
 8003b5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b60:	005b      	lsls	r3, r3, #1
 8003b62:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8003b66:	441a      	add	r2, r3
 8003b68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b6a:	4413      	add	r3, r2
 8003b6c:	3b4b      	subs	r3, #75	; 0x4b
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 2; j++)
 8003b72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b74:	3301      	adds	r3, #1
 8003b76:	663b      	str	r3, [r7, #96]	; 0x60
 8003b78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	ddef      	ble.n	8003b5e <convertToStucture+0x3a>
	for (int i = 0; i < 5; i++)
 8003b7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b80:	3301      	adds	r3, #1
 8003b82:	667b      	str	r3, [r7, #100]	; 0x64
 8003b84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	dde6      	ble.n	8003b58 <convertToStucture+0x34>

	//przewin do ' ' i pobierz komendę do buffora, aby ją porównać
	while ((buffor[i++] = *msg++) != ' ')
 8003b8a:	bf00      	nop
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8003b96:	1c51      	adds	r1, r2, #1
 8003b98:	f887 106f 	strb.w	r1, [r7, #111]	; 0x6f
 8003b9c:	7819      	ldrb	r1, [r3, #0]
 8003b9e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f803 1c2c 	strb.w	r1, [r3, #-44]
 8003ba8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003bac:	4413      	add	r3, r2
 8003bae:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8003bb2:	2b20      	cmp	r3, #32
 8003bb4:	d1ea      	bne.n	8003b8c <convertToStucture+0x68>
		;
	//-----------odszyfrowanie komend--------------
	if (strncmp((char*) buffor, "NEW", 3) == 0) { //------------NEW---------
 8003bb6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003bba:	2203      	movs	r2, #3
 8003bbc:	4999      	ldr	r1, [pc, #612]	; (8003e24 <convertToStucture+0x300>)
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f001 f915 	bl	8004dee <strncmp>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d15a      	bne.n	8003c80 <convertToStucture+0x15c>
		//stworzenie nowego programu na liscie

		msg = przewinDo(msg, '[');
 8003bca:	215b      	movs	r1, #91	; 0x5b
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f9f4 	bl	8003fba <przewinDo>
 8003bd2:	6078      	str	r0, [r7, #4]
		uint8_t i = 0;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		while (!(*(++msg) == ']'))
 8003bda:	e00c      	b.n	8003bf6 <convertToStucture+0xd2>
			tempData.name[i++] = *msg; // tymczasowa nazwa
 8003bdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003be0:	1c5a      	adds	r2, r3, #1
 8003be2:	f887 205f 	strb.w	r2, [r7, #95]	; 0x5f
 8003be6:	4619      	mov	r1, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	781a      	ldrb	r2, [r3, #0]
 8003bec:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003bf0:	440b      	add	r3, r1
 8003bf2:	f803 2c5f 	strb.w	r2, [r3, #-95]
		while (!(*(++msg) == ']'))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	607b      	str	r3, [r7, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2b5d      	cmp	r3, #93	; 0x5d
 8003c02:	d1eb      	bne.n	8003bdc <convertToStucture+0xb8>
//----------odszyfrowanie temperatur----------
		for (uint8_t i = 0; i < 5; i++) {
 8003c04:	2300      	movs	r3, #0
 8003c06:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8003c0a:	e00d      	b.n	8003c28 <convertToStucture+0x104>
			msg = readTemperature(msg, &tempData, i);
 8003c0c:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8003c10:	f107 0310 	add.w	r3, r7, #16
 8003c14:	4619      	mov	r1, r3
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f9e3 	bl	8003fe2 <readTemperature>
 8003c1c:	6078      	str	r0, [r7, #4]
		for (uint8_t i = 0; i < 5; i++) {
 8003c1e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003c22:	3301      	adds	r3, #1
 8003c24:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8003c28:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d9ed      	bls.n	8003c0c <convertToStucture+0xe8>
		}
//----------nadanie nowego ID------------
		tempData.ID = ID;
 8003c30:	4b7d      	ldr	r3, [pc, #500]	; (8003e28 <convertToStucture+0x304>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	743b      	strb	r3, [r7, #16]
		ID++;
 8003c36:	4b7c      	ldr	r3, [pc, #496]	; (8003e28 <convertToStucture+0x304>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	4b7a      	ldr	r3, [pc, #488]	; (8003e28 <convertToStucture+0x304>)
 8003c40:	701a      	strb	r2, [r3, #0]
		push_front(prog, tempData);
 8003c42:	466d      	mov	r5, sp
 8003c44:	f107 0418 	add.w	r4, r7, #24
 8003c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c54:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c58:	f107 0310 	add.w	r3, r7, #16
 8003c5c:	cb0c      	ldmia	r3, {r2, r3}
 8003c5e:	6838      	ldr	r0, [r7, #0]
 8003c60:	f000 fa64 	bl	800412c <push_front>
		(*prog)->data = tempData;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	461d      	mov	r5, r3
 8003c6a:	f107 0410 	add.w	r4, r7, #16
 8003c6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c76:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003c7a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003c7e:	e0c7      	b.n	8003e10 <convertToStucture+0x2ec>
	} else if (strncmp((char*) buffor, "LIST", 4) == 0) { //------------LIST--------------
 8003c80:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003c84:	2204      	movs	r2, #4
 8003c86:	4969      	ldr	r1, [pc, #420]	; (8003e2c <convertToStucture+0x308>)
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f001 f8b0 	bl	8004dee <strncmp>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d105      	bne.n	8003ca0 <convertToStucture+0x17c>
		show(*prog);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 fa6f 	bl	800417c <show>
 8003c9e:	e0b7      	b.n	8003e10 <convertToStucture+0x2ec>
	} else if (strncmp((char*) buffor, "READ", 4) == 0) {
 8003ca0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003ca4:	2204      	movs	r2, #4
 8003ca6:	4962      	ldr	r1, [pc, #392]	; (8003e30 <convertToStucture+0x30c>)
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f001 f8a0 	bl	8004dee <strncmp>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80ad 	beq.w	8003e10 <convertToStucture+0x2ec>

	} else if (strncmp((char*) buffor, "SET", 3) == 0) { //-------------SET-------------
 8003cb6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003cba:	2203      	movs	r2, #3
 8003cbc:	495d      	ldr	r1, [pc, #372]	; (8003e34 <convertToStucture+0x310>)
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f001 f895 	bl	8004dee <strncmp>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d176      	bne.n	8003db8 <convertToStucture+0x294>
		msg = przewinDo(msg, '[');
 8003cca:	215b      	movs	r1, #91	; 0x5b
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f974 	bl	8003fba <przewinDo>
 8003cd2:	6078      	str	r0, [r7, #4]
		msg = conv(msg, &tempData.ID);
 8003cd4:	f107 0310 	add.w	r3, r7, #16
 8003cd8:	4619      	mov	r1, r3
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 f9ea 	bl	80040b4 <conv>
 8003ce0:	6078      	str	r0, [r7, #4]
		msg = przewinDo(msg, '[');
 8003ce2:	215b      	movs	r1, #91	; 0x5b
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 f968 	bl	8003fba <przewinDo>
 8003cea:	6078      	str	r0, [r7, #4]
		uint8_t i = 0;
 8003cec:	2300      	movs	r3, #0
 8003cee:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
		while (!(*(++msg) == ']'))
 8003cf2:	e00c      	b.n	8003d0e <convertToStucture+0x1ea>
			tempData.name[i++] = *msg; // tymczasowa nazwa
 8003cf4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	f887 205d 	strb.w	r2, [r7, #93]	; 0x5d
 8003cfe:	4619      	mov	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	781a      	ldrb	r2, [r3, #0]
 8003d04:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003d08:	440b      	add	r3, r1
 8003d0a:	f803 2c5f 	strb.w	r2, [r3, #-95]
		while (!(*(++msg) == ']'))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	3301      	adds	r3, #1
 8003d12:	607b      	str	r3, [r7, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b5d      	cmp	r3, #93	; 0x5d
 8003d1a:	d1eb      	bne.n	8003cf4 <convertToStucture+0x1d0>
		//----------odszyfrowanie temperatur----------
		for (uint8_t i = 0; i < 5; i++) {
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8003d22:	e00d      	b.n	8003d40 <convertToStucture+0x21c>
			msg = readTemperature(msg, &tempData, i);
 8003d24:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8003d28:	f107 0310 	add.w	r3, r7, #16
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f957 	bl	8003fe2 <readTemperature>
 8003d34:	6078      	str	r0, [r7, #4]
		for (uint8_t i = 0; i < 5; i++) {
 8003d36:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8003d40:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8003d44:	2b04      	cmp	r3, #4
 8003d46:	d9ed      	bls.n	8003d24 <convertToStucture+0x200>
		}
		List *current = (*prog);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	65bb      	str	r3, [r7, #88]	; 0x58

		for (int i = 0; i < list_size((*prog));
 8003d4e:	2300      	movs	r3, #0
 8003d50:	657b      	str	r3, [r7, #84]	; 0x54
 8003d52:	e026      	b.n	8003da2 <convertToStucture+0x27e>
				i++, current = (current)->next) {
			if ((current)->data.ID == tempData.ID) {
 8003d54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d56:	781a      	ldrb	r2, [r3, #0]
 8003d58:	7c3b      	ldrb	r3, [r7, #16]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d10c      	bne.n	8003d78 <convertToStucture+0x254>
				(current)->data = tempData;
 8003d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d60:	461d      	mov	r5, r3
 8003d62:	f107 0410 	add.w	r4, r7, #16
 8003d66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d6e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003d72:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
				break;
 8003d76:	e04b      	b.n	8003e10 <convertToStucture+0x2ec>
			} else if (i == list_size(*prog) - 1)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fa7d 	bl	800427c <list_size>
 8003d82:	4603      	mov	r3, r0
 8003d84:	3b01      	subs	r3, #1
 8003d86:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d104      	bne.n	8003d96 <convertToStucture+0x272>
				HAL_UART_Transmit_DMA(&huart2, "Nie ma programu o takim ID\n\r",
 8003d8c:	221d      	movs	r2, #29
 8003d8e:	492a      	ldr	r1, [pc, #168]	; (8003e38 <convertToStucture+0x314>)
 8003d90:	482a      	ldr	r0, [pc, #168]	; (8003e3c <convertToStucture+0x318>)
 8003d92:	f7ff fa39 	bl	8003208 <HAL_UART_Transmit_DMA>
				i++, current = (current)->next) {
 8003d96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d98:	3301      	adds	r3, #1
 8003d9a:	657b      	str	r3, [r7, #84]	; 0x54
 8003d9c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da0:	65bb      	str	r3, [r7, #88]	; 0x58
		for (int i = 0; i < list_size((*prog));
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fa68 	bl	800427c <list_size>
 8003dac:	4603      	mov	r3, r0
 8003dae:	461a      	mov	r2, r3
 8003db0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003db2:	4293      	cmp	r3, r2
 8003db4:	dbce      	blt.n	8003d54 <convertToStucture+0x230>
 8003db6:	e02b      	b.n	8003e10 <convertToStucture+0x2ec>
						sizeof("Nie ma programu o takim ID\n\r"));

		}
		//------jeżeli nie ma takiego programu----------

	} else if (strncmp((char*) buffor, "ACTIVE", 6) == 0) { //----------ACTIVE-------------
 8003db8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003dbc:	2206      	movs	r2, #6
 8003dbe:	4920      	ldr	r1, [pc, #128]	; (8003e40 <convertToStucture+0x31c>)
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f001 f814 	bl	8004dee <strncmp>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d121      	bne.n	8003e10 <convertToStucture+0x2ec>
		uint8_t tempID;
		msg = przewinDo(msg, '[');
 8003dcc:	215b      	movs	r1, #91	; 0x5b
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f8f3 	bl	8003fba <przewinDo>
 8003dd4:	6078      	str	r0, [r7, #4]
		msg = conv(msg, &tempID);
 8003dd6:	f107 030f 	add.w	r3, r7, #15
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f969 	bl	80040b4 <conv>
 8003de2:	6078      	str	r0, [r7, #4]
		Subroutine *p; // wskaznik do konkretnego programu, ktory bedzie aktywowany
		p = szukajID(*prog, tempID);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	7bfa      	ldrb	r2, [r7, #15]
 8003dea:	4611      	mov	r1, r2
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 f829 	bl	8003e44 <szukajID>
 8003df2:	6538      	str	r0, [r7, #80]	; 0x50

		activeBrewing(*p);
 8003df4:	6d3e      	ldr	r6, [r7, #80]	; 0x50
 8003df6:	466d      	mov	r5, sp
 8003df8:	f106 0410 	add.w	r4, r6, #16
 8003dfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e00:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003e04:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003e08:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003e0c:	f000 f83f 	bl	8003e8e <activeBrewing>
	}
//--------przewin msg do konca------------
	msg = przewinDo(msg, '\0');
 8003e10:	2100      	movs	r1, #0
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 f8d1 	bl	8003fba <przewinDo>
 8003e18:	6078      	str	r0, [r7, #4]
}
 8003e1a:	bf00      	nop
 8003e1c:	3774      	adds	r7, #116	; 0x74
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e22:	bf00      	nop
 8003e24:	08006588 	.word	0x08006588
 8003e28:	20000212 	.word	0x20000212
 8003e2c:	0800658c 	.word	0x0800658c
 8003e30:	08006594 	.word	0x08006594
 8003e34:	0800659c 	.word	0x0800659c
 8003e38:	080065a0 	.word	0x080065a0
 8003e3c:	200003cc 	.word	0x200003cc
 8003e40:	080065c0 	.word	0x080065c0

08003e44 <szukajID>:
Subroutine* szukajID(List *prog, uint8_t ID) {
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	70fb      	strb	r3, [r7, #3]
	List *current = prog;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < list_size(prog); i++, current = current->next) {
 8003e54:	2300      	movs	r3, #0
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	e00c      	b.n	8003e74 <szukajID+0x30>
		if ((prog)->data.ID == ID) {
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	78fa      	ldrb	r2, [r7, #3]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d101      	bne.n	8003e68 <szukajID+0x24>
			return &(prog)->data;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	e00e      	b.n	8003e86 <szukajID+0x42>
	for (int i = 0; i < list_size(prog); i++, current = current->next) {
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	60bb      	str	r3, [r7, #8]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 fa01 	bl	800427c <list_size>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4293      	cmp	r3, r2
 8003e82:	dbea      	blt.n	8003e5a <szukajID+0x16>
		}
	}
	return NULL;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <activeBrewing>:
void activeBrewing(Subroutine data) {
 8003e8e:	b084      	sub	sp, #16
 8003e90:	b590      	push	{r4, r7, lr}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	f107 0418 	add.w	r4, r7, #24
 8003e9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//-----pętla grzania-------
	for (int i = 0; i < 5; i++) {
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	607b      	str	r3, [r7, #4]
 8003ea2:	e01f      	b.n	8003ee4 <activeBrewing+0x56>
		if (data.regType == 1)
 8003ea4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00e      	beq.n	8003eca <activeBrewing+0x3c>
			grzanieRegDwustawna(data.heatingCycle[i], data.hist);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3308      	adds	r3, #8
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	f107 0218 	add.w	r2, r7, #24
 8003eb6:	4413      	add	r3, r2
 8003eb8:	1d59      	adds	r1, r3, #5
 8003eba:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	4623      	mov	r3, r4
 8003ec2:	4608      	mov	r0, r1
 8003ec4:	f000 f818 	bl	8003ef8 <grzanieRegDwustawna>
 8003ec8:	e009      	b.n	8003ede <activeBrewing+0x50>
		else
			grzanieRegPID(data.heatingCycle[i]);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	3308      	adds	r3, #8
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	f107 0218 	add.w	r2, r7, #24
 8003ed4:	4413      	add	r3, r2
 8003ed6:	3305      	adds	r3, #5
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f000 f865 	bl	8003fa8 <grzanieRegPID>
	for (int i = 0; i < 5; i++) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	607b      	str	r3, [r7, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	dddc      	ble.n	8003ea4 <activeBrewing+0x16>
	}
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003ef4:	b004      	add	sp, #16
 8003ef6:	4770      	bx	lr

08003ef8 <grzanieRegDwustawna>:

void grzanieRegDwustawna(uint8_t *heatingCycle, double hysteresis) {
 8003ef8:	b5b0      	push	{r4, r5, r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	e9c7 2300 	strd	r2, r3, [r7]
	extern bool isHeating;
	extern uint32_t startCounterTime;
	extern double measuredTemperature;
	uint32_t beginingOfHeating = startCounterTime;
 8003f04:	4b25      	ldr	r3, [pc, #148]	; (8003f9c <grzanieRegDwustawna+0xa4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	617b      	str	r3, [r7, #20]

	while (beginingOfHeating <= heatingCycle[0] * 60) {
 8003f0a:	e037      	b.n	8003f7c <grzanieRegDwustawna+0x84>
		if ((double) heatingCycle[1] <= measuredTemperature - hysteresis)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fc fa66 	bl	80003e4 <__aeabi_ui2d>
 8003f18:	4604      	mov	r4, r0
 8003f1a:	460d      	mov	r5, r1
 8003f1c:	4b20      	ldr	r3, [pc, #128]	; (8003fa0 <grzanieRegDwustawna+0xa8>)
 8003f1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f26:	f7fc f91f 	bl	8000168 <__aeabi_dsub>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4620      	mov	r0, r4
 8003f30:	4629      	mov	r1, r5
 8003f32:	f7fc fd4d 	bl	80009d0 <__aeabi_dcmple>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <grzanieRegDwustawna+0x4c>
			isHeating = true;
 8003f3c:	4b19      	ldr	r3, [pc, #100]	; (8003fa4 <grzanieRegDwustawna+0xac>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]
 8003f42:	e01b      	b.n	8003f7c <grzanieRegDwustawna+0x84>
		//HAL_GPIO_WritePin(GPIOx, GPIO_Pin, PinState)
		else if ((double) heatingCycle[1] >= measuredTemperature + hysteresis)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	3301      	adds	r3, #1
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fc fa4a 	bl	80003e4 <__aeabi_ui2d>
 8003f50:	4604      	mov	r4, r0
 8003f52:	460d      	mov	r5, r1
 8003f54:	4b12      	ldr	r3, [pc, #72]	; (8003fa0 <grzanieRegDwustawna+0xa8>)
 8003f56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f5e:	f7fc f905 	bl	800016c <__adddf3>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	4620      	mov	r0, r4
 8003f68:	4629      	mov	r1, r5
 8003f6a:	f7fc fd3b 	bl	80009e4 <__aeabi_dcmpge>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d100      	bne.n	8003f76 <grzanieRegDwustawna+0x7e>
 8003f74:	e002      	b.n	8003f7c <grzanieRegDwustawna+0x84>
			isHeating = false;
 8003f76:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <grzanieRegDwustawna+0xac>)
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
	while (beginingOfHeating <= heatingCycle[0] * 60) {
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	461a      	mov	r2, r3
 8003f82:	4613      	mov	r3, r2
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d9bc      	bls.n	8003f0c <grzanieRegDwustawna+0x14>
	}
}
 8003f92:	bf00      	nop
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bdb0      	pop	{r4, r5, r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000200 	.word	0x20000200
 8003fa0:	20000228 	.word	0x20000228
 8003fa4:	200001fc 	.word	0x200001fc

08003fa8 <grzanieRegPID>:
void grzanieRegPID(uint8_t *heatingCycle){
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]

}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bc80      	pop	{r7}
 8003fb8:	4770      	bx	lr

08003fba <przewinDo>:
uint8_t* przewinDo(uint8_t *msg, uint8_t znak) {
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	70fb      	strb	r3, [r7, #3]
	while (!(*(++msg) == znak))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	607b      	str	r3, [r7, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	78fa      	ldrb	r2, [r7, #3]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d1f7      	bne.n	8003fc6 <przewinDo+0xc>
		;
	return msg;
 8003fd6:	687b      	ldr	r3, [r7, #4]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr

08003fe2 <readTemperature>:
uint8_t* readTemperature(uint8_t *msg, Subroutine *dataTemp,
		uint8_t currentCycle) {
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b084      	sub	sp, #16
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	60f8      	str	r0, [r7, #12]
 8003fea:	60b9      	str	r1, [r7, #8]
 8003fec:	4613      	mov	r3, r2
 8003fee:	71fb      	strb	r3, [r7, #7]
//--------jezeli faktycznieeee poprawnie uzyte----------
	if ((*msg) != '\0') {
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d04f      	beq.n	8004098 <readTemperature+0xb6>
		//-------przewiń do S------
		if (strstr((char*) msg, "S")) {
 8003ff8:	2153      	movs	r1, #83	; 0x53
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 feea 	bl	8004dd4 <strchr>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d042      	beq.n	800408c <readTemperature+0xaa>
			while ((*msg++) != 'S')
 8004006:	bf00      	nop
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	60fa      	str	r2, [r7, #12]
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b53      	cmp	r3, #83	; 0x53
 8004012:	d1f9      	bne.n	8004008 <readTemperature+0x26>
				;
			//-------PID lub dwustawna--------
			dataTemp->regType = *msg++ == 0 ? false : true;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	60fa      	str	r2, [r7, #12]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b00      	cmp	r3, #0
 800401e:	bf14      	ite	ne
 8004020:	2301      	movne	r3, #1
 8004022:	2300      	moveq	r3, #0
 8004024:	b2da      	uxtb	r2, r3
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	f883 2020 	strb.w	r2, [r3, #32]
		}
		//-------Wypełnienie cykli--------

		/*tymczasowa convna temp służy do
		 zamienienia kilkucyfrowego ciągu znaków w liczbę*/
		while (*msg != ';') {
 800402c:	e02e      	b.n	800408c <readTemperature+0xaa>

			//-----Pobranie temperatury------
			if (*msg == 'T') {
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	2b54      	cmp	r3, #84	; 0x54
 8004034:	d10b      	bne.n	800404e <readTemperature+0x6c>
				msg = conv(msg, &dataTemp->heatingCycle[currentCycle][0]);
 8004036:	79fb      	ldrb	r3, [r7, #7]
 8004038:	3308      	adds	r3, #8
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	4413      	add	r3, r2
 8004040:	3305      	adds	r3, #5
 8004042:	4619      	mov	r1, r3
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 f835 	bl	80040b4 <conv>
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	e01e      	b.n	800408c <readTemperature+0xaa>

				//---------Pobranie czasu-------
			} else if (*msg == 't') {
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b74      	cmp	r3, #116	; 0x74
 8004054:	d10b      	bne.n	800406e <readTemperature+0x8c>
				msg = conv(msg, &dataTemp->heatingCycle[currentCycle][1]);
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	3311      	adds	r3, #17
 800405c:	68ba      	ldr	r2, [r7, #8]
 800405e:	4413      	add	r3, r2
 8004060:	3305      	adds	r3, #5
 8004062:	4619      	mov	r1, r3
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 f825 	bl	80040b4 <conv>
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	e00e      	b.n	800408c <readTemperature+0xaa>
			} else if (*msg == 'H') { //histereza
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	2b48      	cmp	r3, #72	; 0x48
 8004074:	d00a      	beq.n	800408c <readTemperature+0xaa>

			} else if (*msg == 'P') {
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	2b50      	cmp	r3, #80	; 0x50
 800407c:	d10b      	bne.n	8004096 <readTemperature+0xb4>
				msg = conv(msg, &dataTemp->pumpingTime);
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	331f      	adds	r3, #31
 8004082:	4619      	mov	r1, r3
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 f815 	bl	80040b4 <conv>
 800408a:	60f8      	str	r0, [r7, #12]
		while (*msg != ';') {
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b3b      	cmp	r3, #59	; 0x3b
 8004092:	d1cc      	bne.n	800402e <readTemperature+0x4c>
 8004094:	e000      	b.n	8004098 <readTemperature+0xb6>
			} else
				break;
 8004096:	bf00      	nop

		}
	}
	return (*msg) != '\0' ? ++msg : msg; //zwroc wskaznik w ostatnim polozeniu
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <readTemperature+0xc8>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	3301      	adds	r3, #1
 80040a4:	60fb      	str	r3, [r7, #12]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	e000      	b.n	80040ac <readTemperature+0xca>
 80040aa:	68fb      	ldr	r3, [r7, #12]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <conv>:
uint8_t* conv(uint8_t *msg, uint8_t *digit) {
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
	uint8_t temp[3] = { 'a' };
 80040be:	f107 030c 	add.w	r3, r7, #12
 80040c2:	2100      	movs	r1, #0
 80040c4:	460a      	mov	r2, r1
 80040c6:	801a      	strh	r2, [r3, #0]
 80040c8:	460a      	mov	r2, r1
 80040ca:	709a      	strb	r2, [r3, #2]
 80040cc:	2361      	movs	r3, #97	; 0x61
 80040ce:	733b      	strb	r3, [r7, #12]
	uint8_t i;
	++msg;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3301      	adds	r3, #1
 80040d4:	607b      	str	r3, [r7, #4]
	for (i = 0; isdigit(*msg); i++) {
 80040d6:	2300      	movs	r3, #0
 80040d8:	73fb      	strb	r3, [r7, #15]
 80040da:	e00d      	b.n	80040f8 <conv+0x44>
		temp[i] = *msg++;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	1c5a      	adds	r2, r3, #1
 80040e0:	607a      	str	r2, [r7, #4]
 80040e2:	7bfa      	ldrb	r2, [r7, #15]
 80040e4:	7819      	ldrb	r1, [r3, #0]
 80040e6:	f107 0310 	add.w	r3, r7, #16
 80040ea:	4413      	add	r3, r2
 80040ec:	460a      	mov	r2, r1
 80040ee:	f803 2c04 	strb.w	r2, [r3, #-4]
	for (i = 0; isdigit(*msg); i++) {
 80040f2:	7bfb      	ldrb	r3, [r7, #15]
 80040f4:	3301      	adds	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
 80040f8:	f000 f90e 	bl	8004318 <__locale_ctype_ptr>
 80040fc:	4602      	mov	r2, r0
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	3301      	adds	r3, #1
 8004104:	4413      	add	r3, r2
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	f003 0304 	and.w	r3, r3, #4
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1e5      	bne.n	80040dc <conv+0x28>
	}
	*digit = atoi((char*) temp);
 8004110:	f107 030c 	add.w	r3, r7, #12
 8004114:	4618      	mov	r0, r3
 8004116:	f000 f8cd 	bl	80042b4 <atoi>
 800411a:	4603      	mov	r3, r0
 800411c:	b2da      	uxtb	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	701a      	strb	r2, [r3, #0]
	return msg;
 8004122:	687b      	ldr	r3, [r7, #4]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <push_front>:
void push_front(List **head, Subroutine data) {
 800412c:	b082      	sub	sp, #8
 800412e:	b5b0      	push	{r4, r5, r7, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	f107 0120 	add.w	r1, r7, #32
 800413a:	e881 000c 	stmia.w	r1, {r2, r3}
	List *current;
	current = (List*) malloc(sizeof(List));
 800413e:	2038      	movs	r0, #56	; 0x38
 8004140:	f000 f8f8 	bl	8004334 <malloc>
 8004144:	4603      	mov	r3, r0
 8004146:	60fb      	str	r3, [r7, #12]

	current->data = data;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	461c      	mov	r4, r3
 800414c:	f107 0520 	add.w	r5, r7, #32
 8004150:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004154:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004156:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004158:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800415c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	current->next = (*head);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
	*head = current;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	601a      	str	r2, [r3, #0]
}
 800416e:	bf00      	nop
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004178:	b002      	add	sp, #8
 800417a:	4770      	bx	lr

0800417c <show>:

		current->next = (List*) malloc(sizeof(List));
		current->next->next = NULL;
	}
}
void show(List *head) {
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b08d      	sub	sp, #52	; 0x34
 8004180:	af02      	add	r7, sp, #8
 8004182:	6078      	str	r0, [r7, #4]
	char tekst1[] = "List is empty\n\r";
 8004184:	4b38      	ldr	r3, [pc, #224]	; (8004268 <show+0xec>)
 8004186:	f107 040c 	add.w	r4, r7, #12
 800418a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800418c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (head == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d107      	bne.n	80041a6 <show+0x2a>
		HAL_UART_Transmit_DMA(&huart2, tekst1, sizeof(tekst1));
 8004196:	f107 030c 	add.w	r3, r7, #12
 800419a:	2210      	movs	r2, #16
 800419c:	4619      	mov	r1, r3
 800419e:	4833      	ldr	r0, [pc, #204]	; (800426c <show+0xf0>)
 80041a0:	f7ff f832 	bl	8003208 <HAL_UART_Transmit_DMA>

		HAL_UART_Transmit_DMA(&huart2, wysylanaWiadomosc,
				strlen((char*) wysylanaWiadomosc));
		free(wysylanaWiadomosc);
	}
}
 80041a4:	e05c      	b.n	8004260 <show+0xe4>
		List *current = head;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	627b      	str	r3, [r7, #36]	; 0x24
				list_size(head) * sizeof(uint8_t)
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 f866 	bl	800427c <list_size>
 80041b0:	4603      	mov	r3, r0
 80041b2:	461a      	mov	r2, r3
						* strlen("ID: %d\n\rNazwa: %s\n\rTyp regulacji: %s\n\r")
 80041b4:	2326      	movs	r3, #38	; 0x26
 80041b6:	fb03 f302 	mul.w	r3, r3, r2
		wysylanaWiadomosc = (uint8_t*) malloc(
 80041ba:	330d      	adds	r3, #13
 80041bc:	4618      	mov	r0, r3
 80041be:	f000 f8b9 	bl	8004334 <malloc>
 80041c2:	4603      	mov	r3, r0
 80041c4:	61fb      	str	r3, [r7, #28]
		uint8_t i = 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			if (i == 0) {
 80041cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d114      	bne.n	80041fe <show+0x82>
						current->data.ID, current->data.name,
 80041d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d6:	781b      	ldrb	r3, [r3, #0]
				sprintf((char*) wysylanaWiadomosc,
 80041d8:	4619      	mov	r1, r3
						current->data.ID, current->data.name,
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	1c5a      	adds	r2, r3, #1
						current->data.regType == 1 ? "PID" : "Dwustawna");
 80041de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e0:	f893 3020 	ldrb.w	r3, [r3, #32]
				sprintf((char*) wysylanaWiadomosc,
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <show+0x70>
 80041e8:	4b21      	ldr	r3, [pc, #132]	; (8004270 <show+0xf4>)
 80041ea:	e000      	b.n	80041ee <show+0x72>
 80041ec:	4b21      	ldr	r3, [pc, #132]	; (8004274 <show+0xf8>)
 80041ee:	9300      	str	r3, [sp, #0]
 80041f0:	4613      	mov	r3, r2
 80041f2:	460a      	mov	r2, r1
 80041f4:	4920      	ldr	r1, [pc, #128]	; (8004278 <show+0xfc>)
 80041f6:	69f8      	ldr	r0, [r7, #28]
 80041f8:	f000 fdcc 	bl	8004d94 <siprintf>
 80041fc:	e018      	b.n	8004230 <show+0xb4>
								+ strlen((char*) wysylanaWiadomosc),
 80041fe:	69f8      	ldr	r0, [r7, #28]
 8004200:	f7fb ffa6 	bl	8000150 <strlen>
 8004204:	4602      	mov	r2, r0
				sprintf(
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	1898      	adds	r0, r3, r2
						current->data.ID, current->data.name,
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	781b      	ldrb	r3, [r3, #0]
				sprintf(
 800420e:	4619      	mov	r1, r3
						current->data.ID, current->data.name,
 8004210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004212:	1c5a      	adds	r2, r3, #1
						current->data.regType == 1 ? "PID" : "Dwustawna");
 8004214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004216:	f893 3020 	ldrb.w	r3, [r3, #32]
				sprintf(
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <show+0xa6>
 800421e:	4b14      	ldr	r3, [pc, #80]	; (8004270 <show+0xf4>)
 8004220:	e000      	b.n	8004224 <show+0xa8>
 8004222:	4b14      	ldr	r3, [pc, #80]	; (8004274 <show+0xf8>)
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	4613      	mov	r3, r2
 8004228:	460a      	mov	r2, r1
 800422a:	4913      	ldr	r1, [pc, #76]	; (8004278 <show+0xfc>)
 800422c:	f000 fdb2 	bl	8004d94 <siprintf>
			current = current->next;
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004234:	627b      	str	r3, [r7, #36]	; 0x24
			i++;
 8004236:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800423a:	3301      	adds	r3, #1
 800423c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		} while (current != NULL);
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1c2      	bne.n	80041cc <show+0x50>
				strlen((char*) wysylanaWiadomosc));
 8004246:	69f8      	ldr	r0, [r7, #28]
 8004248:	f7fb ff82 	bl	8000150 <strlen>
 800424c:	4603      	mov	r3, r0
		HAL_UART_Transmit_DMA(&huart2, wysylanaWiadomosc,
 800424e:	b29b      	uxth	r3, r3
 8004250:	461a      	mov	r2, r3
 8004252:	69f9      	ldr	r1, [r7, #28]
 8004254:	4805      	ldr	r0, [pc, #20]	; (800426c <show+0xf0>)
 8004256:	f7fe ffd7 	bl	8003208 <HAL_UART_Transmit_DMA>
		free(wysylanaWiadomosc);
 800425a:	69f8      	ldr	r0, [r7, #28]
 800425c:	f000 f872 	bl	8004344 <free>
}
 8004260:	bf00      	nop
 8004262:	372c      	adds	r7, #44	; 0x2c
 8004264:	46bd      	mov	sp, r7
 8004266:	bd90      	pop	{r4, r7, pc}
 8004268:	08006600 	.word	0x08006600
 800426c:	200003cc 	.word	0x200003cc
 8004270:	080065c8 	.word	0x080065c8
 8004274:	080065cc 	.word	0x080065cc
 8004278:	080065d8 	.word	0x080065d8

0800427c <list_size>:
uint16_t list_size(List *head) {
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
	uint16_t counter = 0;
 8004284:	2300      	movs	r3, #0
 8004286:	81fb      	strh	r3, [r7, #14]
	if (head == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <list_size+0x16>
		return counter;
 800428e:	89fb      	ldrh	r3, [r7, #14]
 8004290:	e00b      	b.n	80042aa <list_size+0x2e>
	else {
		List *current = head;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	60bb      	str	r3, [r7, #8]
		do {
			counter++;
 8004296:	89fb      	ldrh	r3, [r7, #14]
 8004298:	3301      	adds	r3, #1
 800429a:	81fb      	strh	r3, [r7, #14]
			current = current->next;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	60bb      	str	r3, [r7, #8]
		} while (current != NULL);
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1f6      	bne.n	8004296 <list_size+0x1a>
	}
	return counter;
 80042a8:	89fb      	ldrh	r3, [r7, #14]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc80      	pop	{r7}
 80042b2:	4770      	bx	lr

080042b4 <atoi>:
 80042b4:	220a      	movs	r2, #10
 80042b6:	2100      	movs	r1, #0
 80042b8:	f000 be26 	b.w	8004f08 <strtol>

080042bc <__errno>:
 80042bc:	4b01      	ldr	r3, [pc, #4]	; (80042c4 <__errno+0x8>)
 80042be:	6818      	ldr	r0, [r3, #0]
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	2000000c 	.word	0x2000000c

080042c8 <__libc_init_array>:
 80042c8:	b570      	push	{r4, r5, r6, lr}
 80042ca:	2500      	movs	r5, #0
 80042cc:	4e0c      	ldr	r6, [pc, #48]	; (8004300 <__libc_init_array+0x38>)
 80042ce:	4c0d      	ldr	r4, [pc, #52]	; (8004304 <__libc_init_array+0x3c>)
 80042d0:	1ba4      	subs	r4, r4, r6
 80042d2:	10a4      	asrs	r4, r4, #2
 80042d4:	42a5      	cmp	r5, r4
 80042d6:	d109      	bne.n	80042ec <__libc_init_array+0x24>
 80042d8:	f002 f92c 	bl	8006534 <_init>
 80042dc:	2500      	movs	r5, #0
 80042de:	4e0a      	ldr	r6, [pc, #40]	; (8004308 <__libc_init_array+0x40>)
 80042e0:	4c0a      	ldr	r4, [pc, #40]	; (800430c <__libc_init_array+0x44>)
 80042e2:	1ba4      	subs	r4, r4, r6
 80042e4:	10a4      	asrs	r4, r4, #2
 80042e6:	42a5      	cmp	r5, r4
 80042e8:	d105      	bne.n	80042f6 <__libc_init_array+0x2e>
 80042ea:	bd70      	pop	{r4, r5, r6, pc}
 80042ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042f0:	4798      	blx	r3
 80042f2:	3501      	adds	r5, #1
 80042f4:	e7ee      	b.n	80042d4 <__libc_init_array+0xc>
 80042f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042fa:	4798      	blx	r3
 80042fc:	3501      	adds	r5, #1
 80042fe:	e7f2      	b.n	80042e6 <__libc_init_array+0x1e>
 8004300:	08006888 	.word	0x08006888
 8004304:	08006888 	.word	0x08006888
 8004308:	08006888 	.word	0x08006888
 800430c:	0800688c 	.word	0x0800688c

08004310 <__locale_ctype_ptr_l>:
 8004310:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004314:	4770      	bx	lr
	...

08004318 <__locale_ctype_ptr>:
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <__locale_ctype_ptr+0x14>)
 800431a:	4a05      	ldr	r2, [pc, #20]	; (8004330 <__locale_ctype_ptr+0x18>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	2b00      	cmp	r3, #0
 8004322:	bf08      	it	eq
 8004324:	4613      	moveq	r3, r2
 8004326:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800432a:	4770      	bx	lr
 800432c:	2000000c 	.word	0x2000000c
 8004330:	20000070 	.word	0x20000070

08004334 <malloc>:
 8004334:	4b02      	ldr	r3, [pc, #8]	; (8004340 <malloc+0xc>)
 8004336:	4601      	mov	r1, r0
 8004338:	6818      	ldr	r0, [r3, #0]
 800433a:	f000 b871 	b.w	8004420 <_malloc_r>
 800433e:	bf00      	nop
 8004340:	2000000c 	.word	0x2000000c

08004344 <free>:
 8004344:	4b02      	ldr	r3, [pc, #8]	; (8004350 <free+0xc>)
 8004346:	4601      	mov	r1, r0
 8004348:	6818      	ldr	r0, [r3, #0]
 800434a:	f000 b81d 	b.w	8004388 <_free_r>
 800434e:	bf00      	nop
 8004350:	2000000c 	.word	0x2000000c

08004354 <__ascii_mbtowc>:
 8004354:	b082      	sub	sp, #8
 8004356:	b901      	cbnz	r1, 800435a <__ascii_mbtowc+0x6>
 8004358:	a901      	add	r1, sp, #4
 800435a:	b142      	cbz	r2, 800436e <__ascii_mbtowc+0x1a>
 800435c:	b14b      	cbz	r3, 8004372 <__ascii_mbtowc+0x1e>
 800435e:	7813      	ldrb	r3, [r2, #0]
 8004360:	600b      	str	r3, [r1, #0]
 8004362:	7812      	ldrb	r2, [r2, #0]
 8004364:	1c10      	adds	r0, r2, #0
 8004366:	bf18      	it	ne
 8004368:	2001      	movne	r0, #1
 800436a:	b002      	add	sp, #8
 800436c:	4770      	bx	lr
 800436e:	4610      	mov	r0, r2
 8004370:	e7fb      	b.n	800436a <__ascii_mbtowc+0x16>
 8004372:	f06f 0001 	mvn.w	r0, #1
 8004376:	e7f8      	b.n	800436a <__ascii_mbtowc+0x16>

08004378 <memset>:
 8004378:	4603      	mov	r3, r0
 800437a:	4402      	add	r2, r0
 800437c:	4293      	cmp	r3, r2
 800437e:	d100      	bne.n	8004382 <memset+0xa>
 8004380:	4770      	bx	lr
 8004382:	f803 1b01 	strb.w	r1, [r3], #1
 8004386:	e7f9      	b.n	800437c <memset+0x4>

08004388 <_free_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4605      	mov	r5, r0
 800438c:	2900      	cmp	r1, #0
 800438e:	d043      	beq.n	8004418 <_free_r+0x90>
 8004390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004394:	1f0c      	subs	r4, r1, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	bfb8      	it	lt
 800439a:	18e4      	addlt	r4, r4, r3
 800439c:	f001 fc43 	bl	8005c26 <__malloc_lock>
 80043a0:	4a1e      	ldr	r2, [pc, #120]	; (800441c <_free_r+0x94>)
 80043a2:	6813      	ldr	r3, [r2, #0]
 80043a4:	4610      	mov	r0, r2
 80043a6:	b933      	cbnz	r3, 80043b6 <_free_r+0x2e>
 80043a8:	6063      	str	r3, [r4, #4]
 80043aa:	6014      	str	r4, [r2, #0]
 80043ac:	4628      	mov	r0, r5
 80043ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043b2:	f001 bc39 	b.w	8005c28 <__malloc_unlock>
 80043b6:	42a3      	cmp	r3, r4
 80043b8:	d90b      	bls.n	80043d2 <_free_r+0x4a>
 80043ba:	6821      	ldr	r1, [r4, #0]
 80043bc:	1862      	adds	r2, r4, r1
 80043be:	4293      	cmp	r3, r2
 80043c0:	bf01      	itttt	eq
 80043c2:	681a      	ldreq	r2, [r3, #0]
 80043c4:	685b      	ldreq	r3, [r3, #4]
 80043c6:	1852      	addeq	r2, r2, r1
 80043c8:	6022      	streq	r2, [r4, #0]
 80043ca:	6063      	str	r3, [r4, #4]
 80043cc:	6004      	str	r4, [r0, #0]
 80043ce:	e7ed      	b.n	80043ac <_free_r+0x24>
 80043d0:	4613      	mov	r3, r2
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	b10a      	cbz	r2, 80043da <_free_r+0x52>
 80043d6:	42a2      	cmp	r2, r4
 80043d8:	d9fa      	bls.n	80043d0 <_free_r+0x48>
 80043da:	6819      	ldr	r1, [r3, #0]
 80043dc:	1858      	adds	r0, r3, r1
 80043de:	42a0      	cmp	r0, r4
 80043e0:	d10b      	bne.n	80043fa <_free_r+0x72>
 80043e2:	6820      	ldr	r0, [r4, #0]
 80043e4:	4401      	add	r1, r0
 80043e6:	1858      	adds	r0, r3, r1
 80043e8:	4282      	cmp	r2, r0
 80043ea:	6019      	str	r1, [r3, #0]
 80043ec:	d1de      	bne.n	80043ac <_free_r+0x24>
 80043ee:	6810      	ldr	r0, [r2, #0]
 80043f0:	6852      	ldr	r2, [r2, #4]
 80043f2:	4401      	add	r1, r0
 80043f4:	6019      	str	r1, [r3, #0]
 80043f6:	605a      	str	r2, [r3, #4]
 80043f8:	e7d8      	b.n	80043ac <_free_r+0x24>
 80043fa:	d902      	bls.n	8004402 <_free_r+0x7a>
 80043fc:	230c      	movs	r3, #12
 80043fe:	602b      	str	r3, [r5, #0]
 8004400:	e7d4      	b.n	80043ac <_free_r+0x24>
 8004402:	6820      	ldr	r0, [r4, #0]
 8004404:	1821      	adds	r1, r4, r0
 8004406:	428a      	cmp	r2, r1
 8004408:	bf01      	itttt	eq
 800440a:	6811      	ldreq	r1, [r2, #0]
 800440c:	6852      	ldreq	r2, [r2, #4]
 800440e:	1809      	addeq	r1, r1, r0
 8004410:	6021      	streq	r1, [r4, #0]
 8004412:	6062      	str	r2, [r4, #4]
 8004414:	605c      	str	r4, [r3, #4]
 8004416:	e7c9      	b.n	80043ac <_free_r+0x24>
 8004418:	bd38      	pop	{r3, r4, r5, pc}
 800441a:	bf00      	nop
 800441c:	20000214 	.word	0x20000214

08004420 <_malloc_r>:
 8004420:	b570      	push	{r4, r5, r6, lr}
 8004422:	1ccd      	adds	r5, r1, #3
 8004424:	f025 0503 	bic.w	r5, r5, #3
 8004428:	3508      	adds	r5, #8
 800442a:	2d0c      	cmp	r5, #12
 800442c:	bf38      	it	cc
 800442e:	250c      	movcc	r5, #12
 8004430:	2d00      	cmp	r5, #0
 8004432:	4606      	mov	r6, r0
 8004434:	db01      	blt.n	800443a <_malloc_r+0x1a>
 8004436:	42a9      	cmp	r1, r5
 8004438:	d903      	bls.n	8004442 <_malloc_r+0x22>
 800443a:	230c      	movs	r3, #12
 800443c:	6033      	str	r3, [r6, #0]
 800443e:	2000      	movs	r0, #0
 8004440:	bd70      	pop	{r4, r5, r6, pc}
 8004442:	f001 fbf0 	bl	8005c26 <__malloc_lock>
 8004446:	4a21      	ldr	r2, [pc, #132]	; (80044cc <_malloc_r+0xac>)
 8004448:	6814      	ldr	r4, [r2, #0]
 800444a:	4621      	mov	r1, r4
 800444c:	b991      	cbnz	r1, 8004474 <_malloc_r+0x54>
 800444e:	4c20      	ldr	r4, [pc, #128]	; (80044d0 <_malloc_r+0xb0>)
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	b91b      	cbnz	r3, 800445c <_malloc_r+0x3c>
 8004454:	4630      	mov	r0, r6
 8004456:	f000 fc8d 	bl	8004d74 <_sbrk_r>
 800445a:	6020      	str	r0, [r4, #0]
 800445c:	4629      	mov	r1, r5
 800445e:	4630      	mov	r0, r6
 8004460:	f000 fc88 	bl	8004d74 <_sbrk_r>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	d124      	bne.n	80044b2 <_malloc_r+0x92>
 8004468:	230c      	movs	r3, #12
 800446a:	4630      	mov	r0, r6
 800446c:	6033      	str	r3, [r6, #0]
 800446e:	f001 fbdb 	bl	8005c28 <__malloc_unlock>
 8004472:	e7e4      	b.n	800443e <_malloc_r+0x1e>
 8004474:	680b      	ldr	r3, [r1, #0]
 8004476:	1b5b      	subs	r3, r3, r5
 8004478:	d418      	bmi.n	80044ac <_malloc_r+0x8c>
 800447a:	2b0b      	cmp	r3, #11
 800447c:	d90f      	bls.n	800449e <_malloc_r+0x7e>
 800447e:	600b      	str	r3, [r1, #0]
 8004480:	18cc      	adds	r4, r1, r3
 8004482:	50cd      	str	r5, [r1, r3]
 8004484:	4630      	mov	r0, r6
 8004486:	f001 fbcf 	bl	8005c28 <__malloc_unlock>
 800448a:	f104 000b 	add.w	r0, r4, #11
 800448e:	1d23      	adds	r3, r4, #4
 8004490:	f020 0007 	bic.w	r0, r0, #7
 8004494:	1ac3      	subs	r3, r0, r3
 8004496:	d0d3      	beq.n	8004440 <_malloc_r+0x20>
 8004498:	425a      	negs	r2, r3
 800449a:	50e2      	str	r2, [r4, r3]
 800449c:	e7d0      	b.n	8004440 <_malloc_r+0x20>
 800449e:	684b      	ldr	r3, [r1, #4]
 80044a0:	428c      	cmp	r4, r1
 80044a2:	bf16      	itet	ne
 80044a4:	6063      	strne	r3, [r4, #4]
 80044a6:	6013      	streq	r3, [r2, #0]
 80044a8:	460c      	movne	r4, r1
 80044aa:	e7eb      	b.n	8004484 <_malloc_r+0x64>
 80044ac:	460c      	mov	r4, r1
 80044ae:	6849      	ldr	r1, [r1, #4]
 80044b0:	e7cc      	b.n	800444c <_malloc_r+0x2c>
 80044b2:	1cc4      	adds	r4, r0, #3
 80044b4:	f024 0403 	bic.w	r4, r4, #3
 80044b8:	42a0      	cmp	r0, r4
 80044ba:	d005      	beq.n	80044c8 <_malloc_r+0xa8>
 80044bc:	1a21      	subs	r1, r4, r0
 80044be:	4630      	mov	r0, r6
 80044c0:	f000 fc58 	bl	8004d74 <_sbrk_r>
 80044c4:	3001      	adds	r0, #1
 80044c6:	d0cf      	beq.n	8004468 <_malloc_r+0x48>
 80044c8:	6025      	str	r5, [r4, #0]
 80044ca:	e7db      	b.n	8004484 <_malloc_r+0x64>
 80044cc:	20000214 	.word	0x20000214
 80044d0:	20000218 	.word	0x20000218

080044d4 <__cvt>:
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044da:	461e      	mov	r6, r3
 80044dc:	bfbb      	ittet	lt
 80044de:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80044e2:	461e      	movlt	r6, r3
 80044e4:	2300      	movge	r3, #0
 80044e6:	232d      	movlt	r3, #45	; 0x2d
 80044e8:	b088      	sub	sp, #32
 80044ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80044ec:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 80044f0:	f027 0720 	bic.w	r7, r7, #32
 80044f4:	2f46      	cmp	r7, #70	; 0x46
 80044f6:	4614      	mov	r4, r2
 80044f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80044fa:	700b      	strb	r3, [r1, #0]
 80044fc:	d004      	beq.n	8004508 <__cvt+0x34>
 80044fe:	2f45      	cmp	r7, #69	; 0x45
 8004500:	d100      	bne.n	8004504 <__cvt+0x30>
 8004502:	3501      	adds	r5, #1
 8004504:	2302      	movs	r3, #2
 8004506:	e000      	b.n	800450a <__cvt+0x36>
 8004508:	2303      	movs	r3, #3
 800450a:	aa07      	add	r2, sp, #28
 800450c:	9204      	str	r2, [sp, #16]
 800450e:	aa06      	add	r2, sp, #24
 8004510:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004514:	e9cd 3500 	strd	r3, r5, [sp]
 8004518:	4622      	mov	r2, r4
 800451a:	4633      	mov	r3, r6
 800451c:	f000 fda8 	bl	8005070 <_dtoa_r>
 8004520:	2f47      	cmp	r7, #71	; 0x47
 8004522:	4680      	mov	r8, r0
 8004524:	d102      	bne.n	800452c <__cvt+0x58>
 8004526:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004528:	07db      	lsls	r3, r3, #31
 800452a:	d526      	bpl.n	800457a <__cvt+0xa6>
 800452c:	2f46      	cmp	r7, #70	; 0x46
 800452e:	eb08 0905 	add.w	r9, r8, r5
 8004532:	d111      	bne.n	8004558 <__cvt+0x84>
 8004534:	f898 3000 	ldrb.w	r3, [r8]
 8004538:	2b30      	cmp	r3, #48	; 0x30
 800453a:	d10a      	bne.n	8004552 <__cvt+0x7e>
 800453c:	2200      	movs	r2, #0
 800453e:	2300      	movs	r3, #0
 8004540:	4620      	mov	r0, r4
 8004542:	4631      	mov	r1, r6
 8004544:	f7fc fa30 	bl	80009a8 <__aeabi_dcmpeq>
 8004548:	b918      	cbnz	r0, 8004552 <__cvt+0x7e>
 800454a:	f1c5 0501 	rsb	r5, r5, #1
 800454e:	f8ca 5000 	str.w	r5, [sl]
 8004552:	f8da 3000 	ldr.w	r3, [sl]
 8004556:	4499      	add	r9, r3
 8004558:	2200      	movs	r2, #0
 800455a:	2300      	movs	r3, #0
 800455c:	4620      	mov	r0, r4
 800455e:	4631      	mov	r1, r6
 8004560:	f7fc fa22 	bl	80009a8 <__aeabi_dcmpeq>
 8004564:	b938      	cbnz	r0, 8004576 <__cvt+0xa2>
 8004566:	2230      	movs	r2, #48	; 0x30
 8004568:	9b07      	ldr	r3, [sp, #28]
 800456a:	454b      	cmp	r3, r9
 800456c:	d205      	bcs.n	800457a <__cvt+0xa6>
 800456e:	1c59      	adds	r1, r3, #1
 8004570:	9107      	str	r1, [sp, #28]
 8004572:	701a      	strb	r2, [r3, #0]
 8004574:	e7f8      	b.n	8004568 <__cvt+0x94>
 8004576:	f8cd 901c 	str.w	r9, [sp, #28]
 800457a:	4640      	mov	r0, r8
 800457c:	9b07      	ldr	r3, [sp, #28]
 800457e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004580:	eba3 0308 	sub.w	r3, r3, r8
 8004584:	6013      	str	r3, [r2, #0]
 8004586:	b008      	add	sp, #32
 8004588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800458c <__exponent>:
 800458c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800458e:	2900      	cmp	r1, #0
 8004590:	bfb4      	ite	lt
 8004592:	232d      	movlt	r3, #45	; 0x2d
 8004594:	232b      	movge	r3, #43	; 0x2b
 8004596:	4604      	mov	r4, r0
 8004598:	bfb8      	it	lt
 800459a:	4249      	neglt	r1, r1
 800459c:	2909      	cmp	r1, #9
 800459e:	f804 2b02 	strb.w	r2, [r4], #2
 80045a2:	7043      	strb	r3, [r0, #1]
 80045a4:	dd21      	ble.n	80045ea <__exponent+0x5e>
 80045a6:	f10d 0307 	add.w	r3, sp, #7
 80045aa:	461f      	mov	r7, r3
 80045ac:	260a      	movs	r6, #10
 80045ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80045b2:	fb06 1115 	mls	r1, r6, r5, r1
 80045b6:	2d09      	cmp	r5, #9
 80045b8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80045bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80045c0:	f103 32ff 	add.w	r2, r3, #4294967295
 80045c4:	4629      	mov	r1, r5
 80045c6:	dc09      	bgt.n	80045dc <__exponent+0x50>
 80045c8:	3130      	adds	r1, #48	; 0x30
 80045ca:	3b02      	subs	r3, #2
 80045cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80045d0:	42bb      	cmp	r3, r7
 80045d2:	4622      	mov	r2, r4
 80045d4:	d304      	bcc.n	80045e0 <__exponent+0x54>
 80045d6:	1a10      	subs	r0, r2, r0
 80045d8:	b003      	add	sp, #12
 80045da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045dc:	4613      	mov	r3, r2
 80045de:	e7e6      	b.n	80045ae <__exponent+0x22>
 80045e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045e4:	f804 2b01 	strb.w	r2, [r4], #1
 80045e8:	e7f2      	b.n	80045d0 <__exponent+0x44>
 80045ea:	2330      	movs	r3, #48	; 0x30
 80045ec:	4419      	add	r1, r3
 80045ee:	7083      	strb	r3, [r0, #2]
 80045f0:	1d02      	adds	r2, r0, #4
 80045f2:	70c1      	strb	r1, [r0, #3]
 80045f4:	e7ef      	b.n	80045d6 <__exponent+0x4a>
	...

080045f8 <_printf_float>:
 80045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045fc:	b091      	sub	sp, #68	; 0x44
 80045fe:	460c      	mov	r4, r1
 8004600:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004602:	4693      	mov	fp, r2
 8004604:	461e      	mov	r6, r3
 8004606:	4605      	mov	r5, r0
 8004608:	f001 fae6 	bl	8005bd8 <_localeconv_r>
 800460c:	6803      	ldr	r3, [r0, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	9309      	str	r3, [sp, #36]	; 0x24
 8004612:	f7fb fd9d 	bl	8000150 <strlen>
 8004616:	2300      	movs	r3, #0
 8004618:	930e      	str	r3, [sp, #56]	; 0x38
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	900a      	str	r0, [sp, #40]	; 0x28
 800461e:	3307      	adds	r3, #7
 8004620:	f023 0307 	bic.w	r3, r3, #7
 8004624:	f103 0208 	add.w	r2, r3, #8
 8004628:	f894 8018 	ldrb.w	r8, [r4, #24]
 800462c:	f8d4 a000 	ldr.w	sl, [r4]
 8004630:	603a      	str	r2, [r7, #0]
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800463a:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800463e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004642:	930b      	str	r3, [sp, #44]	; 0x2c
 8004644:	f04f 32ff 	mov.w	r2, #4294967295
 8004648:	4ba6      	ldr	r3, [pc, #664]	; (80048e4 <_printf_float+0x2ec>)
 800464a:	4638      	mov	r0, r7
 800464c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800464e:	f7fc f9dd 	bl	8000a0c <__aeabi_dcmpun>
 8004652:	bb68      	cbnz	r0, 80046b0 <_printf_float+0xb8>
 8004654:	f04f 32ff 	mov.w	r2, #4294967295
 8004658:	4ba2      	ldr	r3, [pc, #648]	; (80048e4 <_printf_float+0x2ec>)
 800465a:	4638      	mov	r0, r7
 800465c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800465e:	f7fc f9b7 	bl	80009d0 <__aeabi_dcmple>
 8004662:	bb28      	cbnz	r0, 80046b0 <_printf_float+0xb8>
 8004664:	2200      	movs	r2, #0
 8004666:	2300      	movs	r3, #0
 8004668:	4638      	mov	r0, r7
 800466a:	4649      	mov	r1, r9
 800466c:	f7fc f9a6 	bl	80009bc <__aeabi_dcmplt>
 8004670:	b110      	cbz	r0, 8004678 <_printf_float+0x80>
 8004672:	232d      	movs	r3, #45	; 0x2d
 8004674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004678:	4f9b      	ldr	r7, [pc, #620]	; (80048e8 <_printf_float+0x2f0>)
 800467a:	4b9c      	ldr	r3, [pc, #624]	; (80048ec <_printf_float+0x2f4>)
 800467c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004680:	bf98      	it	ls
 8004682:	461f      	movls	r7, r3
 8004684:	2303      	movs	r3, #3
 8004686:	f04f 0900 	mov.w	r9, #0
 800468a:	6123      	str	r3, [r4, #16]
 800468c:	f02a 0304 	bic.w	r3, sl, #4
 8004690:	6023      	str	r3, [r4, #0]
 8004692:	9600      	str	r6, [sp, #0]
 8004694:	465b      	mov	r3, fp
 8004696:	aa0f      	add	r2, sp, #60	; 0x3c
 8004698:	4621      	mov	r1, r4
 800469a:	4628      	mov	r0, r5
 800469c:	f000 f9e2 	bl	8004a64 <_printf_common>
 80046a0:	3001      	adds	r0, #1
 80046a2:	f040 8090 	bne.w	80047c6 <_printf_float+0x1ce>
 80046a6:	f04f 30ff 	mov.w	r0, #4294967295
 80046aa:	b011      	add	sp, #68	; 0x44
 80046ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046b0:	463a      	mov	r2, r7
 80046b2:	464b      	mov	r3, r9
 80046b4:	4638      	mov	r0, r7
 80046b6:	4649      	mov	r1, r9
 80046b8:	f7fc f9a8 	bl	8000a0c <__aeabi_dcmpun>
 80046bc:	b110      	cbz	r0, 80046c4 <_printf_float+0xcc>
 80046be:	4f8c      	ldr	r7, [pc, #560]	; (80048f0 <_printf_float+0x2f8>)
 80046c0:	4b8c      	ldr	r3, [pc, #560]	; (80048f4 <_printf_float+0x2fc>)
 80046c2:	e7db      	b.n	800467c <_printf_float+0x84>
 80046c4:	6863      	ldr	r3, [r4, #4]
 80046c6:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80046ca:	1c59      	adds	r1, r3, #1
 80046cc:	a80d      	add	r0, sp, #52	; 0x34
 80046ce:	a90e      	add	r1, sp, #56	; 0x38
 80046d0:	d140      	bne.n	8004754 <_printf_float+0x15c>
 80046d2:	2306      	movs	r3, #6
 80046d4:	6063      	str	r3, [r4, #4]
 80046d6:	f04f 0c00 	mov.w	ip, #0
 80046da:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 80046de:	e9cd 2301 	strd	r2, r3, [sp, #4]
 80046e2:	6863      	ldr	r3, [r4, #4]
 80046e4:	6022      	str	r2, [r4, #0]
 80046e6:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	463a      	mov	r2, r7
 80046ee:	464b      	mov	r3, r9
 80046f0:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80046f4:	4628      	mov	r0, r5
 80046f6:	f7ff feed 	bl	80044d4 <__cvt>
 80046fa:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 80046fe:	2b47      	cmp	r3, #71	; 0x47
 8004700:	4607      	mov	r7, r0
 8004702:	d109      	bne.n	8004718 <_printf_float+0x120>
 8004704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004706:	1cd8      	adds	r0, r3, #3
 8004708:	db02      	blt.n	8004710 <_printf_float+0x118>
 800470a:	6862      	ldr	r2, [r4, #4]
 800470c:	4293      	cmp	r3, r2
 800470e:	dd47      	ble.n	80047a0 <_printf_float+0x1a8>
 8004710:	f1a8 0802 	sub.w	r8, r8, #2
 8004714:	fa5f f888 	uxtb.w	r8, r8
 8004718:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800471c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800471e:	d824      	bhi.n	800476a <_printf_float+0x172>
 8004720:	3901      	subs	r1, #1
 8004722:	4642      	mov	r2, r8
 8004724:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004728:	910d      	str	r1, [sp, #52]	; 0x34
 800472a:	f7ff ff2f 	bl	800458c <__exponent>
 800472e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004730:	4681      	mov	r9, r0
 8004732:	1813      	adds	r3, r2, r0
 8004734:	2a01      	cmp	r2, #1
 8004736:	6123      	str	r3, [r4, #16]
 8004738:	dc02      	bgt.n	8004740 <_printf_float+0x148>
 800473a:	6822      	ldr	r2, [r4, #0]
 800473c:	07d1      	lsls	r1, r2, #31
 800473e:	d501      	bpl.n	8004744 <_printf_float+0x14c>
 8004740:	3301      	adds	r3, #1
 8004742:	6123      	str	r3, [r4, #16]
 8004744:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004748:	2b00      	cmp	r3, #0
 800474a:	d0a2      	beq.n	8004692 <_printf_float+0x9a>
 800474c:	232d      	movs	r3, #45	; 0x2d
 800474e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004752:	e79e      	b.n	8004692 <_printf_float+0x9a>
 8004754:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8004758:	f000 816e 	beq.w	8004a38 <_printf_float+0x440>
 800475c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004760:	d1b9      	bne.n	80046d6 <_printf_float+0xde>
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1b7      	bne.n	80046d6 <_printf_float+0xde>
 8004766:	2301      	movs	r3, #1
 8004768:	e7b4      	b.n	80046d4 <_printf_float+0xdc>
 800476a:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800476e:	d119      	bne.n	80047a4 <_printf_float+0x1ac>
 8004770:	2900      	cmp	r1, #0
 8004772:	6863      	ldr	r3, [r4, #4]
 8004774:	dd0c      	ble.n	8004790 <_printf_float+0x198>
 8004776:	6121      	str	r1, [r4, #16]
 8004778:	b913      	cbnz	r3, 8004780 <_printf_float+0x188>
 800477a:	6822      	ldr	r2, [r4, #0]
 800477c:	07d2      	lsls	r2, r2, #31
 800477e:	d502      	bpl.n	8004786 <_printf_float+0x18e>
 8004780:	3301      	adds	r3, #1
 8004782:	440b      	add	r3, r1
 8004784:	6123      	str	r3, [r4, #16]
 8004786:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004788:	f04f 0900 	mov.w	r9, #0
 800478c:	65a3      	str	r3, [r4, #88]	; 0x58
 800478e:	e7d9      	b.n	8004744 <_printf_float+0x14c>
 8004790:	b913      	cbnz	r3, 8004798 <_printf_float+0x1a0>
 8004792:	6822      	ldr	r2, [r4, #0]
 8004794:	07d0      	lsls	r0, r2, #31
 8004796:	d501      	bpl.n	800479c <_printf_float+0x1a4>
 8004798:	3302      	adds	r3, #2
 800479a:	e7f3      	b.n	8004784 <_printf_float+0x18c>
 800479c:	2301      	movs	r3, #1
 800479e:	e7f1      	b.n	8004784 <_printf_float+0x18c>
 80047a0:	f04f 0867 	mov.w	r8, #103	; 0x67
 80047a4:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80047a8:	4293      	cmp	r3, r2
 80047aa:	db05      	blt.n	80047b8 <_printf_float+0x1c0>
 80047ac:	6822      	ldr	r2, [r4, #0]
 80047ae:	6123      	str	r3, [r4, #16]
 80047b0:	07d1      	lsls	r1, r2, #31
 80047b2:	d5e8      	bpl.n	8004786 <_printf_float+0x18e>
 80047b4:	3301      	adds	r3, #1
 80047b6:	e7e5      	b.n	8004784 <_printf_float+0x18c>
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	bfcc      	ite	gt
 80047bc:	2301      	movgt	r3, #1
 80047be:	f1c3 0302 	rsble	r3, r3, #2
 80047c2:	4413      	add	r3, r2
 80047c4:	e7de      	b.n	8004784 <_printf_float+0x18c>
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	055a      	lsls	r2, r3, #21
 80047ca:	d407      	bmi.n	80047dc <_printf_float+0x1e4>
 80047cc:	6923      	ldr	r3, [r4, #16]
 80047ce:	463a      	mov	r2, r7
 80047d0:	4659      	mov	r1, fp
 80047d2:	4628      	mov	r0, r5
 80047d4:	47b0      	blx	r6
 80047d6:	3001      	adds	r0, #1
 80047d8:	d129      	bne.n	800482e <_printf_float+0x236>
 80047da:	e764      	b.n	80046a6 <_printf_float+0xae>
 80047dc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80047e0:	f240 80d7 	bls.w	8004992 <_printf_float+0x39a>
 80047e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80047e8:	2200      	movs	r2, #0
 80047ea:	2300      	movs	r3, #0
 80047ec:	f7fc f8dc 	bl	80009a8 <__aeabi_dcmpeq>
 80047f0:	b388      	cbz	r0, 8004856 <_printf_float+0x25e>
 80047f2:	2301      	movs	r3, #1
 80047f4:	4a40      	ldr	r2, [pc, #256]	; (80048f8 <_printf_float+0x300>)
 80047f6:	4659      	mov	r1, fp
 80047f8:	4628      	mov	r0, r5
 80047fa:	47b0      	blx	r6
 80047fc:	3001      	adds	r0, #1
 80047fe:	f43f af52 	beq.w	80046a6 <_printf_float+0xae>
 8004802:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004806:	429a      	cmp	r2, r3
 8004808:	db02      	blt.n	8004810 <_printf_float+0x218>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	07d8      	lsls	r0, r3, #31
 800480e:	d50e      	bpl.n	800482e <_printf_float+0x236>
 8004810:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004814:	4659      	mov	r1, fp
 8004816:	4628      	mov	r0, r5
 8004818:	47b0      	blx	r6
 800481a:	3001      	adds	r0, #1
 800481c:	f43f af43 	beq.w	80046a6 <_printf_float+0xae>
 8004820:	2700      	movs	r7, #0
 8004822:	f104 081a 	add.w	r8, r4, #26
 8004826:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004828:	3b01      	subs	r3, #1
 800482a:	42bb      	cmp	r3, r7
 800482c:	dc09      	bgt.n	8004842 <_printf_float+0x24a>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	079f      	lsls	r7, r3, #30
 8004832:	f100 80fd 	bmi.w	8004a30 <_printf_float+0x438>
 8004836:	68e0      	ldr	r0, [r4, #12]
 8004838:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800483a:	4298      	cmp	r0, r3
 800483c:	bfb8      	it	lt
 800483e:	4618      	movlt	r0, r3
 8004840:	e733      	b.n	80046aa <_printf_float+0xb2>
 8004842:	2301      	movs	r3, #1
 8004844:	4642      	mov	r2, r8
 8004846:	4659      	mov	r1, fp
 8004848:	4628      	mov	r0, r5
 800484a:	47b0      	blx	r6
 800484c:	3001      	adds	r0, #1
 800484e:	f43f af2a 	beq.w	80046a6 <_printf_float+0xae>
 8004852:	3701      	adds	r7, #1
 8004854:	e7e7      	b.n	8004826 <_printf_float+0x22e>
 8004856:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004858:	2b00      	cmp	r3, #0
 800485a:	dc2b      	bgt.n	80048b4 <_printf_float+0x2bc>
 800485c:	2301      	movs	r3, #1
 800485e:	4a26      	ldr	r2, [pc, #152]	; (80048f8 <_printf_float+0x300>)
 8004860:	4659      	mov	r1, fp
 8004862:	4628      	mov	r0, r5
 8004864:	47b0      	blx	r6
 8004866:	3001      	adds	r0, #1
 8004868:	f43f af1d 	beq.w	80046a6 <_printf_float+0xae>
 800486c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800486e:	b923      	cbnz	r3, 800487a <_printf_float+0x282>
 8004870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004872:	b913      	cbnz	r3, 800487a <_printf_float+0x282>
 8004874:	6823      	ldr	r3, [r4, #0]
 8004876:	07d9      	lsls	r1, r3, #31
 8004878:	d5d9      	bpl.n	800482e <_printf_float+0x236>
 800487a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800487e:	4659      	mov	r1, fp
 8004880:	4628      	mov	r0, r5
 8004882:	47b0      	blx	r6
 8004884:	3001      	adds	r0, #1
 8004886:	f43f af0e 	beq.w	80046a6 <_printf_float+0xae>
 800488a:	f04f 0800 	mov.w	r8, #0
 800488e:	f104 091a 	add.w	r9, r4, #26
 8004892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004894:	425b      	negs	r3, r3
 8004896:	4543      	cmp	r3, r8
 8004898:	dc01      	bgt.n	800489e <_printf_float+0x2a6>
 800489a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800489c:	e797      	b.n	80047ce <_printf_float+0x1d6>
 800489e:	2301      	movs	r3, #1
 80048a0:	464a      	mov	r2, r9
 80048a2:	4659      	mov	r1, fp
 80048a4:	4628      	mov	r0, r5
 80048a6:	47b0      	blx	r6
 80048a8:	3001      	adds	r0, #1
 80048aa:	f43f aefc 	beq.w	80046a6 <_printf_float+0xae>
 80048ae:	f108 0801 	add.w	r8, r8, #1
 80048b2:	e7ee      	b.n	8004892 <_printf_float+0x29a>
 80048b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80048b8:	429a      	cmp	r2, r3
 80048ba:	bfa8      	it	ge
 80048bc:	461a      	movge	r2, r3
 80048be:	2a00      	cmp	r2, #0
 80048c0:	4690      	mov	r8, r2
 80048c2:	dd07      	ble.n	80048d4 <_printf_float+0x2dc>
 80048c4:	4613      	mov	r3, r2
 80048c6:	4659      	mov	r1, fp
 80048c8:	463a      	mov	r2, r7
 80048ca:	4628      	mov	r0, r5
 80048cc:	47b0      	blx	r6
 80048ce:	3001      	adds	r0, #1
 80048d0:	f43f aee9 	beq.w	80046a6 <_printf_float+0xae>
 80048d4:	f104 031a 	add.w	r3, r4, #26
 80048d8:	f04f 0a00 	mov.w	sl, #0
 80048dc:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80048e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80048e2:	e015      	b.n	8004910 <_printf_float+0x318>
 80048e4:	7fefffff 	.word	0x7fefffff
 80048e8:	08006636 	.word	0x08006636
 80048ec:	08006632 	.word	0x08006632
 80048f0:	0800663e 	.word	0x0800663e
 80048f4:	0800663a 	.word	0x0800663a
 80048f8:	08006642 	.word	0x08006642
 80048fc:	2301      	movs	r3, #1
 80048fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004900:	4659      	mov	r1, fp
 8004902:	4628      	mov	r0, r5
 8004904:	47b0      	blx	r6
 8004906:	3001      	adds	r0, #1
 8004908:	f43f aecd 	beq.w	80046a6 <_printf_float+0xae>
 800490c:	f10a 0a01 	add.w	sl, sl, #1
 8004910:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004914:	eba9 0308 	sub.w	r3, r9, r8
 8004918:	4553      	cmp	r3, sl
 800491a:	dcef      	bgt.n	80048fc <_printf_float+0x304>
 800491c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004920:	429a      	cmp	r2, r3
 8004922:	444f      	add	r7, r9
 8004924:	db14      	blt.n	8004950 <_printf_float+0x358>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	07da      	lsls	r2, r3, #31
 800492a:	d411      	bmi.n	8004950 <_printf_float+0x358>
 800492c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800492e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004930:	eba3 0209 	sub.w	r2, r3, r9
 8004934:	eba3 0901 	sub.w	r9, r3, r1
 8004938:	4591      	cmp	r9, r2
 800493a:	bfa8      	it	ge
 800493c:	4691      	movge	r9, r2
 800493e:	f1b9 0f00 	cmp.w	r9, #0
 8004942:	dc0d      	bgt.n	8004960 <_printf_float+0x368>
 8004944:	2700      	movs	r7, #0
 8004946:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800494a:	f104 081a 	add.w	r8, r4, #26
 800494e:	e018      	b.n	8004982 <_printf_float+0x38a>
 8004950:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004954:	4659      	mov	r1, fp
 8004956:	4628      	mov	r0, r5
 8004958:	47b0      	blx	r6
 800495a:	3001      	adds	r0, #1
 800495c:	d1e6      	bne.n	800492c <_printf_float+0x334>
 800495e:	e6a2      	b.n	80046a6 <_printf_float+0xae>
 8004960:	464b      	mov	r3, r9
 8004962:	463a      	mov	r2, r7
 8004964:	4659      	mov	r1, fp
 8004966:	4628      	mov	r0, r5
 8004968:	47b0      	blx	r6
 800496a:	3001      	adds	r0, #1
 800496c:	d1ea      	bne.n	8004944 <_printf_float+0x34c>
 800496e:	e69a      	b.n	80046a6 <_printf_float+0xae>
 8004970:	2301      	movs	r3, #1
 8004972:	4642      	mov	r2, r8
 8004974:	4659      	mov	r1, fp
 8004976:	4628      	mov	r0, r5
 8004978:	47b0      	blx	r6
 800497a:	3001      	adds	r0, #1
 800497c:	f43f ae93 	beq.w	80046a6 <_printf_float+0xae>
 8004980:	3701      	adds	r7, #1
 8004982:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004986:	1a9b      	subs	r3, r3, r2
 8004988:	eba3 0309 	sub.w	r3, r3, r9
 800498c:	42bb      	cmp	r3, r7
 800498e:	dcef      	bgt.n	8004970 <_printf_float+0x378>
 8004990:	e74d      	b.n	800482e <_printf_float+0x236>
 8004992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004994:	2a01      	cmp	r2, #1
 8004996:	dc01      	bgt.n	800499c <_printf_float+0x3a4>
 8004998:	07db      	lsls	r3, r3, #31
 800499a:	d538      	bpl.n	8004a0e <_printf_float+0x416>
 800499c:	2301      	movs	r3, #1
 800499e:	463a      	mov	r2, r7
 80049a0:	4659      	mov	r1, fp
 80049a2:	4628      	mov	r0, r5
 80049a4:	47b0      	blx	r6
 80049a6:	3001      	adds	r0, #1
 80049a8:	f43f ae7d 	beq.w	80046a6 <_printf_float+0xae>
 80049ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049b0:	4659      	mov	r1, fp
 80049b2:	4628      	mov	r0, r5
 80049b4:	47b0      	blx	r6
 80049b6:	3001      	adds	r0, #1
 80049b8:	f107 0701 	add.w	r7, r7, #1
 80049bc:	f43f ae73 	beq.w	80046a6 <_printf_float+0xae>
 80049c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049c6:	2200      	movs	r2, #0
 80049c8:	f103 38ff 	add.w	r8, r3, #4294967295
 80049cc:	2300      	movs	r3, #0
 80049ce:	f7fb ffeb 	bl	80009a8 <__aeabi_dcmpeq>
 80049d2:	b9c0      	cbnz	r0, 8004a06 <_printf_float+0x40e>
 80049d4:	4643      	mov	r3, r8
 80049d6:	463a      	mov	r2, r7
 80049d8:	4659      	mov	r1, fp
 80049da:	4628      	mov	r0, r5
 80049dc:	47b0      	blx	r6
 80049de:	3001      	adds	r0, #1
 80049e0:	d10d      	bne.n	80049fe <_printf_float+0x406>
 80049e2:	e660      	b.n	80046a6 <_printf_float+0xae>
 80049e4:	2301      	movs	r3, #1
 80049e6:	4642      	mov	r2, r8
 80049e8:	4659      	mov	r1, fp
 80049ea:	4628      	mov	r0, r5
 80049ec:	47b0      	blx	r6
 80049ee:	3001      	adds	r0, #1
 80049f0:	f43f ae59 	beq.w	80046a6 <_printf_float+0xae>
 80049f4:	3701      	adds	r7, #1
 80049f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049f8:	3b01      	subs	r3, #1
 80049fa:	42bb      	cmp	r3, r7
 80049fc:	dcf2      	bgt.n	80049e4 <_printf_float+0x3ec>
 80049fe:	464b      	mov	r3, r9
 8004a00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004a04:	e6e4      	b.n	80047d0 <_printf_float+0x1d8>
 8004a06:	2700      	movs	r7, #0
 8004a08:	f104 081a 	add.w	r8, r4, #26
 8004a0c:	e7f3      	b.n	80049f6 <_printf_float+0x3fe>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e7e1      	b.n	80049d6 <_printf_float+0x3de>
 8004a12:	2301      	movs	r3, #1
 8004a14:	4642      	mov	r2, r8
 8004a16:	4659      	mov	r1, fp
 8004a18:	4628      	mov	r0, r5
 8004a1a:	47b0      	blx	r6
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	f43f ae42 	beq.w	80046a6 <_printf_float+0xae>
 8004a22:	3701      	adds	r7, #1
 8004a24:	68e3      	ldr	r3, [r4, #12]
 8004a26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	42bb      	cmp	r3, r7
 8004a2c:	dcf1      	bgt.n	8004a12 <_printf_float+0x41a>
 8004a2e:	e702      	b.n	8004836 <_printf_float+0x23e>
 8004a30:	2700      	movs	r7, #0
 8004a32:	f104 0819 	add.w	r8, r4, #25
 8004a36:	e7f5      	b.n	8004a24 <_printf_float+0x42c>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f43f ae94 	beq.w	8004766 <_printf_float+0x16e>
 8004a3e:	f04f 0c00 	mov.w	ip, #0
 8004a42:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004a46:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004a4a:	6022      	str	r2, [r4, #0]
 8004a4c:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004a50:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	463a      	mov	r2, r7
 8004a58:	464b      	mov	r3, r9
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	f7ff fd3a 	bl	80044d4 <__cvt>
 8004a60:	4607      	mov	r7, r0
 8004a62:	e64f      	b.n	8004704 <_printf_float+0x10c>

08004a64 <_printf_common>:
 8004a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a68:	4691      	mov	r9, r2
 8004a6a:	461f      	mov	r7, r3
 8004a6c:	688a      	ldr	r2, [r1, #8]
 8004a6e:	690b      	ldr	r3, [r1, #16]
 8004a70:	4606      	mov	r6, r0
 8004a72:	4293      	cmp	r3, r2
 8004a74:	bfb8      	it	lt
 8004a76:	4613      	movlt	r3, r2
 8004a78:	f8c9 3000 	str.w	r3, [r9]
 8004a7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a80:	460c      	mov	r4, r1
 8004a82:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a86:	b112      	cbz	r2, 8004a8e <_printf_common+0x2a>
 8004a88:	3301      	adds	r3, #1
 8004a8a:	f8c9 3000 	str.w	r3, [r9]
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	0699      	lsls	r1, r3, #26
 8004a92:	bf42      	ittt	mi
 8004a94:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004a98:	3302      	addmi	r3, #2
 8004a9a:	f8c9 3000 	strmi.w	r3, [r9]
 8004a9e:	6825      	ldr	r5, [r4, #0]
 8004aa0:	f015 0506 	ands.w	r5, r5, #6
 8004aa4:	d107      	bne.n	8004ab6 <_printf_common+0x52>
 8004aa6:	f104 0a19 	add.w	sl, r4, #25
 8004aaa:	68e3      	ldr	r3, [r4, #12]
 8004aac:	f8d9 2000 	ldr.w	r2, [r9]
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	42ab      	cmp	r3, r5
 8004ab4:	dc29      	bgt.n	8004b0a <_printf_common+0xa6>
 8004ab6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004aba:	6822      	ldr	r2, [r4, #0]
 8004abc:	3300      	adds	r3, #0
 8004abe:	bf18      	it	ne
 8004ac0:	2301      	movne	r3, #1
 8004ac2:	0692      	lsls	r2, r2, #26
 8004ac4:	d42e      	bmi.n	8004b24 <_printf_common+0xc0>
 8004ac6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004aca:	4639      	mov	r1, r7
 8004acc:	4630      	mov	r0, r6
 8004ace:	47c0      	blx	r8
 8004ad0:	3001      	adds	r0, #1
 8004ad2:	d021      	beq.n	8004b18 <_printf_common+0xb4>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	68e5      	ldr	r5, [r4, #12]
 8004ad8:	f003 0306 	and.w	r3, r3, #6
 8004adc:	2b04      	cmp	r3, #4
 8004ade:	bf18      	it	ne
 8004ae0:	2500      	movne	r5, #0
 8004ae2:	f8d9 2000 	ldr.w	r2, [r9]
 8004ae6:	f04f 0900 	mov.w	r9, #0
 8004aea:	bf08      	it	eq
 8004aec:	1aad      	subeq	r5, r5, r2
 8004aee:	68a3      	ldr	r3, [r4, #8]
 8004af0:	6922      	ldr	r2, [r4, #16]
 8004af2:	bf08      	it	eq
 8004af4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004af8:	4293      	cmp	r3, r2
 8004afa:	bfc4      	itt	gt
 8004afc:	1a9b      	subgt	r3, r3, r2
 8004afe:	18ed      	addgt	r5, r5, r3
 8004b00:	341a      	adds	r4, #26
 8004b02:	454d      	cmp	r5, r9
 8004b04:	d11a      	bne.n	8004b3c <_printf_common+0xd8>
 8004b06:	2000      	movs	r0, #0
 8004b08:	e008      	b.n	8004b1c <_printf_common+0xb8>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	4652      	mov	r2, sl
 8004b0e:	4639      	mov	r1, r7
 8004b10:	4630      	mov	r0, r6
 8004b12:	47c0      	blx	r8
 8004b14:	3001      	adds	r0, #1
 8004b16:	d103      	bne.n	8004b20 <_printf_common+0xbc>
 8004b18:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b20:	3501      	adds	r5, #1
 8004b22:	e7c2      	b.n	8004aaa <_printf_common+0x46>
 8004b24:	2030      	movs	r0, #48	; 0x30
 8004b26:	18e1      	adds	r1, r4, r3
 8004b28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b2c:	1c5a      	adds	r2, r3, #1
 8004b2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b32:	4422      	add	r2, r4
 8004b34:	3302      	adds	r3, #2
 8004b36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b3a:	e7c4      	b.n	8004ac6 <_printf_common+0x62>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	4622      	mov	r2, r4
 8004b40:	4639      	mov	r1, r7
 8004b42:	4630      	mov	r0, r6
 8004b44:	47c0      	blx	r8
 8004b46:	3001      	adds	r0, #1
 8004b48:	d0e6      	beq.n	8004b18 <_printf_common+0xb4>
 8004b4a:	f109 0901 	add.w	r9, r9, #1
 8004b4e:	e7d8      	b.n	8004b02 <_printf_common+0x9e>

08004b50 <_printf_i>:
 8004b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b54:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004b58:	460c      	mov	r4, r1
 8004b5a:	7e09      	ldrb	r1, [r1, #24]
 8004b5c:	b085      	sub	sp, #20
 8004b5e:	296e      	cmp	r1, #110	; 0x6e
 8004b60:	4617      	mov	r7, r2
 8004b62:	4606      	mov	r6, r0
 8004b64:	4698      	mov	r8, r3
 8004b66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004b68:	f000 80b3 	beq.w	8004cd2 <_printf_i+0x182>
 8004b6c:	d822      	bhi.n	8004bb4 <_printf_i+0x64>
 8004b6e:	2963      	cmp	r1, #99	; 0x63
 8004b70:	d036      	beq.n	8004be0 <_printf_i+0x90>
 8004b72:	d80a      	bhi.n	8004b8a <_printf_i+0x3a>
 8004b74:	2900      	cmp	r1, #0
 8004b76:	f000 80b9 	beq.w	8004cec <_printf_i+0x19c>
 8004b7a:	2958      	cmp	r1, #88	; 0x58
 8004b7c:	f000 8083 	beq.w	8004c86 <_printf_i+0x136>
 8004b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b84:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004b88:	e032      	b.n	8004bf0 <_printf_i+0xa0>
 8004b8a:	2964      	cmp	r1, #100	; 0x64
 8004b8c:	d001      	beq.n	8004b92 <_printf_i+0x42>
 8004b8e:	2969      	cmp	r1, #105	; 0x69
 8004b90:	d1f6      	bne.n	8004b80 <_printf_i+0x30>
 8004b92:	6820      	ldr	r0, [r4, #0]
 8004b94:	6813      	ldr	r3, [r2, #0]
 8004b96:	0605      	lsls	r5, r0, #24
 8004b98:	f103 0104 	add.w	r1, r3, #4
 8004b9c:	d52a      	bpl.n	8004bf4 <_printf_i+0xa4>
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6011      	str	r1, [r2, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	da03      	bge.n	8004bae <_printf_i+0x5e>
 8004ba6:	222d      	movs	r2, #45	; 0x2d
 8004ba8:	425b      	negs	r3, r3
 8004baa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004bae:	486f      	ldr	r0, [pc, #444]	; (8004d6c <_printf_i+0x21c>)
 8004bb0:	220a      	movs	r2, #10
 8004bb2:	e039      	b.n	8004c28 <_printf_i+0xd8>
 8004bb4:	2973      	cmp	r1, #115	; 0x73
 8004bb6:	f000 809d 	beq.w	8004cf4 <_printf_i+0x1a4>
 8004bba:	d808      	bhi.n	8004bce <_printf_i+0x7e>
 8004bbc:	296f      	cmp	r1, #111	; 0x6f
 8004bbe:	d020      	beq.n	8004c02 <_printf_i+0xb2>
 8004bc0:	2970      	cmp	r1, #112	; 0x70
 8004bc2:	d1dd      	bne.n	8004b80 <_printf_i+0x30>
 8004bc4:	6823      	ldr	r3, [r4, #0]
 8004bc6:	f043 0320 	orr.w	r3, r3, #32
 8004bca:	6023      	str	r3, [r4, #0]
 8004bcc:	e003      	b.n	8004bd6 <_printf_i+0x86>
 8004bce:	2975      	cmp	r1, #117	; 0x75
 8004bd0:	d017      	beq.n	8004c02 <_printf_i+0xb2>
 8004bd2:	2978      	cmp	r1, #120	; 0x78
 8004bd4:	d1d4      	bne.n	8004b80 <_printf_i+0x30>
 8004bd6:	2378      	movs	r3, #120	; 0x78
 8004bd8:	4865      	ldr	r0, [pc, #404]	; (8004d70 <_printf_i+0x220>)
 8004bda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004bde:	e055      	b.n	8004c8c <_printf_i+0x13c>
 8004be0:	6813      	ldr	r3, [r2, #0]
 8004be2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004be6:	1d19      	adds	r1, r3, #4
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6011      	str	r1, [r2, #0]
 8004bec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e08c      	b.n	8004d0e <_printf_i+0x1be>
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004bfa:	6011      	str	r1, [r2, #0]
 8004bfc:	bf18      	it	ne
 8004bfe:	b21b      	sxthne	r3, r3
 8004c00:	e7cf      	b.n	8004ba2 <_printf_i+0x52>
 8004c02:	6813      	ldr	r3, [r2, #0]
 8004c04:	6825      	ldr	r5, [r4, #0]
 8004c06:	1d18      	adds	r0, r3, #4
 8004c08:	6010      	str	r0, [r2, #0]
 8004c0a:	0628      	lsls	r0, r5, #24
 8004c0c:	d501      	bpl.n	8004c12 <_printf_i+0xc2>
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	e002      	b.n	8004c18 <_printf_i+0xc8>
 8004c12:	0668      	lsls	r0, r5, #25
 8004c14:	d5fb      	bpl.n	8004c0e <_printf_i+0xbe>
 8004c16:	881b      	ldrh	r3, [r3, #0]
 8004c18:	296f      	cmp	r1, #111	; 0x6f
 8004c1a:	bf14      	ite	ne
 8004c1c:	220a      	movne	r2, #10
 8004c1e:	2208      	moveq	r2, #8
 8004c20:	4852      	ldr	r0, [pc, #328]	; (8004d6c <_printf_i+0x21c>)
 8004c22:	2100      	movs	r1, #0
 8004c24:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c28:	6865      	ldr	r5, [r4, #4]
 8004c2a:	2d00      	cmp	r5, #0
 8004c2c:	60a5      	str	r5, [r4, #8]
 8004c2e:	f2c0 8095 	blt.w	8004d5c <_printf_i+0x20c>
 8004c32:	6821      	ldr	r1, [r4, #0]
 8004c34:	f021 0104 	bic.w	r1, r1, #4
 8004c38:	6021      	str	r1, [r4, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d13d      	bne.n	8004cba <_printf_i+0x16a>
 8004c3e:	2d00      	cmp	r5, #0
 8004c40:	f040 808e 	bne.w	8004d60 <_printf_i+0x210>
 8004c44:	4665      	mov	r5, ip
 8004c46:	2a08      	cmp	r2, #8
 8004c48:	d10b      	bne.n	8004c62 <_printf_i+0x112>
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	07db      	lsls	r3, r3, #31
 8004c4e:	d508      	bpl.n	8004c62 <_printf_i+0x112>
 8004c50:	6923      	ldr	r3, [r4, #16]
 8004c52:	6862      	ldr	r2, [r4, #4]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	bfde      	ittt	le
 8004c58:	2330      	movle	r3, #48	; 0x30
 8004c5a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c5e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c62:	ebac 0305 	sub.w	r3, ip, r5
 8004c66:	6123      	str	r3, [r4, #16]
 8004c68:	f8cd 8000 	str.w	r8, [sp]
 8004c6c:	463b      	mov	r3, r7
 8004c6e:	aa03      	add	r2, sp, #12
 8004c70:	4621      	mov	r1, r4
 8004c72:	4630      	mov	r0, r6
 8004c74:	f7ff fef6 	bl	8004a64 <_printf_common>
 8004c78:	3001      	adds	r0, #1
 8004c7a:	d14d      	bne.n	8004d18 <_printf_i+0x1c8>
 8004c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c80:	b005      	add	sp, #20
 8004c82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004c86:	4839      	ldr	r0, [pc, #228]	; (8004d6c <_printf_i+0x21c>)
 8004c88:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004c8c:	6813      	ldr	r3, [r2, #0]
 8004c8e:	6821      	ldr	r1, [r4, #0]
 8004c90:	1d1d      	adds	r5, r3, #4
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6015      	str	r5, [r2, #0]
 8004c96:	060a      	lsls	r2, r1, #24
 8004c98:	d50b      	bpl.n	8004cb2 <_printf_i+0x162>
 8004c9a:	07ca      	lsls	r2, r1, #31
 8004c9c:	bf44      	itt	mi
 8004c9e:	f041 0120 	orrmi.w	r1, r1, #32
 8004ca2:	6021      	strmi	r1, [r4, #0]
 8004ca4:	b91b      	cbnz	r3, 8004cae <_printf_i+0x15e>
 8004ca6:	6822      	ldr	r2, [r4, #0]
 8004ca8:	f022 0220 	bic.w	r2, r2, #32
 8004cac:	6022      	str	r2, [r4, #0]
 8004cae:	2210      	movs	r2, #16
 8004cb0:	e7b7      	b.n	8004c22 <_printf_i+0xd2>
 8004cb2:	064d      	lsls	r5, r1, #25
 8004cb4:	bf48      	it	mi
 8004cb6:	b29b      	uxthmi	r3, r3
 8004cb8:	e7ef      	b.n	8004c9a <_printf_i+0x14a>
 8004cba:	4665      	mov	r5, ip
 8004cbc:	fbb3 f1f2 	udiv	r1, r3, r2
 8004cc0:	fb02 3311 	mls	r3, r2, r1, r3
 8004cc4:	5cc3      	ldrb	r3, [r0, r3]
 8004cc6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004cca:	460b      	mov	r3, r1
 8004ccc:	2900      	cmp	r1, #0
 8004cce:	d1f5      	bne.n	8004cbc <_printf_i+0x16c>
 8004cd0:	e7b9      	b.n	8004c46 <_printf_i+0xf6>
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	6825      	ldr	r5, [r4, #0]
 8004cd6:	1d18      	adds	r0, r3, #4
 8004cd8:	6961      	ldr	r1, [r4, #20]
 8004cda:	6010      	str	r0, [r2, #0]
 8004cdc:	0628      	lsls	r0, r5, #24
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	d501      	bpl.n	8004ce6 <_printf_i+0x196>
 8004ce2:	6019      	str	r1, [r3, #0]
 8004ce4:	e002      	b.n	8004cec <_printf_i+0x19c>
 8004ce6:	066a      	lsls	r2, r5, #25
 8004ce8:	d5fb      	bpl.n	8004ce2 <_printf_i+0x192>
 8004cea:	8019      	strh	r1, [r3, #0]
 8004cec:	2300      	movs	r3, #0
 8004cee:	4665      	mov	r5, ip
 8004cf0:	6123      	str	r3, [r4, #16]
 8004cf2:	e7b9      	b.n	8004c68 <_printf_i+0x118>
 8004cf4:	6813      	ldr	r3, [r2, #0]
 8004cf6:	1d19      	adds	r1, r3, #4
 8004cf8:	6011      	str	r1, [r2, #0]
 8004cfa:	681d      	ldr	r5, [r3, #0]
 8004cfc:	6862      	ldr	r2, [r4, #4]
 8004cfe:	2100      	movs	r1, #0
 8004d00:	4628      	mov	r0, r5
 8004d02:	f000 ff77 	bl	8005bf4 <memchr>
 8004d06:	b108      	cbz	r0, 8004d0c <_printf_i+0x1bc>
 8004d08:	1b40      	subs	r0, r0, r5
 8004d0a:	6060      	str	r0, [r4, #4]
 8004d0c:	6863      	ldr	r3, [r4, #4]
 8004d0e:	6123      	str	r3, [r4, #16]
 8004d10:	2300      	movs	r3, #0
 8004d12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d16:	e7a7      	b.n	8004c68 <_printf_i+0x118>
 8004d18:	6923      	ldr	r3, [r4, #16]
 8004d1a:	462a      	mov	r2, r5
 8004d1c:	4639      	mov	r1, r7
 8004d1e:	4630      	mov	r0, r6
 8004d20:	47c0      	blx	r8
 8004d22:	3001      	adds	r0, #1
 8004d24:	d0aa      	beq.n	8004c7c <_printf_i+0x12c>
 8004d26:	6823      	ldr	r3, [r4, #0]
 8004d28:	079b      	lsls	r3, r3, #30
 8004d2a:	d413      	bmi.n	8004d54 <_printf_i+0x204>
 8004d2c:	68e0      	ldr	r0, [r4, #12]
 8004d2e:	9b03      	ldr	r3, [sp, #12]
 8004d30:	4298      	cmp	r0, r3
 8004d32:	bfb8      	it	lt
 8004d34:	4618      	movlt	r0, r3
 8004d36:	e7a3      	b.n	8004c80 <_printf_i+0x130>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	464a      	mov	r2, r9
 8004d3c:	4639      	mov	r1, r7
 8004d3e:	4630      	mov	r0, r6
 8004d40:	47c0      	blx	r8
 8004d42:	3001      	adds	r0, #1
 8004d44:	d09a      	beq.n	8004c7c <_printf_i+0x12c>
 8004d46:	3501      	adds	r5, #1
 8004d48:	68e3      	ldr	r3, [r4, #12]
 8004d4a:	9a03      	ldr	r2, [sp, #12]
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	42ab      	cmp	r3, r5
 8004d50:	dcf2      	bgt.n	8004d38 <_printf_i+0x1e8>
 8004d52:	e7eb      	b.n	8004d2c <_printf_i+0x1dc>
 8004d54:	2500      	movs	r5, #0
 8004d56:	f104 0919 	add.w	r9, r4, #25
 8004d5a:	e7f5      	b.n	8004d48 <_printf_i+0x1f8>
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1ac      	bne.n	8004cba <_printf_i+0x16a>
 8004d60:	7803      	ldrb	r3, [r0, #0]
 8004d62:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d6a:	e76c      	b.n	8004c46 <_printf_i+0xf6>
 8004d6c:	08006644 	.word	0x08006644
 8004d70:	08006655 	.word	0x08006655

08004d74 <_sbrk_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	2300      	movs	r3, #0
 8004d78:	4c05      	ldr	r4, [pc, #20]	; (8004d90 <_sbrk_r+0x1c>)
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	6023      	str	r3, [r4, #0]
 8004d80:	f7fc f8b0 	bl	8000ee4 <_sbrk>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d102      	bne.n	8004d8e <_sbrk_r+0x1a>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	b103      	cbz	r3, 8004d8e <_sbrk_r+0x1a>
 8004d8c:	602b      	str	r3, [r5, #0]
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	20000410 	.word	0x20000410

08004d94 <siprintf>:
 8004d94:	b40e      	push	{r1, r2, r3}
 8004d96:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d9a:	b500      	push	{lr}
 8004d9c:	b09c      	sub	sp, #112	; 0x70
 8004d9e:	ab1d      	add	r3, sp, #116	; 0x74
 8004da0:	9002      	str	r0, [sp, #8]
 8004da2:	9006      	str	r0, [sp, #24]
 8004da4:	9107      	str	r1, [sp, #28]
 8004da6:	9104      	str	r1, [sp, #16]
 8004da8:	4808      	ldr	r0, [pc, #32]	; (8004dcc <siprintf+0x38>)
 8004daa:	4909      	ldr	r1, [pc, #36]	; (8004dd0 <siprintf+0x3c>)
 8004dac:	f853 2b04 	ldr.w	r2, [r3], #4
 8004db0:	9105      	str	r1, [sp, #20]
 8004db2:	6800      	ldr	r0, [r0, #0]
 8004db4:	a902      	add	r1, sp, #8
 8004db6:	9301      	str	r3, [sp, #4]
 8004db8:	f001 fa7c 	bl	80062b4 <_svfiprintf_r>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	9b02      	ldr	r3, [sp, #8]
 8004dc0:	701a      	strb	r2, [r3, #0]
 8004dc2:	b01c      	add	sp, #112	; 0x70
 8004dc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dc8:	b003      	add	sp, #12
 8004dca:	4770      	bx	lr
 8004dcc:	2000000c 	.word	0x2000000c
 8004dd0:	ffff0208 	.word	0xffff0208

08004dd4 <strchr>:
 8004dd4:	b2c9      	uxtb	r1, r1
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ddc:	b11a      	cbz	r2, 8004de6 <strchr+0x12>
 8004dde:	428a      	cmp	r2, r1
 8004de0:	d1f9      	bne.n	8004dd6 <strchr+0x2>
 8004de2:	4618      	mov	r0, r3
 8004de4:	4770      	bx	lr
 8004de6:	2900      	cmp	r1, #0
 8004de8:	bf18      	it	ne
 8004dea:	2300      	movne	r3, #0
 8004dec:	e7f9      	b.n	8004de2 <strchr+0xe>

08004dee <strncmp>:
 8004dee:	b510      	push	{r4, lr}
 8004df0:	b16a      	cbz	r2, 8004e0e <strncmp+0x20>
 8004df2:	3901      	subs	r1, #1
 8004df4:	1884      	adds	r4, r0, r2
 8004df6:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004dfa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d103      	bne.n	8004e0a <strncmp+0x1c>
 8004e02:	42a0      	cmp	r0, r4
 8004e04:	d001      	beq.n	8004e0a <strncmp+0x1c>
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f5      	bne.n	8004df6 <strncmp+0x8>
 8004e0a:	1a98      	subs	r0, r3, r2
 8004e0c:	bd10      	pop	{r4, pc}
 8004e0e:	4610      	mov	r0, r2
 8004e10:	e7fc      	b.n	8004e0c <strncmp+0x1e>

08004e12 <_strtol_l.isra.0>:
 8004e12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e16:	4680      	mov	r8, r0
 8004e18:	4689      	mov	r9, r1
 8004e1a:	4692      	mov	sl, r2
 8004e1c:	461e      	mov	r6, r3
 8004e1e:	460f      	mov	r7, r1
 8004e20:	463d      	mov	r5, r7
 8004e22:	9808      	ldr	r0, [sp, #32]
 8004e24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e28:	f7ff fa72 	bl	8004310 <__locale_ctype_ptr_l>
 8004e2c:	4420      	add	r0, r4
 8004e2e:	7843      	ldrb	r3, [r0, #1]
 8004e30:	f013 0308 	ands.w	r3, r3, #8
 8004e34:	d132      	bne.n	8004e9c <_strtol_l.isra.0+0x8a>
 8004e36:	2c2d      	cmp	r4, #45	; 0x2d
 8004e38:	d132      	bne.n	8004ea0 <_strtol_l.isra.0+0x8e>
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	787c      	ldrb	r4, [r7, #1]
 8004e3e:	1cbd      	adds	r5, r7, #2
 8004e40:	2e00      	cmp	r6, #0
 8004e42:	d05d      	beq.n	8004f00 <_strtol_l.isra.0+0xee>
 8004e44:	2e10      	cmp	r6, #16
 8004e46:	d109      	bne.n	8004e5c <_strtol_l.isra.0+0x4a>
 8004e48:	2c30      	cmp	r4, #48	; 0x30
 8004e4a:	d107      	bne.n	8004e5c <_strtol_l.isra.0+0x4a>
 8004e4c:	782b      	ldrb	r3, [r5, #0]
 8004e4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004e52:	2b58      	cmp	r3, #88	; 0x58
 8004e54:	d14f      	bne.n	8004ef6 <_strtol_l.isra.0+0xe4>
 8004e56:	2610      	movs	r6, #16
 8004e58:	786c      	ldrb	r4, [r5, #1]
 8004e5a:	3502      	adds	r5, #2
 8004e5c:	2a00      	cmp	r2, #0
 8004e5e:	bf14      	ite	ne
 8004e60:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004e64:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004e68:	2700      	movs	r7, #0
 8004e6a:	fbb1 fcf6 	udiv	ip, r1, r6
 8004e6e:	4638      	mov	r0, r7
 8004e70:	fb06 1e1c 	mls	lr, r6, ip, r1
 8004e74:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004e78:	2b09      	cmp	r3, #9
 8004e7a:	d817      	bhi.n	8004eac <_strtol_l.isra.0+0x9a>
 8004e7c:	461c      	mov	r4, r3
 8004e7e:	42a6      	cmp	r6, r4
 8004e80:	dd23      	ble.n	8004eca <_strtol_l.isra.0+0xb8>
 8004e82:	1c7b      	adds	r3, r7, #1
 8004e84:	d007      	beq.n	8004e96 <_strtol_l.isra.0+0x84>
 8004e86:	4584      	cmp	ip, r0
 8004e88:	d31c      	bcc.n	8004ec4 <_strtol_l.isra.0+0xb2>
 8004e8a:	d101      	bne.n	8004e90 <_strtol_l.isra.0+0x7e>
 8004e8c:	45a6      	cmp	lr, r4
 8004e8e:	db19      	blt.n	8004ec4 <_strtol_l.isra.0+0xb2>
 8004e90:	2701      	movs	r7, #1
 8004e92:	fb00 4006 	mla	r0, r0, r6, r4
 8004e96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004e9a:	e7eb      	b.n	8004e74 <_strtol_l.isra.0+0x62>
 8004e9c:	462f      	mov	r7, r5
 8004e9e:	e7bf      	b.n	8004e20 <_strtol_l.isra.0+0xe>
 8004ea0:	2c2b      	cmp	r4, #43	; 0x2b
 8004ea2:	bf04      	itt	eq
 8004ea4:	1cbd      	addeq	r5, r7, #2
 8004ea6:	787c      	ldrbeq	r4, [r7, #1]
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	e7c9      	b.n	8004e40 <_strtol_l.isra.0+0x2e>
 8004eac:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004eb0:	2b19      	cmp	r3, #25
 8004eb2:	d801      	bhi.n	8004eb8 <_strtol_l.isra.0+0xa6>
 8004eb4:	3c37      	subs	r4, #55	; 0x37
 8004eb6:	e7e2      	b.n	8004e7e <_strtol_l.isra.0+0x6c>
 8004eb8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004ebc:	2b19      	cmp	r3, #25
 8004ebe:	d804      	bhi.n	8004eca <_strtol_l.isra.0+0xb8>
 8004ec0:	3c57      	subs	r4, #87	; 0x57
 8004ec2:	e7dc      	b.n	8004e7e <_strtol_l.isra.0+0x6c>
 8004ec4:	f04f 37ff 	mov.w	r7, #4294967295
 8004ec8:	e7e5      	b.n	8004e96 <_strtol_l.isra.0+0x84>
 8004eca:	1c7b      	adds	r3, r7, #1
 8004ecc:	d108      	bne.n	8004ee0 <_strtol_l.isra.0+0xce>
 8004ece:	2322      	movs	r3, #34	; 0x22
 8004ed0:	4608      	mov	r0, r1
 8004ed2:	f8c8 3000 	str.w	r3, [r8]
 8004ed6:	f1ba 0f00 	cmp.w	sl, #0
 8004eda:	d107      	bne.n	8004eec <_strtol_l.isra.0+0xda>
 8004edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee0:	b102      	cbz	r2, 8004ee4 <_strtol_l.isra.0+0xd2>
 8004ee2:	4240      	negs	r0, r0
 8004ee4:	f1ba 0f00 	cmp.w	sl, #0
 8004ee8:	d0f8      	beq.n	8004edc <_strtol_l.isra.0+0xca>
 8004eea:	b10f      	cbz	r7, 8004ef0 <_strtol_l.isra.0+0xde>
 8004eec:	f105 39ff 	add.w	r9, r5, #4294967295
 8004ef0:	f8ca 9000 	str.w	r9, [sl]
 8004ef4:	e7f2      	b.n	8004edc <_strtol_l.isra.0+0xca>
 8004ef6:	2430      	movs	r4, #48	; 0x30
 8004ef8:	2e00      	cmp	r6, #0
 8004efa:	d1af      	bne.n	8004e5c <_strtol_l.isra.0+0x4a>
 8004efc:	2608      	movs	r6, #8
 8004efe:	e7ad      	b.n	8004e5c <_strtol_l.isra.0+0x4a>
 8004f00:	2c30      	cmp	r4, #48	; 0x30
 8004f02:	d0a3      	beq.n	8004e4c <_strtol_l.isra.0+0x3a>
 8004f04:	260a      	movs	r6, #10
 8004f06:	e7a9      	b.n	8004e5c <_strtol_l.isra.0+0x4a>

08004f08 <strtol>:
 8004f08:	4b08      	ldr	r3, [pc, #32]	; (8004f2c <strtol+0x24>)
 8004f0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004f0c:	681c      	ldr	r4, [r3, #0]
 8004f0e:	4d08      	ldr	r5, [pc, #32]	; (8004f30 <strtol+0x28>)
 8004f10:	6a23      	ldr	r3, [r4, #32]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	bf08      	it	eq
 8004f16:	462b      	moveq	r3, r5
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	460a      	mov	r2, r1
 8004f1e:	4601      	mov	r1, r0
 8004f20:	4620      	mov	r0, r4
 8004f22:	f7ff ff76 	bl	8004e12 <_strtol_l.isra.0>
 8004f26:	b003      	add	sp, #12
 8004f28:	bd30      	pop	{r4, r5, pc}
 8004f2a:	bf00      	nop
 8004f2c:	2000000c 	.word	0x2000000c
 8004f30:	20000070 	.word	0x20000070

08004f34 <__ascii_wctomb>:
 8004f34:	b149      	cbz	r1, 8004f4a <__ascii_wctomb+0x16>
 8004f36:	2aff      	cmp	r2, #255	; 0xff
 8004f38:	bf8b      	itete	hi
 8004f3a:	238a      	movhi	r3, #138	; 0x8a
 8004f3c:	700a      	strbls	r2, [r1, #0]
 8004f3e:	6003      	strhi	r3, [r0, #0]
 8004f40:	2001      	movls	r0, #1
 8004f42:	bf88      	it	hi
 8004f44:	f04f 30ff 	movhi.w	r0, #4294967295
 8004f48:	4770      	bx	lr
 8004f4a:	4608      	mov	r0, r1
 8004f4c:	4770      	bx	lr

08004f4e <quorem>:
 8004f4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f52:	6903      	ldr	r3, [r0, #16]
 8004f54:	690c      	ldr	r4, [r1, #16]
 8004f56:	4680      	mov	r8, r0
 8004f58:	42a3      	cmp	r3, r4
 8004f5a:	f2c0 8084 	blt.w	8005066 <quorem+0x118>
 8004f5e:	3c01      	subs	r4, #1
 8004f60:	f101 0714 	add.w	r7, r1, #20
 8004f64:	f100 0614 	add.w	r6, r0, #20
 8004f68:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004f6c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004f70:	3501      	adds	r5, #1
 8004f72:	fbb0 f5f5 	udiv	r5, r0, r5
 8004f76:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004f7a:	eb06 030c 	add.w	r3, r6, ip
 8004f7e:	eb07 090c 	add.w	r9, r7, ip
 8004f82:	9301      	str	r3, [sp, #4]
 8004f84:	b39d      	cbz	r5, 8004fee <quorem+0xa0>
 8004f86:	f04f 0a00 	mov.w	sl, #0
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	46b6      	mov	lr, r6
 8004f8e:	46d3      	mov	fp, sl
 8004f90:	f850 2b04 	ldr.w	r2, [r0], #4
 8004f94:	b293      	uxth	r3, r2
 8004f96:	fb05 a303 	mla	r3, r5, r3, sl
 8004f9a:	0c12      	lsrs	r2, r2, #16
 8004f9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004fa0:	fb05 a202 	mla	r2, r5, r2, sl
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	ebab 0303 	sub.w	r3, fp, r3
 8004faa:	f8de b000 	ldr.w	fp, [lr]
 8004fae:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004fb2:	fa1f fb8b 	uxth.w	fp, fp
 8004fb6:	445b      	add	r3, fp
 8004fb8:	fa1f fb82 	uxth.w	fp, r2
 8004fbc:	f8de 2000 	ldr.w	r2, [lr]
 8004fc0:	4581      	cmp	r9, r0
 8004fc2:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004fc6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fd0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004fd4:	f84e 3b04 	str.w	r3, [lr], #4
 8004fd8:	d2da      	bcs.n	8004f90 <quorem+0x42>
 8004fda:	f856 300c 	ldr.w	r3, [r6, ip]
 8004fde:	b933      	cbnz	r3, 8004fee <quorem+0xa0>
 8004fe0:	9b01      	ldr	r3, [sp, #4]
 8004fe2:	3b04      	subs	r3, #4
 8004fe4:	429e      	cmp	r6, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	d331      	bcc.n	800504e <quorem+0x100>
 8004fea:	f8c8 4010 	str.w	r4, [r8, #16]
 8004fee:	4640      	mov	r0, r8
 8004ff0:	f001 f830 	bl	8006054 <__mcmp>
 8004ff4:	2800      	cmp	r0, #0
 8004ff6:	db26      	blt.n	8005046 <quorem+0xf8>
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	f04f 0c00 	mov.w	ip, #0
 8004ffe:	3501      	adds	r5, #1
 8005000:	f857 1b04 	ldr.w	r1, [r7], #4
 8005004:	f8d0 e000 	ldr.w	lr, [r0]
 8005008:	b28b      	uxth	r3, r1
 800500a:	ebac 0303 	sub.w	r3, ip, r3
 800500e:	fa1f f28e 	uxth.w	r2, lr
 8005012:	4413      	add	r3, r2
 8005014:	0c0a      	lsrs	r2, r1, #16
 8005016:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800501a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800501e:	b29b      	uxth	r3, r3
 8005020:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005024:	45b9      	cmp	r9, r7
 8005026:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800502a:	f840 3b04 	str.w	r3, [r0], #4
 800502e:	d2e7      	bcs.n	8005000 <quorem+0xb2>
 8005030:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005034:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005038:	b92a      	cbnz	r2, 8005046 <quorem+0xf8>
 800503a:	3b04      	subs	r3, #4
 800503c:	429e      	cmp	r6, r3
 800503e:	461a      	mov	r2, r3
 8005040:	d30b      	bcc.n	800505a <quorem+0x10c>
 8005042:	f8c8 4010 	str.w	r4, [r8, #16]
 8005046:	4628      	mov	r0, r5
 8005048:	b003      	add	sp, #12
 800504a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504e:	6812      	ldr	r2, [r2, #0]
 8005050:	3b04      	subs	r3, #4
 8005052:	2a00      	cmp	r2, #0
 8005054:	d1c9      	bne.n	8004fea <quorem+0x9c>
 8005056:	3c01      	subs	r4, #1
 8005058:	e7c4      	b.n	8004fe4 <quorem+0x96>
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	3b04      	subs	r3, #4
 800505e:	2a00      	cmp	r2, #0
 8005060:	d1ef      	bne.n	8005042 <quorem+0xf4>
 8005062:	3c01      	subs	r4, #1
 8005064:	e7ea      	b.n	800503c <quorem+0xee>
 8005066:	2000      	movs	r0, #0
 8005068:	e7ee      	b.n	8005048 <quorem+0xfa>
 800506a:	0000      	movs	r0, r0
 800506c:	0000      	movs	r0, r0
	...

08005070 <_dtoa_r>:
 8005070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005074:	4616      	mov	r6, r2
 8005076:	461f      	mov	r7, r3
 8005078:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800507a:	b095      	sub	sp, #84	; 0x54
 800507c:	4604      	mov	r4, r0
 800507e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005082:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005086:	b93d      	cbnz	r5, 8005098 <_dtoa_r+0x28>
 8005088:	2010      	movs	r0, #16
 800508a:	f7ff f953 	bl	8004334 <malloc>
 800508e:	6260      	str	r0, [r4, #36]	; 0x24
 8005090:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005094:	6005      	str	r5, [r0, #0]
 8005096:	60c5      	str	r5, [r0, #12]
 8005098:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800509a:	6819      	ldr	r1, [r3, #0]
 800509c:	b151      	cbz	r1, 80050b4 <_dtoa_r+0x44>
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	2301      	movs	r3, #1
 80050a2:	4093      	lsls	r3, r2
 80050a4:	604a      	str	r2, [r1, #4]
 80050a6:	608b      	str	r3, [r1, #8]
 80050a8:	4620      	mov	r0, r4
 80050aa:	f000 fdf2 	bl	8005c92 <_Bfree>
 80050ae:	2200      	movs	r2, #0
 80050b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	1e3b      	subs	r3, r7, #0
 80050b6:	bfaf      	iteee	ge
 80050b8:	2300      	movge	r3, #0
 80050ba:	2201      	movlt	r2, #1
 80050bc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80050c0:	9303      	strlt	r3, [sp, #12]
 80050c2:	bfac      	ite	ge
 80050c4:	f8c8 3000 	strge.w	r3, [r8]
 80050c8:	f8c8 2000 	strlt.w	r2, [r8]
 80050cc:	4bae      	ldr	r3, [pc, #696]	; (8005388 <_dtoa_r+0x318>)
 80050ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80050d2:	ea33 0308 	bics.w	r3, r3, r8
 80050d6:	d11b      	bne.n	8005110 <_dtoa_r+0xa0>
 80050d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80050dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	9b02      	ldr	r3, [sp, #8]
 80050e2:	b923      	cbnz	r3, 80050ee <_dtoa_r+0x7e>
 80050e4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80050e8:	2800      	cmp	r0, #0
 80050ea:	f000 8545 	beq.w	8005b78 <_dtoa_r+0xb08>
 80050ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050f0:	b953      	cbnz	r3, 8005108 <_dtoa_r+0x98>
 80050f2:	4ba6      	ldr	r3, [pc, #664]	; (800538c <_dtoa_r+0x31c>)
 80050f4:	e021      	b.n	800513a <_dtoa_r+0xca>
 80050f6:	4ba6      	ldr	r3, [pc, #664]	; (8005390 <_dtoa_r+0x320>)
 80050f8:	9306      	str	r3, [sp, #24]
 80050fa:	3308      	adds	r3, #8
 80050fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80050fe:	6013      	str	r3, [r2, #0]
 8005100:	9806      	ldr	r0, [sp, #24]
 8005102:	b015      	add	sp, #84	; 0x54
 8005104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005108:	4ba0      	ldr	r3, [pc, #640]	; (800538c <_dtoa_r+0x31c>)
 800510a:	9306      	str	r3, [sp, #24]
 800510c:	3303      	adds	r3, #3
 800510e:	e7f5      	b.n	80050fc <_dtoa_r+0x8c>
 8005110:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005114:	2200      	movs	r2, #0
 8005116:	2300      	movs	r3, #0
 8005118:	4630      	mov	r0, r6
 800511a:	4639      	mov	r1, r7
 800511c:	f7fb fc44 	bl	80009a8 <__aeabi_dcmpeq>
 8005120:	4682      	mov	sl, r0
 8005122:	b160      	cbz	r0, 800513e <_dtoa_r+0xce>
 8005124:	2301      	movs	r3, #1
 8005126:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005128:	6013      	str	r3, [r2, #0]
 800512a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 8520 	beq.w	8005b72 <_dtoa_r+0xb02>
 8005132:	4b98      	ldr	r3, [pc, #608]	; (8005394 <_dtoa_r+0x324>)
 8005134:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	3b01      	subs	r3, #1
 800513a:	9306      	str	r3, [sp, #24]
 800513c:	e7e0      	b.n	8005100 <_dtoa_r+0x90>
 800513e:	ab12      	add	r3, sp, #72	; 0x48
 8005140:	9301      	str	r3, [sp, #4]
 8005142:	ab13      	add	r3, sp, #76	; 0x4c
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	4632      	mov	r2, r6
 8005148:	463b      	mov	r3, r7
 800514a:	4620      	mov	r0, r4
 800514c:	f000 fffa 	bl	8006144 <__d2b>
 8005150:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005154:	4683      	mov	fp, r0
 8005156:	2d00      	cmp	r5, #0
 8005158:	d07d      	beq.n	8005256 <_dtoa_r+0x1e6>
 800515a:	46b0      	mov	r8, r6
 800515c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005160:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005164:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005168:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800516c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005170:	2200      	movs	r2, #0
 8005172:	4b89      	ldr	r3, [pc, #548]	; (8005398 <_dtoa_r+0x328>)
 8005174:	4640      	mov	r0, r8
 8005176:	4649      	mov	r1, r9
 8005178:	f7fa fff6 	bl	8000168 <__aeabi_dsub>
 800517c:	a37c      	add	r3, pc, #496	; (adr r3, 8005370 <_dtoa_r+0x300>)
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	f7fb f9a9 	bl	80004d8 <__aeabi_dmul>
 8005186:	a37c      	add	r3, pc, #496	; (adr r3, 8005378 <_dtoa_r+0x308>)
 8005188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518c:	f7fa ffee 	bl	800016c <__adddf3>
 8005190:	4606      	mov	r6, r0
 8005192:	4628      	mov	r0, r5
 8005194:	460f      	mov	r7, r1
 8005196:	f7fb f935 	bl	8000404 <__aeabi_i2d>
 800519a:	a379      	add	r3, pc, #484	; (adr r3, 8005380 <_dtoa_r+0x310>)
 800519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a0:	f7fb f99a 	bl	80004d8 <__aeabi_dmul>
 80051a4:	4602      	mov	r2, r0
 80051a6:	460b      	mov	r3, r1
 80051a8:	4630      	mov	r0, r6
 80051aa:	4639      	mov	r1, r7
 80051ac:	f7fa ffde 	bl	800016c <__adddf3>
 80051b0:	4606      	mov	r6, r0
 80051b2:	460f      	mov	r7, r1
 80051b4:	f7fb fc40 	bl	8000a38 <__aeabi_d2iz>
 80051b8:	2200      	movs	r2, #0
 80051ba:	4682      	mov	sl, r0
 80051bc:	2300      	movs	r3, #0
 80051be:	4630      	mov	r0, r6
 80051c0:	4639      	mov	r1, r7
 80051c2:	f7fb fbfb 	bl	80009bc <__aeabi_dcmplt>
 80051c6:	b148      	cbz	r0, 80051dc <_dtoa_r+0x16c>
 80051c8:	4650      	mov	r0, sl
 80051ca:	f7fb f91b 	bl	8000404 <__aeabi_i2d>
 80051ce:	4632      	mov	r2, r6
 80051d0:	463b      	mov	r3, r7
 80051d2:	f7fb fbe9 	bl	80009a8 <__aeabi_dcmpeq>
 80051d6:	b908      	cbnz	r0, 80051dc <_dtoa_r+0x16c>
 80051d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051dc:	f1ba 0f16 	cmp.w	sl, #22
 80051e0:	d85a      	bhi.n	8005298 <_dtoa_r+0x228>
 80051e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051e6:	496d      	ldr	r1, [pc, #436]	; (800539c <_dtoa_r+0x32c>)
 80051e8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80051ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051f0:	f7fb fc02 	bl	80009f8 <__aeabi_dcmpgt>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	d051      	beq.n	800529c <_dtoa_r+0x22c>
 80051f8:	2300      	movs	r3, #0
 80051fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051fe:	930d      	str	r3, [sp, #52]	; 0x34
 8005200:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005202:	1b5d      	subs	r5, r3, r5
 8005204:	1e6b      	subs	r3, r5, #1
 8005206:	9307      	str	r3, [sp, #28]
 8005208:	bf43      	ittte	mi
 800520a:	2300      	movmi	r3, #0
 800520c:	f1c5 0901 	rsbmi	r9, r5, #1
 8005210:	9307      	strmi	r3, [sp, #28]
 8005212:	f04f 0900 	movpl.w	r9, #0
 8005216:	f1ba 0f00 	cmp.w	sl, #0
 800521a:	db41      	blt.n	80052a0 <_dtoa_r+0x230>
 800521c:	9b07      	ldr	r3, [sp, #28]
 800521e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005222:	4453      	add	r3, sl
 8005224:	9307      	str	r3, [sp, #28]
 8005226:	2300      	movs	r3, #0
 8005228:	9308      	str	r3, [sp, #32]
 800522a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800522c:	2b09      	cmp	r3, #9
 800522e:	f200 808f 	bhi.w	8005350 <_dtoa_r+0x2e0>
 8005232:	2b05      	cmp	r3, #5
 8005234:	bfc4      	itt	gt
 8005236:	3b04      	subgt	r3, #4
 8005238:	931e      	strgt	r3, [sp, #120]	; 0x78
 800523a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800523c:	bfc8      	it	gt
 800523e:	2500      	movgt	r5, #0
 8005240:	f1a3 0302 	sub.w	r3, r3, #2
 8005244:	bfd8      	it	le
 8005246:	2501      	movle	r5, #1
 8005248:	2b03      	cmp	r3, #3
 800524a:	f200 808d 	bhi.w	8005368 <_dtoa_r+0x2f8>
 800524e:	e8df f003 	tbb	[pc, r3]
 8005252:	7d7b      	.short	0x7d7b
 8005254:	6f2f      	.short	0x6f2f
 8005256:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800525a:	441d      	add	r5, r3
 800525c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005260:	2820      	cmp	r0, #32
 8005262:	dd13      	ble.n	800528c <_dtoa_r+0x21c>
 8005264:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005268:	9b02      	ldr	r3, [sp, #8]
 800526a:	fa08 f800 	lsl.w	r8, r8, r0
 800526e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005272:	fa23 f000 	lsr.w	r0, r3, r0
 8005276:	ea48 0000 	orr.w	r0, r8, r0
 800527a:	f7fb f8b3 	bl	80003e4 <__aeabi_ui2d>
 800527e:	2301      	movs	r3, #1
 8005280:	4680      	mov	r8, r0
 8005282:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005286:	3d01      	subs	r5, #1
 8005288:	9310      	str	r3, [sp, #64]	; 0x40
 800528a:	e771      	b.n	8005170 <_dtoa_r+0x100>
 800528c:	9b02      	ldr	r3, [sp, #8]
 800528e:	f1c0 0020 	rsb	r0, r0, #32
 8005292:	fa03 f000 	lsl.w	r0, r3, r0
 8005296:	e7f0      	b.n	800527a <_dtoa_r+0x20a>
 8005298:	2301      	movs	r3, #1
 800529a:	e7b0      	b.n	80051fe <_dtoa_r+0x18e>
 800529c:	900d      	str	r0, [sp, #52]	; 0x34
 800529e:	e7af      	b.n	8005200 <_dtoa_r+0x190>
 80052a0:	f1ca 0300 	rsb	r3, sl, #0
 80052a4:	9308      	str	r3, [sp, #32]
 80052a6:	2300      	movs	r3, #0
 80052a8:	eba9 090a 	sub.w	r9, r9, sl
 80052ac:	930c      	str	r3, [sp, #48]	; 0x30
 80052ae:	e7bc      	b.n	800522a <_dtoa_r+0x1ba>
 80052b0:	2301      	movs	r3, #1
 80052b2:	9309      	str	r3, [sp, #36]	; 0x24
 80052b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	dd74      	ble.n	80053a4 <_dtoa_r+0x334>
 80052ba:	4698      	mov	r8, r3
 80052bc:	9304      	str	r3, [sp, #16]
 80052be:	2200      	movs	r2, #0
 80052c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80052c2:	6072      	str	r2, [r6, #4]
 80052c4:	2204      	movs	r2, #4
 80052c6:	f102 0014 	add.w	r0, r2, #20
 80052ca:	4298      	cmp	r0, r3
 80052cc:	6871      	ldr	r1, [r6, #4]
 80052ce:	d96e      	bls.n	80053ae <_dtoa_r+0x33e>
 80052d0:	4620      	mov	r0, r4
 80052d2:	f000 fcaa 	bl	8005c2a <_Balloc>
 80052d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052d8:	6030      	str	r0, [r6, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f1b8 0f0e 	cmp.w	r8, #14
 80052e0:	9306      	str	r3, [sp, #24]
 80052e2:	f200 80ed 	bhi.w	80054c0 <_dtoa_r+0x450>
 80052e6:	2d00      	cmp	r5, #0
 80052e8:	f000 80ea 	beq.w	80054c0 <_dtoa_r+0x450>
 80052ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052f0:	f1ba 0f00 	cmp.w	sl, #0
 80052f4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80052f8:	dd77      	ble.n	80053ea <_dtoa_r+0x37a>
 80052fa:	4a28      	ldr	r2, [pc, #160]	; (800539c <_dtoa_r+0x32c>)
 80052fc:	f00a 030f 	and.w	r3, sl, #15
 8005300:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005304:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005308:	06f0      	lsls	r0, r6, #27
 800530a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800530e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005312:	d568      	bpl.n	80053e6 <_dtoa_r+0x376>
 8005314:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005318:	4b21      	ldr	r3, [pc, #132]	; (80053a0 <_dtoa_r+0x330>)
 800531a:	2503      	movs	r5, #3
 800531c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005320:	f7fb fa04 	bl	800072c <__aeabi_ddiv>
 8005324:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005328:	f006 060f 	and.w	r6, r6, #15
 800532c:	4f1c      	ldr	r7, [pc, #112]	; (80053a0 <_dtoa_r+0x330>)
 800532e:	e04f      	b.n	80053d0 <_dtoa_r+0x360>
 8005330:	2301      	movs	r3, #1
 8005332:	9309      	str	r3, [sp, #36]	; 0x24
 8005334:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005336:	4453      	add	r3, sl
 8005338:	f103 0801 	add.w	r8, r3, #1
 800533c:	9304      	str	r3, [sp, #16]
 800533e:	4643      	mov	r3, r8
 8005340:	2b01      	cmp	r3, #1
 8005342:	bfb8      	it	lt
 8005344:	2301      	movlt	r3, #1
 8005346:	e7ba      	b.n	80052be <_dtoa_r+0x24e>
 8005348:	2300      	movs	r3, #0
 800534a:	e7b2      	b.n	80052b2 <_dtoa_r+0x242>
 800534c:	2300      	movs	r3, #0
 800534e:	e7f0      	b.n	8005332 <_dtoa_r+0x2c2>
 8005350:	2501      	movs	r5, #1
 8005352:	2300      	movs	r3, #0
 8005354:	9509      	str	r5, [sp, #36]	; 0x24
 8005356:	931e      	str	r3, [sp, #120]	; 0x78
 8005358:	f04f 33ff 	mov.w	r3, #4294967295
 800535c:	2200      	movs	r2, #0
 800535e:	9304      	str	r3, [sp, #16]
 8005360:	4698      	mov	r8, r3
 8005362:	2312      	movs	r3, #18
 8005364:	921f      	str	r2, [sp, #124]	; 0x7c
 8005366:	e7aa      	b.n	80052be <_dtoa_r+0x24e>
 8005368:	2301      	movs	r3, #1
 800536a:	9309      	str	r3, [sp, #36]	; 0x24
 800536c:	e7f4      	b.n	8005358 <_dtoa_r+0x2e8>
 800536e:	bf00      	nop
 8005370:	636f4361 	.word	0x636f4361
 8005374:	3fd287a7 	.word	0x3fd287a7
 8005378:	8b60c8b3 	.word	0x8b60c8b3
 800537c:	3fc68a28 	.word	0x3fc68a28
 8005380:	509f79fb 	.word	0x509f79fb
 8005384:	3fd34413 	.word	0x3fd34413
 8005388:	7ff00000 	.word	0x7ff00000
 800538c:	08006770 	.word	0x08006770
 8005390:	08006767 	.word	0x08006767
 8005394:	08006643 	.word	0x08006643
 8005398:	3ff80000 	.word	0x3ff80000
 800539c:	080067a0 	.word	0x080067a0
 80053a0:	08006778 	.word	0x08006778
 80053a4:	2301      	movs	r3, #1
 80053a6:	9304      	str	r3, [sp, #16]
 80053a8:	4698      	mov	r8, r3
 80053aa:	461a      	mov	r2, r3
 80053ac:	e7da      	b.n	8005364 <_dtoa_r+0x2f4>
 80053ae:	3101      	adds	r1, #1
 80053b0:	6071      	str	r1, [r6, #4]
 80053b2:	0052      	lsls	r2, r2, #1
 80053b4:	e787      	b.n	80052c6 <_dtoa_r+0x256>
 80053b6:	07f1      	lsls	r1, r6, #31
 80053b8:	d508      	bpl.n	80053cc <_dtoa_r+0x35c>
 80053ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80053be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053c2:	f7fb f889 	bl	80004d8 <__aeabi_dmul>
 80053c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053ca:	3501      	adds	r5, #1
 80053cc:	1076      	asrs	r6, r6, #1
 80053ce:	3708      	adds	r7, #8
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	d1f0      	bne.n	80053b6 <_dtoa_r+0x346>
 80053d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80053d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053dc:	f7fb f9a6 	bl	800072c <__aeabi_ddiv>
 80053e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053e4:	e01b      	b.n	800541e <_dtoa_r+0x3ae>
 80053e6:	2502      	movs	r5, #2
 80053e8:	e7a0      	b.n	800532c <_dtoa_r+0x2bc>
 80053ea:	f000 80a4 	beq.w	8005536 <_dtoa_r+0x4c6>
 80053ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80053f2:	f1ca 0600 	rsb	r6, sl, #0
 80053f6:	4ba0      	ldr	r3, [pc, #640]	; (8005678 <_dtoa_r+0x608>)
 80053f8:	f006 020f 	and.w	r2, r6, #15
 80053fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005404:	f7fb f868 	bl	80004d8 <__aeabi_dmul>
 8005408:	2502      	movs	r5, #2
 800540a:	2300      	movs	r3, #0
 800540c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005410:	4f9a      	ldr	r7, [pc, #616]	; (800567c <_dtoa_r+0x60c>)
 8005412:	1136      	asrs	r6, r6, #4
 8005414:	2e00      	cmp	r6, #0
 8005416:	f040 8083 	bne.w	8005520 <_dtoa_r+0x4b0>
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1e0      	bne.n	80053e0 <_dtoa_r+0x370>
 800541e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 808a 	beq.w	800553a <_dtoa_r+0x4ca>
 8005426:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800542a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800542e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005432:	2200      	movs	r2, #0
 8005434:	4b92      	ldr	r3, [pc, #584]	; (8005680 <_dtoa_r+0x610>)
 8005436:	f7fb fac1 	bl	80009bc <__aeabi_dcmplt>
 800543a:	2800      	cmp	r0, #0
 800543c:	d07d      	beq.n	800553a <_dtoa_r+0x4ca>
 800543e:	f1b8 0f00 	cmp.w	r8, #0
 8005442:	d07a      	beq.n	800553a <_dtoa_r+0x4ca>
 8005444:	9b04      	ldr	r3, [sp, #16]
 8005446:	2b00      	cmp	r3, #0
 8005448:	dd36      	ble.n	80054b8 <_dtoa_r+0x448>
 800544a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800544e:	2200      	movs	r2, #0
 8005450:	4b8c      	ldr	r3, [pc, #560]	; (8005684 <_dtoa_r+0x614>)
 8005452:	f7fb f841 	bl	80004d8 <__aeabi_dmul>
 8005456:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800545a:	9e04      	ldr	r6, [sp, #16]
 800545c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8005460:	3501      	adds	r5, #1
 8005462:	4628      	mov	r0, r5
 8005464:	f7fa ffce 	bl	8000404 <__aeabi_i2d>
 8005468:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800546c:	f7fb f834 	bl	80004d8 <__aeabi_dmul>
 8005470:	2200      	movs	r2, #0
 8005472:	4b85      	ldr	r3, [pc, #532]	; (8005688 <_dtoa_r+0x618>)
 8005474:	f7fa fe7a 	bl	800016c <__adddf3>
 8005478:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800547c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005480:	950b      	str	r5, [sp, #44]	; 0x2c
 8005482:	2e00      	cmp	r6, #0
 8005484:	d15c      	bne.n	8005540 <_dtoa_r+0x4d0>
 8005486:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800548a:	2200      	movs	r2, #0
 800548c:	4b7f      	ldr	r3, [pc, #508]	; (800568c <_dtoa_r+0x61c>)
 800548e:	f7fa fe6b 	bl	8000168 <__aeabi_dsub>
 8005492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005494:	462b      	mov	r3, r5
 8005496:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800549a:	f7fb faad 	bl	80009f8 <__aeabi_dcmpgt>
 800549e:	2800      	cmp	r0, #0
 80054a0:	f040 8281 	bne.w	80059a6 <_dtoa_r+0x936>
 80054a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054aa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80054ae:	f7fb fa85 	bl	80009bc <__aeabi_dcmplt>
 80054b2:	2800      	cmp	r0, #0
 80054b4:	f040 8275 	bne.w	80059a2 <_dtoa_r+0x932>
 80054b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80054bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80054c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f2c0 814b 	blt.w	800575e <_dtoa_r+0x6ee>
 80054c8:	f1ba 0f0e 	cmp.w	sl, #14
 80054cc:	f300 8147 	bgt.w	800575e <_dtoa_r+0x6ee>
 80054d0:	4b69      	ldr	r3, [pc, #420]	; (8005678 <_dtoa_r+0x608>)
 80054d2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f280 80d7 	bge.w	8005694 <_dtoa_r+0x624>
 80054e6:	f1b8 0f00 	cmp.w	r8, #0
 80054ea:	f300 80d3 	bgt.w	8005694 <_dtoa_r+0x624>
 80054ee:	f040 8257 	bne.w	80059a0 <_dtoa_r+0x930>
 80054f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054f6:	2200      	movs	r2, #0
 80054f8:	4b64      	ldr	r3, [pc, #400]	; (800568c <_dtoa_r+0x61c>)
 80054fa:	f7fa ffed 	bl	80004d8 <__aeabi_dmul>
 80054fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005502:	f7fb fa6f 	bl	80009e4 <__aeabi_dcmpge>
 8005506:	4646      	mov	r6, r8
 8005508:	4647      	mov	r7, r8
 800550a:	2800      	cmp	r0, #0
 800550c:	f040 822d 	bne.w	800596a <_dtoa_r+0x8fa>
 8005510:	9b06      	ldr	r3, [sp, #24]
 8005512:	9a06      	ldr	r2, [sp, #24]
 8005514:	1c5d      	adds	r5, r3, #1
 8005516:	2331      	movs	r3, #49	; 0x31
 8005518:	f10a 0a01 	add.w	sl, sl, #1
 800551c:	7013      	strb	r3, [r2, #0]
 800551e:	e228      	b.n	8005972 <_dtoa_r+0x902>
 8005520:	07f2      	lsls	r2, r6, #31
 8005522:	d505      	bpl.n	8005530 <_dtoa_r+0x4c0>
 8005524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005528:	f7fa ffd6 	bl	80004d8 <__aeabi_dmul>
 800552c:	2301      	movs	r3, #1
 800552e:	3501      	adds	r5, #1
 8005530:	1076      	asrs	r6, r6, #1
 8005532:	3708      	adds	r7, #8
 8005534:	e76e      	b.n	8005414 <_dtoa_r+0x3a4>
 8005536:	2502      	movs	r5, #2
 8005538:	e771      	b.n	800541e <_dtoa_r+0x3ae>
 800553a:	4657      	mov	r7, sl
 800553c:	4646      	mov	r6, r8
 800553e:	e790      	b.n	8005462 <_dtoa_r+0x3f2>
 8005540:	4b4d      	ldr	r3, [pc, #308]	; (8005678 <_dtoa_r+0x608>)
 8005542:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005546:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800554a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800554c:	2b00      	cmp	r3, #0
 800554e:	d048      	beq.n	80055e2 <_dtoa_r+0x572>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	2000      	movs	r0, #0
 8005556:	494e      	ldr	r1, [pc, #312]	; (8005690 <_dtoa_r+0x620>)
 8005558:	f7fb f8e8 	bl	800072c <__aeabi_ddiv>
 800555c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005560:	f7fa fe02 	bl	8000168 <__aeabi_dsub>
 8005564:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005568:	9d06      	ldr	r5, [sp, #24]
 800556a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800556e:	f7fb fa63 	bl	8000a38 <__aeabi_d2iz>
 8005572:	9011      	str	r0, [sp, #68]	; 0x44
 8005574:	f7fa ff46 	bl	8000404 <__aeabi_i2d>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005580:	f7fa fdf2 	bl	8000168 <__aeabi_dsub>
 8005584:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005586:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800558a:	3330      	adds	r3, #48	; 0x30
 800558c:	f805 3b01 	strb.w	r3, [r5], #1
 8005590:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005594:	f7fb fa12 	bl	80009bc <__aeabi_dcmplt>
 8005598:	2800      	cmp	r0, #0
 800559a:	d163      	bne.n	8005664 <_dtoa_r+0x5f4>
 800559c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055a0:	2000      	movs	r0, #0
 80055a2:	4937      	ldr	r1, [pc, #220]	; (8005680 <_dtoa_r+0x610>)
 80055a4:	f7fa fde0 	bl	8000168 <__aeabi_dsub>
 80055a8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80055ac:	f7fb fa06 	bl	80009bc <__aeabi_dcmplt>
 80055b0:	2800      	cmp	r0, #0
 80055b2:	f040 80b5 	bne.w	8005720 <_dtoa_r+0x6b0>
 80055b6:	9b06      	ldr	r3, [sp, #24]
 80055b8:	1aeb      	subs	r3, r5, r3
 80055ba:	429e      	cmp	r6, r3
 80055bc:	f77f af7c 	ble.w	80054b8 <_dtoa_r+0x448>
 80055c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80055c4:	2200      	movs	r2, #0
 80055c6:	4b2f      	ldr	r3, [pc, #188]	; (8005684 <_dtoa_r+0x614>)
 80055c8:	f7fa ff86 	bl	80004d8 <__aeabi_dmul>
 80055cc:	2200      	movs	r2, #0
 80055ce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80055d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055d6:	4b2b      	ldr	r3, [pc, #172]	; (8005684 <_dtoa_r+0x614>)
 80055d8:	f7fa ff7e 	bl	80004d8 <__aeabi_dmul>
 80055dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055e0:	e7c3      	b.n	800556a <_dtoa_r+0x4fa>
 80055e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80055e6:	f7fa ff77 	bl	80004d8 <__aeabi_dmul>
 80055ea:	9b06      	ldr	r3, [sp, #24]
 80055ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80055f0:	199d      	adds	r5, r3, r6
 80055f2:	461e      	mov	r6, r3
 80055f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055f8:	f7fb fa1e 	bl	8000a38 <__aeabi_d2iz>
 80055fc:	9011      	str	r0, [sp, #68]	; 0x44
 80055fe:	f7fa ff01 	bl	8000404 <__aeabi_i2d>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800560a:	f7fa fdad 	bl	8000168 <__aeabi_dsub>
 800560e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005610:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005614:	3330      	adds	r3, #48	; 0x30
 8005616:	f806 3b01 	strb.w	r3, [r6], #1
 800561a:	42ae      	cmp	r6, r5
 800561c:	f04f 0200 	mov.w	r2, #0
 8005620:	d124      	bne.n	800566c <_dtoa_r+0x5fc>
 8005622:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005626:	4b1a      	ldr	r3, [pc, #104]	; (8005690 <_dtoa_r+0x620>)
 8005628:	f7fa fda0 	bl	800016c <__adddf3>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005634:	f7fb f9e0 	bl	80009f8 <__aeabi_dcmpgt>
 8005638:	2800      	cmp	r0, #0
 800563a:	d171      	bne.n	8005720 <_dtoa_r+0x6b0>
 800563c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005640:	2000      	movs	r0, #0
 8005642:	4913      	ldr	r1, [pc, #76]	; (8005690 <_dtoa_r+0x620>)
 8005644:	f7fa fd90 	bl	8000168 <__aeabi_dsub>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005650:	f7fb f9b4 	bl	80009bc <__aeabi_dcmplt>
 8005654:	2800      	cmp	r0, #0
 8005656:	f43f af2f 	beq.w	80054b8 <_dtoa_r+0x448>
 800565a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800565e:	1e6a      	subs	r2, r5, #1
 8005660:	2b30      	cmp	r3, #48	; 0x30
 8005662:	d001      	beq.n	8005668 <_dtoa_r+0x5f8>
 8005664:	46ba      	mov	sl, r7
 8005666:	e04a      	b.n	80056fe <_dtoa_r+0x68e>
 8005668:	4615      	mov	r5, r2
 800566a:	e7f6      	b.n	800565a <_dtoa_r+0x5ea>
 800566c:	4b05      	ldr	r3, [pc, #20]	; (8005684 <_dtoa_r+0x614>)
 800566e:	f7fa ff33 	bl	80004d8 <__aeabi_dmul>
 8005672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005676:	e7bd      	b.n	80055f4 <_dtoa_r+0x584>
 8005678:	080067a0 	.word	0x080067a0
 800567c:	08006778 	.word	0x08006778
 8005680:	3ff00000 	.word	0x3ff00000
 8005684:	40240000 	.word	0x40240000
 8005688:	401c0000 	.word	0x401c0000
 800568c:	40140000 	.word	0x40140000
 8005690:	3fe00000 	.word	0x3fe00000
 8005694:	9d06      	ldr	r5, [sp, #24]
 8005696:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800569a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800569e:	4630      	mov	r0, r6
 80056a0:	4639      	mov	r1, r7
 80056a2:	f7fb f843 	bl	800072c <__aeabi_ddiv>
 80056a6:	f7fb f9c7 	bl	8000a38 <__aeabi_d2iz>
 80056aa:	4681      	mov	r9, r0
 80056ac:	f7fa feaa 	bl	8000404 <__aeabi_i2d>
 80056b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056b4:	f7fa ff10 	bl	80004d8 <__aeabi_dmul>
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	4630      	mov	r0, r6
 80056be:	4639      	mov	r1, r7
 80056c0:	f7fa fd52 	bl	8000168 <__aeabi_dsub>
 80056c4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80056c8:	f805 6b01 	strb.w	r6, [r5], #1
 80056cc:	9e06      	ldr	r6, [sp, #24]
 80056ce:	4602      	mov	r2, r0
 80056d0:	1bae      	subs	r6, r5, r6
 80056d2:	45b0      	cmp	r8, r6
 80056d4:	460b      	mov	r3, r1
 80056d6:	d135      	bne.n	8005744 <_dtoa_r+0x6d4>
 80056d8:	f7fa fd48 	bl	800016c <__adddf3>
 80056dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056e0:	4606      	mov	r6, r0
 80056e2:	460f      	mov	r7, r1
 80056e4:	f7fb f988 	bl	80009f8 <__aeabi_dcmpgt>
 80056e8:	b9c8      	cbnz	r0, 800571e <_dtoa_r+0x6ae>
 80056ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056ee:	4630      	mov	r0, r6
 80056f0:	4639      	mov	r1, r7
 80056f2:	f7fb f959 	bl	80009a8 <__aeabi_dcmpeq>
 80056f6:	b110      	cbz	r0, 80056fe <_dtoa_r+0x68e>
 80056f8:	f019 0f01 	tst.w	r9, #1
 80056fc:	d10f      	bne.n	800571e <_dtoa_r+0x6ae>
 80056fe:	4659      	mov	r1, fp
 8005700:	4620      	mov	r0, r4
 8005702:	f000 fac6 	bl	8005c92 <_Bfree>
 8005706:	2300      	movs	r3, #0
 8005708:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800570a:	702b      	strb	r3, [r5, #0]
 800570c:	f10a 0301 	add.w	r3, sl, #1
 8005710:	6013      	str	r3, [r2, #0]
 8005712:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005714:	2b00      	cmp	r3, #0
 8005716:	f43f acf3 	beq.w	8005100 <_dtoa_r+0x90>
 800571a:	601d      	str	r5, [r3, #0]
 800571c:	e4f0      	b.n	8005100 <_dtoa_r+0x90>
 800571e:	4657      	mov	r7, sl
 8005720:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005724:	1e6b      	subs	r3, r5, #1
 8005726:	2a39      	cmp	r2, #57	; 0x39
 8005728:	d106      	bne.n	8005738 <_dtoa_r+0x6c8>
 800572a:	9a06      	ldr	r2, [sp, #24]
 800572c:	429a      	cmp	r2, r3
 800572e:	d107      	bne.n	8005740 <_dtoa_r+0x6d0>
 8005730:	2330      	movs	r3, #48	; 0x30
 8005732:	7013      	strb	r3, [r2, #0]
 8005734:	4613      	mov	r3, r2
 8005736:	3701      	adds	r7, #1
 8005738:	781a      	ldrb	r2, [r3, #0]
 800573a:	3201      	adds	r2, #1
 800573c:	701a      	strb	r2, [r3, #0]
 800573e:	e791      	b.n	8005664 <_dtoa_r+0x5f4>
 8005740:	461d      	mov	r5, r3
 8005742:	e7ed      	b.n	8005720 <_dtoa_r+0x6b0>
 8005744:	2200      	movs	r2, #0
 8005746:	4b99      	ldr	r3, [pc, #612]	; (80059ac <_dtoa_r+0x93c>)
 8005748:	f7fa fec6 	bl	80004d8 <__aeabi_dmul>
 800574c:	2200      	movs	r2, #0
 800574e:	2300      	movs	r3, #0
 8005750:	4606      	mov	r6, r0
 8005752:	460f      	mov	r7, r1
 8005754:	f7fb f928 	bl	80009a8 <__aeabi_dcmpeq>
 8005758:	2800      	cmp	r0, #0
 800575a:	d09e      	beq.n	800569a <_dtoa_r+0x62a>
 800575c:	e7cf      	b.n	80056fe <_dtoa_r+0x68e>
 800575e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005760:	2a00      	cmp	r2, #0
 8005762:	f000 8088 	beq.w	8005876 <_dtoa_r+0x806>
 8005766:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005768:	2a01      	cmp	r2, #1
 800576a:	dc6d      	bgt.n	8005848 <_dtoa_r+0x7d8>
 800576c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800576e:	2a00      	cmp	r2, #0
 8005770:	d066      	beq.n	8005840 <_dtoa_r+0x7d0>
 8005772:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005776:	464d      	mov	r5, r9
 8005778:	9e08      	ldr	r6, [sp, #32]
 800577a:	9a07      	ldr	r2, [sp, #28]
 800577c:	2101      	movs	r1, #1
 800577e:	441a      	add	r2, r3
 8005780:	4620      	mov	r0, r4
 8005782:	4499      	add	r9, r3
 8005784:	9207      	str	r2, [sp, #28]
 8005786:	f000 fb24 	bl	8005dd2 <__i2b>
 800578a:	4607      	mov	r7, r0
 800578c:	2d00      	cmp	r5, #0
 800578e:	dd0b      	ble.n	80057a8 <_dtoa_r+0x738>
 8005790:	9b07      	ldr	r3, [sp, #28]
 8005792:	2b00      	cmp	r3, #0
 8005794:	dd08      	ble.n	80057a8 <_dtoa_r+0x738>
 8005796:	42ab      	cmp	r3, r5
 8005798:	bfa8      	it	ge
 800579a:	462b      	movge	r3, r5
 800579c:	9a07      	ldr	r2, [sp, #28]
 800579e:	eba9 0903 	sub.w	r9, r9, r3
 80057a2:	1aed      	subs	r5, r5, r3
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	9307      	str	r3, [sp, #28]
 80057a8:	9b08      	ldr	r3, [sp, #32]
 80057aa:	b1eb      	cbz	r3, 80057e8 <_dtoa_r+0x778>
 80057ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d065      	beq.n	800587e <_dtoa_r+0x80e>
 80057b2:	b18e      	cbz	r6, 80057d8 <_dtoa_r+0x768>
 80057b4:	4639      	mov	r1, r7
 80057b6:	4632      	mov	r2, r6
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 fba9 	bl	8005f10 <__pow5mult>
 80057be:	465a      	mov	r2, fp
 80057c0:	4601      	mov	r1, r0
 80057c2:	4607      	mov	r7, r0
 80057c4:	4620      	mov	r0, r4
 80057c6:	f000 fb0d 	bl	8005de4 <__multiply>
 80057ca:	4659      	mov	r1, fp
 80057cc:	900a      	str	r0, [sp, #40]	; 0x28
 80057ce:	4620      	mov	r0, r4
 80057d0:	f000 fa5f 	bl	8005c92 <_Bfree>
 80057d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d6:	469b      	mov	fp, r3
 80057d8:	9b08      	ldr	r3, [sp, #32]
 80057da:	1b9a      	subs	r2, r3, r6
 80057dc:	d004      	beq.n	80057e8 <_dtoa_r+0x778>
 80057de:	4659      	mov	r1, fp
 80057e0:	4620      	mov	r0, r4
 80057e2:	f000 fb95 	bl	8005f10 <__pow5mult>
 80057e6:	4683      	mov	fp, r0
 80057e8:	2101      	movs	r1, #1
 80057ea:	4620      	mov	r0, r4
 80057ec:	f000 faf1 	bl	8005dd2 <__i2b>
 80057f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057f2:	4606      	mov	r6, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	f000 81c6 	beq.w	8005b86 <_dtoa_r+0xb16>
 80057fa:	461a      	mov	r2, r3
 80057fc:	4601      	mov	r1, r0
 80057fe:	4620      	mov	r0, r4
 8005800:	f000 fb86 	bl	8005f10 <__pow5mult>
 8005804:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005806:	4606      	mov	r6, r0
 8005808:	2b01      	cmp	r3, #1
 800580a:	dc3e      	bgt.n	800588a <_dtoa_r+0x81a>
 800580c:	9b02      	ldr	r3, [sp, #8]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d137      	bne.n	8005882 <_dtoa_r+0x812>
 8005812:	9b03      	ldr	r3, [sp, #12]
 8005814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005818:	2b00      	cmp	r3, #0
 800581a:	d134      	bne.n	8005886 <_dtoa_r+0x816>
 800581c:	9b03      	ldr	r3, [sp, #12]
 800581e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005822:	0d1b      	lsrs	r3, r3, #20
 8005824:	051b      	lsls	r3, r3, #20
 8005826:	b12b      	cbz	r3, 8005834 <_dtoa_r+0x7c4>
 8005828:	9b07      	ldr	r3, [sp, #28]
 800582a:	f109 0901 	add.w	r9, r9, #1
 800582e:	3301      	adds	r3, #1
 8005830:	9307      	str	r3, [sp, #28]
 8005832:	2301      	movs	r3, #1
 8005834:	9308      	str	r3, [sp, #32]
 8005836:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005838:	2b00      	cmp	r3, #0
 800583a:	d128      	bne.n	800588e <_dtoa_r+0x81e>
 800583c:	2001      	movs	r0, #1
 800583e:	e02e      	b.n	800589e <_dtoa_r+0x82e>
 8005840:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005842:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005846:	e796      	b.n	8005776 <_dtoa_r+0x706>
 8005848:	9b08      	ldr	r3, [sp, #32]
 800584a:	f108 36ff 	add.w	r6, r8, #4294967295
 800584e:	42b3      	cmp	r3, r6
 8005850:	bfb7      	itett	lt
 8005852:	9b08      	ldrlt	r3, [sp, #32]
 8005854:	1b9e      	subge	r6, r3, r6
 8005856:	1af2      	sublt	r2, r6, r3
 8005858:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800585a:	bfbf      	itttt	lt
 800585c:	9608      	strlt	r6, [sp, #32]
 800585e:	189b      	addlt	r3, r3, r2
 8005860:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005862:	2600      	movlt	r6, #0
 8005864:	f1b8 0f00 	cmp.w	r8, #0
 8005868:	bfb9      	ittee	lt
 800586a:	eba9 0508 	sublt.w	r5, r9, r8
 800586e:	2300      	movlt	r3, #0
 8005870:	464d      	movge	r5, r9
 8005872:	4643      	movge	r3, r8
 8005874:	e781      	b.n	800577a <_dtoa_r+0x70a>
 8005876:	9e08      	ldr	r6, [sp, #32]
 8005878:	464d      	mov	r5, r9
 800587a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800587c:	e786      	b.n	800578c <_dtoa_r+0x71c>
 800587e:	9a08      	ldr	r2, [sp, #32]
 8005880:	e7ad      	b.n	80057de <_dtoa_r+0x76e>
 8005882:	2300      	movs	r3, #0
 8005884:	e7d6      	b.n	8005834 <_dtoa_r+0x7c4>
 8005886:	9b02      	ldr	r3, [sp, #8]
 8005888:	e7d4      	b.n	8005834 <_dtoa_r+0x7c4>
 800588a:	2300      	movs	r3, #0
 800588c:	9308      	str	r3, [sp, #32]
 800588e:	6933      	ldr	r3, [r6, #16]
 8005890:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005894:	6918      	ldr	r0, [r3, #16]
 8005896:	f000 fa4e 	bl	8005d36 <__hi0bits>
 800589a:	f1c0 0020 	rsb	r0, r0, #32
 800589e:	9b07      	ldr	r3, [sp, #28]
 80058a0:	4418      	add	r0, r3
 80058a2:	f010 001f 	ands.w	r0, r0, #31
 80058a6:	d047      	beq.n	8005938 <_dtoa_r+0x8c8>
 80058a8:	f1c0 0320 	rsb	r3, r0, #32
 80058ac:	2b04      	cmp	r3, #4
 80058ae:	dd3b      	ble.n	8005928 <_dtoa_r+0x8b8>
 80058b0:	9b07      	ldr	r3, [sp, #28]
 80058b2:	f1c0 001c 	rsb	r0, r0, #28
 80058b6:	4481      	add	r9, r0
 80058b8:	4405      	add	r5, r0
 80058ba:	4403      	add	r3, r0
 80058bc:	9307      	str	r3, [sp, #28]
 80058be:	f1b9 0f00 	cmp.w	r9, #0
 80058c2:	dd05      	ble.n	80058d0 <_dtoa_r+0x860>
 80058c4:	4659      	mov	r1, fp
 80058c6:	464a      	mov	r2, r9
 80058c8:	4620      	mov	r0, r4
 80058ca:	f000 fb6f 	bl	8005fac <__lshift>
 80058ce:	4683      	mov	fp, r0
 80058d0:	9b07      	ldr	r3, [sp, #28]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	dd05      	ble.n	80058e2 <_dtoa_r+0x872>
 80058d6:	4631      	mov	r1, r6
 80058d8:	461a      	mov	r2, r3
 80058da:	4620      	mov	r0, r4
 80058dc:	f000 fb66 	bl	8005fac <__lshift>
 80058e0:	4606      	mov	r6, r0
 80058e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058e4:	b353      	cbz	r3, 800593c <_dtoa_r+0x8cc>
 80058e6:	4631      	mov	r1, r6
 80058e8:	4658      	mov	r0, fp
 80058ea:	f000 fbb3 	bl	8006054 <__mcmp>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	da24      	bge.n	800593c <_dtoa_r+0x8cc>
 80058f2:	2300      	movs	r3, #0
 80058f4:	4659      	mov	r1, fp
 80058f6:	220a      	movs	r2, #10
 80058f8:	4620      	mov	r0, r4
 80058fa:	f000 f9e1 	bl	8005cc0 <__multadd>
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005904:	4683      	mov	fp, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 8144 	beq.w	8005b94 <_dtoa_r+0xb24>
 800590c:	2300      	movs	r3, #0
 800590e:	4639      	mov	r1, r7
 8005910:	220a      	movs	r2, #10
 8005912:	4620      	mov	r0, r4
 8005914:	f000 f9d4 	bl	8005cc0 <__multadd>
 8005918:	9b04      	ldr	r3, [sp, #16]
 800591a:	4607      	mov	r7, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	dc4d      	bgt.n	80059bc <_dtoa_r+0x94c>
 8005920:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005922:	2b02      	cmp	r3, #2
 8005924:	dd4a      	ble.n	80059bc <_dtoa_r+0x94c>
 8005926:	e011      	b.n	800594c <_dtoa_r+0x8dc>
 8005928:	d0c9      	beq.n	80058be <_dtoa_r+0x84e>
 800592a:	9a07      	ldr	r2, [sp, #28]
 800592c:	331c      	adds	r3, #28
 800592e:	441a      	add	r2, r3
 8005930:	4499      	add	r9, r3
 8005932:	441d      	add	r5, r3
 8005934:	4613      	mov	r3, r2
 8005936:	e7c1      	b.n	80058bc <_dtoa_r+0x84c>
 8005938:	4603      	mov	r3, r0
 800593a:	e7f6      	b.n	800592a <_dtoa_r+0x8ba>
 800593c:	f1b8 0f00 	cmp.w	r8, #0
 8005940:	dc36      	bgt.n	80059b0 <_dtoa_r+0x940>
 8005942:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005944:	2b02      	cmp	r3, #2
 8005946:	dd33      	ble.n	80059b0 <_dtoa_r+0x940>
 8005948:	f8cd 8010 	str.w	r8, [sp, #16]
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	b963      	cbnz	r3, 800596a <_dtoa_r+0x8fa>
 8005950:	4631      	mov	r1, r6
 8005952:	2205      	movs	r2, #5
 8005954:	4620      	mov	r0, r4
 8005956:	f000 f9b3 	bl	8005cc0 <__multadd>
 800595a:	4601      	mov	r1, r0
 800595c:	4606      	mov	r6, r0
 800595e:	4658      	mov	r0, fp
 8005960:	f000 fb78 	bl	8006054 <__mcmp>
 8005964:	2800      	cmp	r0, #0
 8005966:	f73f add3 	bgt.w	8005510 <_dtoa_r+0x4a0>
 800596a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800596c:	9d06      	ldr	r5, [sp, #24]
 800596e:	ea6f 0a03 	mvn.w	sl, r3
 8005972:	f04f 0900 	mov.w	r9, #0
 8005976:	4631      	mov	r1, r6
 8005978:	4620      	mov	r0, r4
 800597a:	f000 f98a 	bl	8005c92 <_Bfree>
 800597e:	2f00      	cmp	r7, #0
 8005980:	f43f aebd 	beq.w	80056fe <_dtoa_r+0x68e>
 8005984:	f1b9 0f00 	cmp.w	r9, #0
 8005988:	d005      	beq.n	8005996 <_dtoa_r+0x926>
 800598a:	45b9      	cmp	r9, r7
 800598c:	d003      	beq.n	8005996 <_dtoa_r+0x926>
 800598e:	4649      	mov	r1, r9
 8005990:	4620      	mov	r0, r4
 8005992:	f000 f97e 	bl	8005c92 <_Bfree>
 8005996:	4639      	mov	r1, r7
 8005998:	4620      	mov	r0, r4
 800599a:	f000 f97a 	bl	8005c92 <_Bfree>
 800599e:	e6ae      	b.n	80056fe <_dtoa_r+0x68e>
 80059a0:	2600      	movs	r6, #0
 80059a2:	4637      	mov	r7, r6
 80059a4:	e7e1      	b.n	800596a <_dtoa_r+0x8fa>
 80059a6:	46ba      	mov	sl, r7
 80059a8:	4637      	mov	r7, r6
 80059aa:	e5b1      	b.n	8005510 <_dtoa_r+0x4a0>
 80059ac:	40240000 	.word	0x40240000
 80059b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b2:	f8cd 8010 	str.w	r8, [sp, #16]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 80f3 	beq.w	8005ba2 <_dtoa_r+0xb32>
 80059bc:	2d00      	cmp	r5, #0
 80059be:	dd05      	ble.n	80059cc <_dtoa_r+0x95c>
 80059c0:	4639      	mov	r1, r7
 80059c2:	462a      	mov	r2, r5
 80059c4:	4620      	mov	r0, r4
 80059c6:	f000 faf1 	bl	8005fac <__lshift>
 80059ca:	4607      	mov	r7, r0
 80059cc:	9b08      	ldr	r3, [sp, #32]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d04c      	beq.n	8005a6c <_dtoa_r+0x9fc>
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	4620      	mov	r0, r4
 80059d6:	f000 f928 	bl	8005c2a <_Balloc>
 80059da:	4605      	mov	r5, r0
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	f107 010c 	add.w	r1, r7, #12
 80059e2:	3202      	adds	r2, #2
 80059e4:	0092      	lsls	r2, r2, #2
 80059e6:	300c      	adds	r0, #12
 80059e8:	f000 f912 	bl	8005c10 <memcpy>
 80059ec:	2201      	movs	r2, #1
 80059ee:	4629      	mov	r1, r5
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fadb 	bl	8005fac <__lshift>
 80059f6:	46b9      	mov	r9, r7
 80059f8:	4607      	mov	r7, r0
 80059fa:	9b06      	ldr	r3, [sp, #24]
 80059fc:	9307      	str	r3, [sp, #28]
 80059fe:	9b02      	ldr	r3, [sp, #8]
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	9308      	str	r3, [sp, #32]
 8005a06:	4631      	mov	r1, r6
 8005a08:	4658      	mov	r0, fp
 8005a0a:	f7ff faa0 	bl	8004f4e <quorem>
 8005a0e:	4649      	mov	r1, r9
 8005a10:	4605      	mov	r5, r0
 8005a12:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a16:	4658      	mov	r0, fp
 8005a18:	f000 fb1c 	bl	8006054 <__mcmp>
 8005a1c:	463a      	mov	r2, r7
 8005a1e:	9002      	str	r0, [sp, #8]
 8005a20:	4631      	mov	r1, r6
 8005a22:	4620      	mov	r0, r4
 8005a24:	f000 fb30 	bl	8006088 <__mdiff>
 8005a28:	68c3      	ldr	r3, [r0, #12]
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	bb03      	cbnz	r3, 8005a70 <_dtoa_r+0xa00>
 8005a2e:	4601      	mov	r1, r0
 8005a30:	9009      	str	r0, [sp, #36]	; 0x24
 8005a32:	4658      	mov	r0, fp
 8005a34:	f000 fb0e 	bl	8006054 <__mcmp>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a3c:	4611      	mov	r1, r2
 8005a3e:	4620      	mov	r0, r4
 8005a40:	9309      	str	r3, [sp, #36]	; 0x24
 8005a42:	f000 f926 	bl	8005c92 <_Bfree>
 8005a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a48:	b9a3      	cbnz	r3, 8005a74 <_dtoa_r+0xa04>
 8005a4a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005a4c:	b992      	cbnz	r2, 8005a74 <_dtoa_r+0xa04>
 8005a4e:	9a08      	ldr	r2, [sp, #32]
 8005a50:	b982      	cbnz	r2, 8005a74 <_dtoa_r+0xa04>
 8005a52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005a56:	d029      	beq.n	8005aac <_dtoa_r+0xa3c>
 8005a58:	9b02      	ldr	r3, [sp, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	dd01      	ble.n	8005a62 <_dtoa_r+0x9f2>
 8005a5e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005a62:	9b07      	ldr	r3, [sp, #28]
 8005a64:	1c5d      	adds	r5, r3, #1
 8005a66:	f883 8000 	strb.w	r8, [r3]
 8005a6a:	e784      	b.n	8005976 <_dtoa_r+0x906>
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	e7c2      	b.n	80059f6 <_dtoa_r+0x986>
 8005a70:	2301      	movs	r3, #1
 8005a72:	e7e3      	b.n	8005a3c <_dtoa_r+0x9cc>
 8005a74:	9a02      	ldr	r2, [sp, #8]
 8005a76:	2a00      	cmp	r2, #0
 8005a78:	db04      	blt.n	8005a84 <_dtoa_r+0xa14>
 8005a7a:	d123      	bne.n	8005ac4 <_dtoa_r+0xa54>
 8005a7c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005a7e:	bb0a      	cbnz	r2, 8005ac4 <_dtoa_r+0xa54>
 8005a80:	9a08      	ldr	r2, [sp, #32]
 8005a82:	b9fa      	cbnz	r2, 8005ac4 <_dtoa_r+0xa54>
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	ddec      	ble.n	8005a62 <_dtoa_r+0x9f2>
 8005a88:	4659      	mov	r1, fp
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	4620      	mov	r0, r4
 8005a8e:	f000 fa8d 	bl	8005fac <__lshift>
 8005a92:	4631      	mov	r1, r6
 8005a94:	4683      	mov	fp, r0
 8005a96:	f000 fadd 	bl	8006054 <__mcmp>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	dc03      	bgt.n	8005aa6 <_dtoa_r+0xa36>
 8005a9e:	d1e0      	bne.n	8005a62 <_dtoa_r+0x9f2>
 8005aa0:	f018 0f01 	tst.w	r8, #1
 8005aa4:	d0dd      	beq.n	8005a62 <_dtoa_r+0x9f2>
 8005aa6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005aaa:	d1d8      	bne.n	8005a5e <_dtoa_r+0x9ee>
 8005aac:	9b07      	ldr	r3, [sp, #28]
 8005aae:	9a07      	ldr	r2, [sp, #28]
 8005ab0:	1c5d      	adds	r5, r3, #1
 8005ab2:	2339      	movs	r3, #57	; 0x39
 8005ab4:	7013      	strb	r3, [r2, #0]
 8005ab6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005aba:	1e6a      	subs	r2, r5, #1
 8005abc:	2b39      	cmp	r3, #57	; 0x39
 8005abe:	d04d      	beq.n	8005b5c <_dtoa_r+0xaec>
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	e052      	b.n	8005b6a <_dtoa_r+0xafa>
 8005ac4:	9a07      	ldr	r2, [sp, #28]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f102 0501 	add.w	r5, r2, #1
 8005acc:	dd06      	ble.n	8005adc <_dtoa_r+0xa6c>
 8005ace:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005ad2:	d0eb      	beq.n	8005aac <_dtoa_r+0xa3c>
 8005ad4:	f108 0801 	add.w	r8, r8, #1
 8005ad8:	9b07      	ldr	r3, [sp, #28]
 8005ada:	e7c4      	b.n	8005a66 <_dtoa_r+0x9f6>
 8005adc:	9b06      	ldr	r3, [sp, #24]
 8005ade:	9a04      	ldr	r2, [sp, #16]
 8005ae0:	1aeb      	subs	r3, r5, r3
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005ae8:	d021      	beq.n	8005b2e <_dtoa_r+0xabe>
 8005aea:	4659      	mov	r1, fp
 8005aec:	2300      	movs	r3, #0
 8005aee:	220a      	movs	r2, #10
 8005af0:	4620      	mov	r0, r4
 8005af2:	f000 f8e5 	bl	8005cc0 <__multadd>
 8005af6:	45b9      	cmp	r9, r7
 8005af8:	4683      	mov	fp, r0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	f04f 020a 	mov.w	r2, #10
 8005b02:	4649      	mov	r1, r9
 8005b04:	4620      	mov	r0, r4
 8005b06:	d105      	bne.n	8005b14 <_dtoa_r+0xaa4>
 8005b08:	f000 f8da 	bl	8005cc0 <__multadd>
 8005b0c:	4681      	mov	r9, r0
 8005b0e:	4607      	mov	r7, r0
 8005b10:	9507      	str	r5, [sp, #28]
 8005b12:	e778      	b.n	8005a06 <_dtoa_r+0x996>
 8005b14:	f000 f8d4 	bl	8005cc0 <__multadd>
 8005b18:	4639      	mov	r1, r7
 8005b1a:	4681      	mov	r9, r0
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	220a      	movs	r2, #10
 8005b20:	4620      	mov	r0, r4
 8005b22:	f000 f8cd 	bl	8005cc0 <__multadd>
 8005b26:	4607      	mov	r7, r0
 8005b28:	e7f2      	b.n	8005b10 <_dtoa_r+0xaa0>
 8005b2a:	f04f 0900 	mov.w	r9, #0
 8005b2e:	4659      	mov	r1, fp
 8005b30:	2201      	movs	r2, #1
 8005b32:	4620      	mov	r0, r4
 8005b34:	f000 fa3a 	bl	8005fac <__lshift>
 8005b38:	4631      	mov	r1, r6
 8005b3a:	4683      	mov	fp, r0
 8005b3c:	f000 fa8a 	bl	8006054 <__mcmp>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	dcb8      	bgt.n	8005ab6 <_dtoa_r+0xa46>
 8005b44:	d102      	bne.n	8005b4c <_dtoa_r+0xadc>
 8005b46:	f018 0f01 	tst.w	r8, #1
 8005b4a:	d1b4      	bne.n	8005ab6 <_dtoa_r+0xa46>
 8005b4c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b50:	1e6a      	subs	r2, r5, #1
 8005b52:	2b30      	cmp	r3, #48	; 0x30
 8005b54:	f47f af0f 	bne.w	8005976 <_dtoa_r+0x906>
 8005b58:	4615      	mov	r5, r2
 8005b5a:	e7f7      	b.n	8005b4c <_dtoa_r+0xadc>
 8005b5c:	9b06      	ldr	r3, [sp, #24]
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d105      	bne.n	8005b6e <_dtoa_r+0xafe>
 8005b62:	2331      	movs	r3, #49	; 0x31
 8005b64:	9a06      	ldr	r2, [sp, #24]
 8005b66:	f10a 0a01 	add.w	sl, sl, #1
 8005b6a:	7013      	strb	r3, [r2, #0]
 8005b6c:	e703      	b.n	8005976 <_dtoa_r+0x906>
 8005b6e:	4615      	mov	r5, r2
 8005b70:	e7a1      	b.n	8005ab6 <_dtoa_r+0xa46>
 8005b72:	4b17      	ldr	r3, [pc, #92]	; (8005bd0 <_dtoa_r+0xb60>)
 8005b74:	f7ff bae1 	b.w	800513a <_dtoa_r+0xca>
 8005b78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f47f aabb 	bne.w	80050f6 <_dtoa_r+0x86>
 8005b80:	4b14      	ldr	r3, [pc, #80]	; (8005bd4 <_dtoa_r+0xb64>)
 8005b82:	f7ff bada 	b.w	800513a <_dtoa_r+0xca>
 8005b86:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	f77f ae3f 	ble.w	800580c <_dtoa_r+0x79c>
 8005b8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b90:	9308      	str	r3, [sp, #32]
 8005b92:	e653      	b.n	800583c <_dtoa_r+0x7cc>
 8005b94:	9b04      	ldr	r3, [sp, #16]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	dc03      	bgt.n	8005ba2 <_dtoa_r+0xb32>
 8005b9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	f73f aed5 	bgt.w	800594c <_dtoa_r+0x8dc>
 8005ba2:	9d06      	ldr	r5, [sp, #24]
 8005ba4:	4631      	mov	r1, r6
 8005ba6:	4658      	mov	r0, fp
 8005ba8:	f7ff f9d1 	bl	8004f4e <quorem>
 8005bac:	9b06      	ldr	r3, [sp, #24]
 8005bae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005bb2:	f805 8b01 	strb.w	r8, [r5], #1
 8005bb6:	9a04      	ldr	r2, [sp, #16]
 8005bb8:	1aeb      	subs	r3, r5, r3
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	ddb5      	ble.n	8005b2a <_dtoa_r+0xaba>
 8005bbe:	4659      	mov	r1, fp
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	220a      	movs	r2, #10
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	f000 f87b 	bl	8005cc0 <__multadd>
 8005bca:	4683      	mov	fp, r0
 8005bcc:	e7ea      	b.n	8005ba4 <_dtoa_r+0xb34>
 8005bce:	bf00      	nop
 8005bd0:	08006642 	.word	0x08006642
 8005bd4:	08006767 	.word	0x08006767

08005bd8 <_localeconv_r>:
 8005bd8:	4b04      	ldr	r3, [pc, #16]	; (8005bec <_localeconv_r+0x14>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6a18      	ldr	r0, [r3, #32]
 8005bde:	4b04      	ldr	r3, [pc, #16]	; (8005bf0 <_localeconv_r+0x18>)
 8005be0:	2800      	cmp	r0, #0
 8005be2:	bf08      	it	eq
 8005be4:	4618      	moveq	r0, r3
 8005be6:	30f0      	adds	r0, #240	; 0xf0
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	2000000c 	.word	0x2000000c
 8005bf0:	20000070 	.word	0x20000070

08005bf4 <memchr>:
 8005bf4:	b510      	push	{r4, lr}
 8005bf6:	b2c9      	uxtb	r1, r1
 8005bf8:	4402      	add	r2, r0
 8005bfa:	4290      	cmp	r0, r2
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	d101      	bne.n	8005c04 <memchr+0x10>
 8005c00:	2300      	movs	r3, #0
 8005c02:	e003      	b.n	8005c0c <memchr+0x18>
 8005c04:	781c      	ldrb	r4, [r3, #0]
 8005c06:	3001      	adds	r0, #1
 8005c08:	428c      	cmp	r4, r1
 8005c0a:	d1f6      	bne.n	8005bfa <memchr+0x6>
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	bd10      	pop	{r4, pc}

08005c10 <memcpy>:
 8005c10:	b510      	push	{r4, lr}
 8005c12:	1e43      	subs	r3, r0, #1
 8005c14:	440a      	add	r2, r1
 8005c16:	4291      	cmp	r1, r2
 8005c18:	d100      	bne.n	8005c1c <memcpy+0xc>
 8005c1a:	bd10      	pop	{r4, pc}
 8005c1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c24:	e7f7      	b.n	8005c16 <memcpy+0x6>

08005c26 <__malloc_lock>:
 8005c26:	4770      	bx	lr

08005c28 <__malloc_unlock>:
 8005c28:	4770      	bx	lr

08005c2a <_Balloc>:
 8005c2a:	b570      	push	{r4, r5, r6, lr}
 8005c2c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c2e:	4604      	mov	r4, r0
 8005c30:	460e      	mov	r6, r1
 8005c32:	b93d      	cbnz	r5, 8005c44 <_Balloc+0x1a>
 8005c34:	2010      	movs	r0, #16
 8005c36:	f7fe fb7d 	bl	8004334 <malloc>
 8005c3a:	6260      	str	r0, [r4, #36]	; 0x24
 8005c3c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c40:	6005      	str	r5, [r0, #0]
 8005c42:	60c5      	str	r5, [r0, #12]
 8005c44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005c46:	68eb      	ldr	r3, [r5, #12]
 8005c48:	b183      	cbz	r3, 8005c6c <_Balloc+0x42>
 8005c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005c52:	b9b8      	cbnz	r0, 8005c84 <_Balloc+0x5a>
 8005c54:	2101      	movs	r1, #1
 8005c56:	fa01 f506 	lsl.w	r5, r1, r6
 8005c5a:	1d6a      	adds	r2, r5, #5
 8005c5c:	0092      	lsls	r2, r2, #2
 8005c5e:	4620      	mov	r0, r4
 8005c60:	f000 fabf 	bl	80061e2 <_calloc_r>
 8005c64:	b160      	cbz	r0, 8005c80 <_Balloc+0x56>
 8005c66:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005c6a:	e00e      	b.n	8005c8a <_Balloc+0x60>
 8005c6c:	2221      	movs	r2, #33	; 0x21
 8005c6e:	2104      	movs	r1, #4
 8005c70:	4620      	mov	r0, r4
 8005c72:	f000 fab6 	bl	80061e2 <_calloc_r>
 8005c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c78:	60e8      	str	r0, [r5, #12]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1e4      	bne.n	8005c4a <_Balloc+0x20>
 8005c80:	2000      	movs	r0, #0
 8005c82:	bd70      	pop	{r4, r5, r6, pc}
 8005c84:	6802      	ldr	r2, [r0, #0]
 8005c86:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c90:	e7f7      	b.n	8005c82 <_Balloc+0x58>

08005c92 <_Bfree>:
 8005c92:	b570      	push	{r4, r5, r6, lr}
 8005c94:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005c96:	4606      	mov	r6, r0
 8005c98:	460d      	mov	r5, r1
 8005c9a:	b93c      	cbnz	r4, 8005cac <_Bfree+0x1a>
 8005c9c:	2010      	movs	r0, #16
 8005c9e:	f7fe fb49 	bl	8004334 <malloc>
 8005ca2:	6270      	str	r0, [r6, #36]	; 0x24
 8005ca4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ca8:	6004      	str	r4, [r0, #0]
 8005caa:	60c4      	str	r4, [r0, #12]
 8005cac:	b13d      	cbz	r5, 8005cbe <_Bfree+0x2c>
 8005cae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005cb0:	686a      	ldr	r2, [r5, #4]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cb8:	6029      	str	r1, [r5, #0]
 8005cba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005cbe:	bd70      	pop	{r4, r5, r6, pc}

08005cc0 <__multadd>:
 8005cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc4:	461f      	mov	r7, r3
 8005cc6:	4606      	mov	r6, r0
 8005cc8:	460c      	mov	r4, r1
 8005cca:	2300      	movs	r3, #0
 8005ccc:	690d      	ldr	r5, [r1, #16]
 8005cce:	f101 0c14 	add.w	ip, r1, #20
 8005cd2:	f8dc 0000 	ldr.w	r0, [ip]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	b281      	uxth	r1, r0
 8005cda:	fb02 7101 	mla	r1, r2, r1, r7
 8005cde:	0c00      	lsrs	r0, r0, #16
 8005ce0:	0c0f      	lsrs	r7, r1, #16
 8005ce2:	fb02 7000 	mla	r0, r2, r0, r7
 8005ce6:	b289      	uxth	r1, r1
 8005ce8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005cec:	429d      	cmp	r5, r3
 8005cee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005cf2:	f84c 1b04 	str.w	r1, [ip], #4
 8005cf6:	dcec      	bgt.n	8005cd2 <__multadd+0x12>
 8005cf8:	b1d7      	cbz	r7, 8005d30 <__multadd+0x70>
 8005cfa:	68a3      	ldr	r3, [r4, #8]
 8005cfc:	42ab      	cmp	r3, r5
 8005cfe:	dc12      	bgt.n	8005d26 <__multadd+0x66>
 8005d00:	6861      	ldr	r1, [r4, #4]
 8005d02:	4630      	mov	r0, r6
 8005d04:	3101      	adds	r1, #1
 8005d06:	f7ff ff90 	bl	8005c2a <_Balloc>
 8005d0a:	4680      	mov	r8, r0
 8005d0c:	6922      	ldr	r2, [r4, #16]
 8005d0e:	f104 010c 	add.w	r1, r4, #12
 8005d12:	3202      	adds	r2, #2
 8005d14:	0092      	lsls	r2, r2, #2
 8005d16:	300c      	adds	r0, #12
 8005d18:	f7ff ff7a 	bl	8005c10 <memcpy>
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	4630      	mov	r0, r6
 8005d20:	f7ff ffb7 	bl	8005c92 <_Bfree>
 8005d24:	4644      	mov	r4, r8
 8005d26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d2a:	3501      	adds	r5, #1
 8005d2c:	615f      	str	r7, [r3, #20]
 8005d2e:	6125      	str	r5, [r4, #16]
 8005d30:	4620      	mov	r0, r4
 8005d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005d36 <__hi0bits>:
 8005d36:	0c02      	lsrs	r2, r0, #16
 8005d38:	0412      	lsls	r2, r2, #16
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	b9b2      	cbnz	r2, 8005d6c <__hi0bits+0x36>
 8005d3e:	0403      	lsls	r3, r0, #16
 8005d40:	2010      	movs	r0, #16
 8005d42:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005d46:	bf04      	itt	eq
 8005d48:	021b      	lsleq	r3, r3, #8
 8005d4a:	3008      	addeq	r0, #8
 8005d4c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005d50:	bf04      	itt	eq
 8005d52:	011b      	lsleq	r3, r3, #4
 8005d54:	3004      	addeq	r0, #4
 8005d56:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005d5a:	bf04      	itt	eq
 8005d5c:	009b      	lsleq	r3, r3, #2
 8005d5e:	3002      	addeq	r0, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	db06      	blt.n	8005d72 <__hi0bits+0x3c>
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	d503      	bpl.n	8005d70 <__hi0bits+0x3a>
 8005d68:	3001      	adds	r0, #1
 8005d6a:	4770      	bx	lr
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	e7e8      	b.n	8005d42 <__hi0bits+0xc>
 8005d70:	2020      	movs	r0, #32
 8005d72:	4770      	bx	lr

08005d74 <__lo0bits>:
 8005d74:	6803      	ldr	r3, [r0, #0]
 8005d76:	4601      	mov	r1, r0
 8005d78:	f013 0207 	ands.w	r2, r3, #7
 8005d7c:	d00b      	beq.n	8005d96 <__lo0bits+0x22>
 8005d7e:	07da      	lsls	r2, r3, #31
 8005d80:	d423      	bmi.n	8005dca <__lo0bits+0x56>
 8005d82:	0798      	lsls	r0, r3, #30
 8005d84:	bf49      	itett	mi
 8005d86:	085b      	lsrmi	r3, r3, #1
 8005d88:	089b      	lsrpl	r3, r3, #2
 8005d8a:	2001      	movmi	r0, #1
 8005d8c:	600b      	strmi	r3, [r1, #0]
 8005d8e:	bf5c      	itt	pl
 8005d90:	600b      	strpl	r3, [r1, #0]
 8005d92:	2002      	movpl	r0, #2
 8005d94:	4770      	bx	lr
 8005d96:	b298      	uxth	r0, r3
 8005d98:	b9a8      	cbnz	r0, 8005dc6 <__lo0bits+0x52>
 8005d9a:	2010      	movs	r0, #16
 8005d9c:	0c1b      	lsrs	r3, r3, #16
 8005d9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005da2:	bf04      	itt	eq
 8005da4:	0a1b      	lsreq	r3, r3, #8
 8005da6:	3008      	addeq	r0, #8
 8005da8:	071a      	lsls	r2, r3, #28
 8005daa:	bf04      	itt	eq
 8005dac:	091b      	lsreq	r3, r3, #4
 8005dae:	3004      	addeq	r0, #4
 8005db0:	079a      	lsls	r2, r3, #30
 8005db2:	bf04      	itt	eq
 8005db4:	089b      	lsreq	r3, r3, #2
 8005db6:	3002      	addeq	r0, #2
 8005db8:	07da      	lsls	r2, r3, #31
 8005dba:	d402      	bmi.n	8005dc2 <__lo0bits+0x4e>
 8005dbc:	085b      	lsrs	r3, r3, #1
 8005dbe:	d006      	beq.n	8005dce <__lo0bits+0x5a>
 8005dc0:	3001      	adds	r0, #1
 8005dc2:	600b      	str	r3, [r1, #0]
 8005dc4:	4770      	bx	lr
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	e7e9      	b.n	8005d9e <__lo0bits+0x2a>
 8005dca:	2000      	movs	r0, #0
 8005dcc:	4770      	bx	lr
 8005dce:	2020      	movs	r0, #32
 8005dd0:	4770      	bx	lr

08005dd2 <__i2b>:
 8005dd2:	b510      	push	{r4, lr}
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	2101      	movs	r1, #1
 8005dd8:	f7ff ff27 	bl	8005c2a <_Balloc>
 8005ddc:	2201      	movs	r2, #1
 8005dde:	6144      	str	r4, [r0, #20]
 8005de0:	6102      	str	r2, [r0, #16]
 8005de2:	bd10      	pop	{r4, pc}

08005de4 <__multiply>:
 8005de4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de8:	4614      	mov	r4, r2
 8005dea:	690a      	ldr	r2, [r1, #16]
 8005dec:	6923      	ldr	r3, [r4, #16]
 8005dee:	4688      	mov	r8, r1
 8005df0:	429a      	cmp	r2, r3
 8005df2:	bfbe      	ittt	lt
 8005df4:	460b      	movlt	r3, r1
 8005df6:	46a0      	movlt	r8, r4
 8005df8:	461c      	movlt	r4, r3
 8005dfa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005dfe:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005e06:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005e0a:	eb07 0609 	add.w	r6, r7, r9
 8005e0e:	42b3      	cmp	r3, r6
 8005e10:	bfb8      	it	lt
 8005e12:	3101      	addlt	r1, #1
 8005e14:	f7ff ff09 	bl	8005c2a <_Balloc>
 8005e18:	f100 0514 	add.w	r5, r0, #20
 8005e1c:	462b      	mov	r3, r5
 8005e1e:	2200      	movs	r2, #0
 8005e20:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005e24:	4573      	cmp	r3, lr
 8005e26:	d316      	bcc.n	8005e56 <__multiply+0x72>
 8005e28:	f104 0214 	add.w	r2, r4, #20
 8005e2c:	f108 0114 	add.w	r1, r8, #20
 8005e30:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005e34:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	9b00      	ldr	r3, [sp, #0]
 8005e3c:	9201      	str	r2, [sp, #4]
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d80c      	bhi.n	8005e5c <__multiply+0x78>
 8005e42:	2e00      	cmp	r6, #0
 8005e44:	dd03      	ble.n	8005e4e <__multiply+0x6a>
 8005e46:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d05d      	beq.n	8005f0a <__multiply+0x126>
 8005e4e:	6106      	str	r6, [r0, #16]
 8005e50:	b003      	add	sp, #12
 8005e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e56:	f843 2b04 	str.w	r2, [r3], #4
 8005e5a:	e7e3      	b.n	8005e24 <__multiply+0x40>
 8005e5c:	f8b2 b000 	ldrh.w	fp, [r2]
 8005e60:	f1bb 0f00 	cmp.w	fp, #0
 8005e64:	d023      	beq.n	8005eae <__multiply+0xca>
 8005e66:	4689      	mov	r9, r1
 8005e68:	46ac      	mov	ip, r5
 8005e6a:	f04f 0800 	mov.w	r8, #0
 8005e6e:	f859 4b04 	ldr.w	r4, [r9], #4
 8005e72:	f8dc a000 	ldr.w	sl, [ip]
 8005e76:	b2a3      	uxth	r3, r4
 8005e78:	fa1f fa8a 	uxth.w	sl, sl
 8005e7c:	fb0b a303 	mla	r3, fp, r3, sl
 8005e80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005e84:	f8dc 4000 	ldr.w	r4, [ip]
 8005e88:	4443      	add	r3, r8
 8005e8a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005e8e:	fb0b 840a 	mla	r4, fp, sl, r8
 8005e92:	46e2      	mov	sl, ip
 8005e94:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005e9e:	454f      	cmp	r7, r9
 8005ea0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005ea4:	f84a 3b04 	str.w	r3, [sl], #4
 8005ea8:	d82b      	bhi.n	8005f02 <__multiply+0x11e>
 8005eaa:	f8cc 8004 	str.w	r8, [ip, #4]
 8005eae:	9b01      	ldr	r3, [sp, #4]
 8005eb0:	3204      	adds	r2, #4
 8005eb2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005eb6:	f1ba 0f00 	cmp.w	sl, #0
 8005eba:	d020      	beq.n	8005efe <__multiply+0x11a>
 8005ebc:	4689      	mov	r9, r1
 8005ebe:	46a8      	mov	r8, r5
 8005ec0:	f04f 0b00 	mov.w	fp, #0
 8005ec4:	682b      	ldr	r3, [r5, #0]
 8005ec6:	f8b9 c000 	ldrh.w	ip, [r9]
 8005eca:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	fb0a 440c 	mla	r4, sl, ip, r4
 8005ed4:	46c4      	mov	ip, r8
 8005ed6:	445c      	add	r4, fp
 8005ed8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005edc:	f84c 3b04 	str.w	r3, [ip], #4
 8005ee0:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ee4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005ee8:	0c1b      	lsrs	r3, r3, #16
 8005eea:	fb0a b303 	mla	r3, sl, r3, fp
 8005eee:	454f      	cmp	r7, r9
 8005ef0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005ef4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005ef8:	d805      	bhi.n	8005f06 <__multiply+0x122>
 8005efa:	f8c8 3004 	str.w	r3, [r8, #4]
 8005efe:	3504      	adds	r5, #4
 8005f00:	e79b      	b.n	8005e3a <__multiply+0x56>
 8005f02:	46d4      	mov	ip, sl
 8005f04:	e7b3      	b.n	8005e6e <__multiply+0x8a>
 8005f06:	46e0      	mov	r8, ip
 8005f08:	e7dd      	b.n	8005ec6 <__multiply+0xe2>
 8005f0a:	3e01      	subs	r6, #1
 8005f0c:	e799      	b.n	8005e42 <__multiply+0x5e>
	...

08005f10 <__pow5mult>:
 8005f10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f14:	4615      	mov	r5, r2
 8005f16:	f012 0203 	ands.w	r2, r2, #3
 8005f1a:	4606      	mov	r6, r0
 8005f1c:	460f      	mov	r7, r1
 8005f1e:	d007      	beq.n	8005f30 <__pow5mult+0x20>
 8005f20:	4c21      	ldr	r4, [pc, #132]	; (8005fa8 <__pow5mult+0x98>)
 8005f22:	3a01      	subs	r2, #1
 8005f24:	2300      	movs	r3, #0
 8005f26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f2a:	f7ff fec9 	bl	8005cc0 <__multadd>
 8005f2e:	4607      	mov	r7, r0
 8005f30:	10ad      	asrs	r5, r5, #2
 8005f32:	d035      	beq.n	8005fa0 <__pow5mult+0x90>
 8005f34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f36:	b93c      	cbnz	r4, 8005f48 <__pow5mult+0x38>
 8005f38:	2010      	movs	r0, #16
 8005f3a:	f7fe f9fb 	bl	8004334 <malloc>
 8005f3e:	6270      	str	r0, [r6, #36]	; 0x24
 8005f40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f44:	6004      	str	r4, [r0, #0]
 8005f46:	60c4      	str	r4, [r0, #12]
 8005f48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f50:	b94c      	cbnz	r4, 8005f66 <__pow5mult+0x56>
 8005f52:	f240 2171 	movw	r1, #625	; 0x271
 8005f56:	4630      	mov	r0, r6
 8005f58:	f7ff ff3b 	bl	8005dd2 <__i2b>
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	4604      	mov	r4, r0
 8005f60:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f64:	6003      	str	r3, [r0, #0]
 8005f66:	f04f 0800 	mov.w	r8, #0
 8005f6a:	07eb      	lsls	r3, r5, #31
 8005f6c:	d50a      	bpl.n	8005f84 <__pow5mult+0x74>
 8005f6e:	4639      	mov	r1, r7
 8005f70:	4622      	mov	r2, r4
 8005f72:	4630      	mov	r0, r6
 8005f74:	f7ff ff36 	bl	8005de4 <__multiply>
 8005f78:	4681      	mov	r9, r0
 8005f7a:	4639      	mov	r1, r7
 8005f7c:	4630      	mov	r0, r6
 8005f7e:	f7ff fe88 	bl	8005c92 <_Bfree>
 8005f82:	464f      	mov	r7, r9
 8005f84:	106d      	asrs	r5, r5, #1
 8005f86:	d00b      	beq.n	8005fa0 <__pow5mult+0x90>
 8005f88:	6820      	ldr	r0, [r4, #0]
 8005f8a:	b938      	cbnz	r0, 8005f9c <__pow5mult+0x8c>
 8005f8c:	4622      	mov	r2, r4
 8005f8e:	4621      	mov	r1, r4
 8005f90:	4630      	mov	r0, r6
 8005f92:	f7ff ff27 	bl	8005de4 <__multiply>
 8005f96:	6020      	str	r0, [r4, #0]
 8005f98:	f8c0 8000 	str.w	r8, [r0]
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	e7e4      	b.n	8005f6a <__pow5mult+0x5a>
 8005fa0:	4638      	mov	r0, r7
 8005fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fa6:	bf00      	nop
 8005fa8:	08006868 	.word	0x08006868

08005fac <__lshift>:
 8005fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb0:	460c      	mov	r4, r1
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	4616      	mov	r6, r2
 8005fb6:	6923      	ldr	r3, [r4, #16]
 8005fb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005fbc:	eb0a 0903 	add.w	r9, sl, r3
 8005fc0:	6849      	ldr	r1, [r1, #4]
 8005fc2:	68a3      	ldr	r3, [r4, #8]
 8005fc4:	f109 0501 	add.w	r5, r9, #1
 8005fc8:	42ab      	cmp	r3, r5
 8005fca:	db32      	blt.n	8006032 <__lshift+0x86>
 8005fcc:	4638      	mov	r0, r7
 8005fce:	f7ff fe2c 	bl	8005c2a <_Balloc>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	4680      	mov	r8, r0
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	f100 0114 	add.w	r1, r0, #20
 8005fdc:	4553      	cmp	r3, sl
 8005fde:	db2b      	blt.n	8006038 <__lshift+0x8c>
 8005fe0:	6920      	ldr	r0, [r4, #16]
 8005fe2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fe6:	f104 0314 	add.w	r3, r4, #20
 8005fea:	f016 021f 	ands.w	r2, r6, #31
 8005fee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005ff2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005ff6:	d025      	beq.n	8006044 <__lshift+0x98>
 8005ff8:	2000      	movs	r0, #0
 8005ffa:	f1c2 0e20 	rsb	lr, r2, #32
 8005ffe:	468a      	mov	sl, r1
 8006000:	681e      	ldr	r6, [r3, #0]
 8006002:	4096      	lsls	r6, r2
 8006004:	4330      	orrs	r0, r6
 8006006:	f84a 0b04 	str.w	r0, [sl], #4
 800600a:	f853 0b04 	ldr.w	r0, [r3], #4
 800600e:	459c      	cmp	ip, r3
 8006010:	fa20 f00e 	lsr.w	r0, r0, lr
 8006014:	d814      	bhi.n	8006040 <__lshift+0x94>
 8006016:	6048      	str	r0, [r1, #4]
 8006018:	b108      	cbz	r0, 800601e <__lshift+0x72>
 800601a:	f109 0502 	add.w	r5, r9, #2
 800601e:	3d01      	subs	r5, #1
 8006020:	4638      	mov	r0, r7
 8006022:	f8c8 5010 	str.w	r5, [r8, #16]
 8006026:	4621      	mov	r1, r4
 8006028:	f7ff fe33 	bl	8005c92 <_Bfree>
 800602c:	4640      	mov	r0, r8
 800602e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006032:	3101      	adds	r1, #1
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	e7c7      	b.n	8005fc8 <__lshift+0x1c>
 8006038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800603c:	3301      	adds	r3, #1
 800603e:	e7cd      	b.n	8005fdc <__lshift+0x30>
 8006040:	4651      	mov	r1, sl
 8006042:	e7dc      	b.n	8005ffe <__lshift+0x52>
 8006044:	3904      	subs	r1, #4
 8006046:	f853 2b04 	ldr.w	r2, [r3], #4
 800604a:	459c      	cmp	ip, r3
 800604c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006050:	d8f9      	bhi.n	8006046 <__lshift+0x9a>
 8006052:	e7e4      	b.n	800601e <__lshift+0x72>

08006054 <__mcmp>:
 8006054:	6903      	ldr	r3, [r0, #16]
 8006056:	690a      	ldr	r2, [r1, #16]
 8006058:	b530      	push	{r4, r5, lr}
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	d10c      	bne.n	8006078 <__mcmp+0x24>
 800605e:	0092      	lsls	r2, r2, #2
 8006060:	3014      	adds	r0, #20
 8006062:	3114      	adds	r1, #20
 8006064:	1884      	adds	r4, r0, r2
 8006066:	4411      	add	r1, r2
 8006068:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800606c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006070:	4295      	cmp	r5, r2
 8006072:	d003      	beq.n	800607c <__mcmp+0x28>
 8006074:	d305      	bcc.n	8006082 <__mcmp+0x2e>
 8006076:	2301      	movs	r3, #1
 8006078:	4618      	mov	r0, r3
 800607a:	bd30      	pop	{r4, r5, pc}
 800607c:	42a0      	cmp	r0, r4
 800607e:	d3f3      	bcc.n	8006068 <__mcmp+0x14>
 8006080:	e7fa      	b.n	8006078 <__mcmp+0x24>
 8006082:	f04f 33ff 	mov.w	r3, #4294967295
 8006086:	e7f7      	b.n	8006078 <__mcmp+0x24>

08006088 <__mdiff>:
 8006088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800608c:	460d      	mov	r5, r1
 800608e:	4607      	mov	r7, r0
 8006090:	4611      	mov	r1, r2
 8006092:	4628      	mov	r0, r5
 8006094:	4614      	mov	r4, r2
 8006096:	f7ff ffdd 	bl	8006054 <__mcmp>
 800609a:	1e06      	subs	r6, r0, #0
 800609c:	d108      	bne.n	80060b0 <__mdiff+0x28>
 800609e:	4631      	mov	r1, r6
 80060a0:	4638      	mov	r0, r7
 80060a2:	f7ff fdc2 	bl	8005c2a <_Balloc>
 80060a6:	2301      	movs	r3, #1
 80060a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80060ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b0:	bfa4      	itt	ge
 80060b2:	4623      	movge	r3, r4
 80060b4:	462c      	movge	r4, r5
 80060b6:	4638      	mov	r0, r7
 80060b8:	6861      	ldr	r1, [r4, #4]
 80060ba:	bfa6      	itte	ge
 80060bc:	461d      	movge	r5, r3
 80060be:	2600      	movge	r6, #0
 80060c0:	2601      	movlt	r6, #1
 80060c2:	f7ff fdb2 	bl	8005c2a <_Balloc>
 80060c6:	f04f 0e00 	mov.w	lr, #0
 80060ca:	60c6      	str	r6, [r0, #12]
 80060cc:	692b      	ldr	r3, [r5, #16]
 80060ce:	6926      	ldr	r6, [r4, #16]
 80060d0:	f104 0214 	add.w	r2, r4, #20
 80060d4:	f105 0914 	add.w	r9, r5, #20
 80060d8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80060dc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80060e0:	f100 0114 	add.w	r1, r0, #20
 80060e4:	f852 ab04 	ldr.w	sl, [r2], #4
 80060e8:	f859 5b04 	ldr.w	r5, [r9], #4
 80060ec:	fa1f f38a 	uxth.w	r3, sl
 80060f0:	4473      	add	r3, lr
 80060f2:	b2ac      	uxth	r4, r5
 80060f4:	1b1b      	subs	r3, r3, r4
 80060f6:	0c2c      	lsrs	r4, r5, #16
 80060f8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80060fc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8006100:	b29b      	uxth	r3, r3
 8006102:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8006106:	45c8      	cmp	r8, r9
 8006108:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800610c:	4694      	mov	ip, r2
 800610e:	f841 4b04 	str.w	r4, [r1], #4
 8006112:	d8e7      	bhi.n	80060e4 <__mdiff+0x5c>
 8006114:	45bc      	cmp	ip, r7
 8006116:	d304      	bcc.n	8006122 <__mdiff+0x9a>
 8006118:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800611c:	b183      	cbz	r3, 8006140 <__mdiff+0xb8>
 800611e:	6106      	str	r6, [r0, #16]
 8006120:	e7c4      	b.n	80060ac <__mdiff+0x24>
 8006122:	f85c 4b04 	ldr.w	r4, [ip], #4
 8006126:	b2a2      	uxth	r2, r4
 8006128:	4472      	add	r2, lr
 800612a:	1413      	asrs	r3, r2, #16
 800612c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006130:	b292      	uxth	r2, r2
 8006132:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006136:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800613a:	f841 2b04 	str.w	r2, [r1], #4
 800613e:	e7e9      	b.n	8006114 <__mdiff+0x8c>
 8006140:	3e01      	subs	r6, #1
 8006142:	e7e9      	b.n	8006118 <__mdiff+0x90>

08006144 <__d2b>:
 8006144:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006148:	461c      	mov	r4, r3
 800614a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800614e:	2101      	movs	r1, #1
 8006150:	4690      	mov	r8, r2
 8006152:	f7ff fd6a 	bl	8005c2a <_Balloc>
 8006156:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800615a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800615e:	4607      	mov	r7, r0
 8006160:	bb34      	cbnz	r4, 80061b0 <__d2b+0x6c>
 8006162:	9201      	str	r2, [sp, #4]
 8006164:	f1b8 0200 	subs.w	r2, r8, #0
 8006168:	d027      	beq.n	80061ba <__d2b+0x76>
 800616a:	a802      	add	r0, sp, #8
 800616c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8006170:	f7ff fe00 	bl	8005d74 <__lo0bits>
 8006174:	9900      	ldr	r1, [sp, #0]
 8006176:	b1f0      	cbz	r0, 80061b6 <__d2b+0x72>
 8006178:	9a01      	ldr	r2, [sp, #4]
 800617a:	f1c0 0320 	rsb	r3, r0, #32
 800617e:	fa02 f303 	lsl.w	r3, r2, r3
 8006182:	430b      	orrs	r3, r1
 8006184:	40c2      	lsrs	r2, r0
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	9201      	str	r2, [sp, #4]
 800618a:	9b01      	ldr	r3, [sp, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	bf14      	ite	ne
 8006190:	2102      	movne	r1, #2
 8006192:	2101      	moveq	r1, #1
 8006194:	61bb      	str	r3, [r7, #24]
 8006196:	6139      	str	r1, [r7, #16]
 8006198:	b1c4      	cbz	r4, 80061cc <__d2b+0x88>
 800619a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800619e:	4404      	add	r4, r0
 80061a0:	6034      	str	r4, [r6, #0]
 80061a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061a6:	6028      	str	r0, [r5, #0]
 80061a8:	4638      	mov	r0, r7
 80061aa:	b002      	add	sp, #8
 80061ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80061b4:	e7d5      	b.n	8006162 <__d2b+0x1e>
 80061b6:	6179      	str	r1, [r7, #20]
 80061b8:	e7e7      	b.n	800618a <__d2b+0x46>
 80061ba:	a801      	add	r0, sp, #4
 80061bc:	f7ff fdda 	bl	8005d74 <__lo0bits>
 80061c0:	2101      	movs	r1, #1
 80061c2:	9b01      	ldr	r3, [sp, #4]
 80061c4:	6139      	str	r1, [r7, #16]
 80061c6:	617b      	str	r3, [r7, #20]
 80061c8:	3020      	adds	r0, #32
 80061ca:	e7e5      	b.n	8006198 <__d2b+0x54>
 80061cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80061d0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80061d4:	6030      	str	r0, [r6, #0]
 80061d6:	6918      	ldr	r0, [r3, #16]
 80061d8:	f7ff fdad 	bl	8005d36 <__hi0bits>
 80061dc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80061e0:	e7e1      	b.n	80061a6 <__d2b+0x62>

080061e2 <_calloc_r>:
 80061e2:	b538      	push	{r3, r4, r5, lr}
 80061e4:	fb02 f401 	mul.w	r4, r2, r1
 80061e8:	4621      	mov	r1, r4
 80061ea:	f7fe f919 	bl	8004420 <_malloc_r>
 80061ee:	4605      	mov	r5, r0
 80061f0:	b118      	cbz	r0, 80061fa <_calloc_r+0x18>
 80061f2:	4622      	mov	r2, r4
 80061f4:	2100      	movs	r1, #0
 80061f6:	f7fe f8bf 	bl	8004378 <memset>
 80061fa:	4628      	mov	r0, r5
 80061fc:	bd38      	pop	{r3, r4, r5, pc}

080061fe <__ssputs_r>:
 80061fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006202:	688e      	ldr	r6, [r1, #8]
 8006204:	4682      	mov	sl, r0
 8006206:	429e      	cmp	r6, r3
 8006208:	460c      	mov	r4, r1
 800620a:	4690      	mov	r8, r2
 800620c:	4699      	mov	r9, r3
 800620e:	d837      	bhi.n	8006280 <__ssputs_r+0x82>
 8006210:	898a      	ldrh	r2, [r1, #12]
 8006212:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006216:	d031      	beq.n	800627c <__ssputs_r+0x7e>
 8006218:	2302      	movs	r3, #2
 800621a:	6825      	ldr	r5, [r4, #0]
 800621c:	6909      	ldr	r1, [r1, #16]
 800621e:	1a6f      	subs	r7, r5, r1
 8006220:	6965      	ldr	r5, [r4, #20]
 8006222:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006226:	fb95 f5f3 	sdiv	r5, r5, r3
 800622a:	f109 0301 	add.w	r3, r9, #1
 800622e:	443b      	add	r3, r7
 8006230:	429d      	cmp	r5, r3
 8006232:	bf38      	it	cc
 8006234:	461d      	movcc	r5, r3
 8006236:	0553      	lsls	r3, r2, #21
 8006238:	d530      	bpl.n	800629c <__ssputs_r+0x9e>
 800623a:	4629      	mov	r1, r5
 800623c:	f7fe f8f0 	bl	8004420 <_malloc_r>
 8006240:	4606      	mov	r6, r0
 8006242:	b950      	cbnz	r0, 800625a <__ssputs_r+0x5c>
 8006244:	230c      	movs	r3, #12
 8006246:	f04f 30ff 	mov.w	r0, #4294967295
 800624a:	f8ca 3000 	str.w	r3, [sl]
 800624e:	89a3      	ldrh	r3, [r4, #12]
 8006250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800625a:	463a      	mov	r2, r7
 800625c:	6921      	ldr	r1, [r4, #16]
 800625e:	f7ff fcd7 	bl	8005c10 <memcpy>
 8006262:	89a3      	ldrh	r3, [r4, #12]
 8006264:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800626c:	81a3      	strh	r3, [r4, #12]
 800626e:	6126      	str	r6, [r4, #16]
 8006270:	443e      	add	r6, r7
 8006272:	6026      	str	r6, [r4, #0]
 8006274:	464e      	mov	r6, r9
 8006276:	6165      	str	r5, [r4, #20]
 8006278:	1bed      	subs	r5, r5, r7
 800627a:	60a5      	str	r5, [r4, #8]
 800627c:	454e      	cmp	r6, r9
 800627e:	d900      	bls.n	8006282 <__ssputs_r+0x84>
 8006280:	464e      	mov	r6, r9
 8006282:	4632      	mov	r2, r6
 8006284:	4641      	mov	r1, r8
 8006286:	6820      	ldr	r0, [r4, #0]
 8006288:	f000 f90c 	bl	80064a4 <memmove>
 800628c:	68a3      	ldr	r3, [r4, #8]
 800628e:	2000      	movs	r0, #0
 8006290:	1b9b      	subs	r3, r3, r6
 8006292:	60a3      	str	r3, [r4, #8]
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	441e      	add	r6, r3
 8006298:	6026      	str	r6, [r4, #0]
 800629a:	e7dc      	b.n	8006256 <__ssputs_r+0x58>
 800629c:	462a      	mov	r2, r5
 800629e:	f000 f91a 	bl	80064d6 <_realloc_r>
 80062a2:	4606      	mov	r6, r0
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d1e2      	bne.n	800626e <__ssputs_r+0x70>
 80062a8:	6921      	ldr	r1, [r4, #16]
 80062aa:	4650      	mov	r0, sl
 80062ac:	f7fe f86c 	bl	8004388 <_free_r>
 80062b0:	e7c8      	b.n	8006244 <__ssputs_r+0x46>
	...

080062b4 <_svfiprintf_r>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	461d      	mov	r5, r3
 80062ba:	898b      	ldrh	r3, [r1, #12]
 80062bc:	b09d      	sub	sp, #116	; 0x74
 80062be:	061f      	lsls	r7, r3, #24
 80062c0:	4680      	mov	r8, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	4616      	mov	r6, r2
 80062c6:	d50f      	bpl.n	80062e8 <_svfiprintf_r+0x34>
 80062c8:	690b      	ldr	r3, [r1, #16]
 80062ca:	b96b      	cbnz	r3, 80062e8 <_svfiprintf_r+0x34>
 80062cc:	2140      	movs	r1, #64	; 0x40
 80062ce:	f7fe f8a7 	bl	8004420 <_malloc_r>
 80062d2:	6020      	str	r0, [r4, #0]
 80062d4:	6120      	str	r0, [r4, #16]
 80062d6:	b928      	cbnz	r0, 80062e4 <_svfiprintf_r+0x30>
 80062d8:	230c      	movs	r3, #12
 80062da:	f8c8 3000 	str.w	r3, [r8]
 80062de:	f04f 30ff 	mov.w	r0, #4294967295
 80062e2:	e0c8      	b.n	8006476 <_svfiprintf_r+0x1c2>
 80062e4:	2340      	movs	r3, #64	; 0x40
 80062e6:	6163      	str	r3, [r4, #20]
 80062e8:	2300      	movs	r3, #0
 80062ea:	9309      	str	r3, [sp, #36]	; 0x24
 80062ec:	2320      	movs	r3, #32
 80062ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062f2:	2330      	movs	r3, #48	; 0x30
 80062f4:	f04f 0b01 	mov.w	fp, #1
 80062f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062fc:	9503      	str	r5, [sp, #12]
 80062fe:	4637      	mov	r7, r6
 8006300:	463d      	mov	r5, r7
 8006302:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006306:	b10b      	cbz	r3, 800630c <_svfiprintf_r+0x58>
 8006308:	2b25      	cmp	r3, #37	; 0x25
 800630a:	d13e      	bne.n	800638a <_svfiprintf_r+0xd6>
 800630c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006310:	d00b      	beq.n	800632a <_svfiprintf_r+0x76>
 8006312:	4653      	mov	r3, sl
 8006314:	4632      	mov	r2, r6
 8006316:	4621      	mov	r1, r4
 8006318:	4640      	mov	r0, r8
 800631a:	f7ff ff70 	bl	80061fe <__ssputs_r>
 800631e:	3001      	adds	r0, #1
 8006320:	f000 80a4 	beq.w	800646c <_svfiprintf_r+0x1b8>
 8006324:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006326:	4453      	add	r3, sl
 8006328:	9309      	str	r3, [sp, #36]	; 0x24
 800632a:	783b      	ldrb	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 809d 	beq.w	800646c <_svfiprintf_r+0x1b8>
 8006332:	2300      	movs	r3, #0
 8006334:	f04f 32ff 	mov.w	r2, #4294967295
 8006338:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800633c:	9304      	str	r3, [sp, #16]
 800633e:	9307      	str	r3, [sp, #28]
 8006340:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006344:	931a      	str	r3, [sp, #104]	; 0x68
 8006346:	462f      	mov	r7, r5
 8006348:	2205      	movs	r2, #5
 800634a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800634e:	4850      	ldr	r0, [pc, #320]	; (8006490 <_svfiprintf_r+0x1dc>)
 8006350:	f7ff fc50 	bl	8005bf4 <memchr>
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	b9d0      	cbnz	r0, 800638e <_svfiprintf_r+0xda>
 8006358:	06d9      	lsls	r1, r3, #27
 800635a:	bf44      	itt	mi
 800635c:	2220      	movmi	r2, #32
 800635e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006362:	071a      	lsls	r2, r3, #28
 8006364:	bf44      	itt	mi
 8006366:	222b      	movmi	r2, #43	; 0x2b
 8006368:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800636c:	782a      	ldrb	r2, [r5, #0]
 800636e:	2a2a      	cmp	r2, #42	; 0x2a
 8006370:	d015      	beq.n	800639e <_svfiprintf_r+0xea>
 8006372:	462f      	mov	r7, r5
 8006374:	2000      	movs	r0, #0
 8006376:	250a      	movs	r5, #10
 8006378:	9a07      	ldr	r2, [sp, #28]
 800637a:	4639      	mov	r1, r7
 800637c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006380:	3b30      	subs	r3, #48	; 0x30
 8006382:	2b09      	cmp	r3, #9
 8006384:	d94d      	bls.n	8006422 <_svfiprintf_r+0x16e>
 8006386:	b1b8      	cbz	r0, 80063b8 <_svfiprintf_r+0x104>
 8006388:	e00f      	b.n	80063aa <_svfiprintf_r+0xf6>
 800638a:	462f      	mov	r7, r5
 800638c:	e7b8      	b.n	8006300 <_svfiprintf_r+0x4c>
 800638e:	4a40      	ldr	r2, [pc, #256]	; (8006490 <_svfiprintf_r+0x1dc>)
 8006390:	463d      	mov	r5, r7
 8006392:	1a80      	subs	r0, r0, r2
 8006394:	fa0b f000 	lsl.w	r0, fp, r0
 8006398:	4318      	orrs	r0, r3
 800639a:	9004      	str	r0, [sp, #16]
 800639c:	e7d3      	b.n	8006346 <_svfiprintf_r+0x92>
 800639e:	9a03      	ldr	r2, [sp, #12]
 80063a0:	1d11      	adds	r1, r2, #4
 80063a2:	6812      	ldr	r2, [r2, #0]
 80063a4:	9103      	str	r1, [sp, #12]
 80063a6:	2a00      	cmp	r2, #0
 80063a8:	db01      	blt.n	80063ae <_svfiprintf_r+0xfa>
 80063aa:	9207      	str	r2, [sp, #28]
 80063ac:	e004      	b.n	80063b8 <_svfiprintf_r+0x104>
 80063ae:	4252      	negs	r2, r2
 80063b0:	f043 0302 	orr.w	r3, r3, #2
 80063b4:	9207      	str	r2, [sp, #28]
 80063b6:	9304      	str	r3, [sp, #16]
 80063b8:	783b      	ldrb	r3, [r7, #0]
 80063ba:	2b2e      	cmp	r3, #46	; 0x2e
 80063bc:	d10c      	bne.n	80063d8 <_svfiprintf_r+0x124>
 80063be:	787b      	ldrb	r3, [r7, #1]
 80063c0:	2b2a      	cmp	r3, #42	; 0x2a
 80063c2:	d133      	bne.n	800642c <_svfiprintf_r+0x178>
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	3702      	adds	r7, #2
 80063c8:	1d1a      	adds	r2, r3, #4
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	9203      	str	r2, [sp, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bfb8      	it	lt
 80063d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80063d6:	9305      	str	r3, [sp, #20]
 80063d8:	4d2e      	ldr	r5, [pc, #184]	; (8006494 <_svfiprintf_r+0x1e0>)
 80063da:	2203      	movs	r2, #3
 80063dc:	7839      	ldrb	r1, [r7, #0]
 80063de:	4628      	mov	r0, r5
 80063e0:	f7ff fc08 	bl	8005bf4 <memchr>
 80063e4:	b138      	cbz	r0, 80063f6 <_svfiprintf_r+0x142>
 80063e6:	2340      	movs	r3, #64	; 0x40
 80063e8:	1b40      	subs	r0, r0, r5
 80063ea:	fa03 f000 	lsl.w	r0, r3, r0
 80063ee:	9b04      	ldr	r3, [sp, #16]
 80063f0:	3701      	adds	r7, #1
 80063f2:	4303      	orrs	r3, r0
 80063f4:	9304      	str	r3, [sp, #16]
 80063f6:	7839      	ldrb	r1, [r7, #0]
 80063f8:	2206      	movs	r2, #6
 80063fa:	4827      	ldr	r0, [pc, #156]	; (8006498 <_svfiprintf_r+0x1e4>)
 80063fc:	1c7e      	adds	r6, r7, #1
 80063fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006402:	f7ff fbf7 	bl	8005bf4 <memchr>
 8006406:	2800      	cmp	r0, #0
 8006408:	d038      	beq.n	800647c <_svfiprintf_r+0x1c8>
 800640a:	4b24      	ldr	r3, [pc, #144]	; (800649c <_svfiprintf_r+0x1e8>)
 800640c:	bb13      	cbnz	r3, 8006454 <_svfiprintf_r+0x1a0>
 800640e:	9b03      	ldr	r3, [sp, #12]
 8006410:	3307      	adds	r3, #7
 8006412:	f023 0307 	bic.w	r3, r3, #7
 8006416:	3308      	adds	r3, #8
 8006418:	9303      	str	r3, [sp, #12]
 800641a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800641c:	444b      	add	r3, r9
 800641e:	9309      	str	r3, [sp, #36]	; 0x24
 8006420:	e76d      	b.n	80062fe <_svfiprintf_r+0x4a>
 8006422:	fb05 3202 	mla	r2, r5, r2, r3
 8006426:	2001      	movs	r0, #1
 8006428:	460f      	mov	r7, r1
 800642a:	e7a6      	b.n	800637a <_svfiprintf_r+0xc6>
 800642c:	2300      	movs	r3, #0
 800642e:	250a      	movs	r5, #10
 8006430:	4619      	mov	r1, r3
 8006432:	3701      	adds	r7, #1
 8006434:	9305      	str	r3, [sp, #20]
 8006436:	4638      	mov	r0, r7
 8006438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800643c:	3a30      	subs	r2, #48	; 0x30
 800643e:	2a09      	cmp	r2, #9
 8006440:	d903      	bls.n	800644a <_svfiprintf_r+0x196>
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0c8      	beq.n	80063d8 <_svfiprintf_r+0x124>
 8006446:	9105      	str	r1, [sp, #20]
 8006448:	e7c6      	b.n	80063d8 <_svfiprintf_r+0x124>
 800644a:	fb05 2101 	mla	r1, r5, r1, r2
 800644e:	2301      	movs	r3, #1
 8006450:	4607      	mov	r7, r0
 8006452:	e7f0      	b.n	8006436 <_svfiprintf_r+0x182>
 8006454:	ab03      	add	r3, sp, #12
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	4622      	mov	r2, r4
 800645a:	4b11      	ldr	r3, [pc, #68]	; (80064a0 <_svfiprintf_r+0x1ec>)
 800645c:	a904      	add	r1, sp, #16
 800645e:	4640      	mov	r0, r8
 8006460:	f7fe f8ca 	bl	80045f8 <_printf_float>
 8006464:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006468:	4681      	mov	r9, r0
 800646a:	d1d6      	bne.n	800641a <_svfiprintf_r+0x166>
 800646c:	89a3      	ldrh	r3, [r4, #12]
 800646e:	065b      	lsls	r3, r3, #25
 8006470:	f53f af35 	bmi.w	80062de <_svfiprintf_r+0x2a>
 8006474:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006476:	b01d      	add	sp, #116	; 0x74
 8006478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800647c:	ab03      	add	r3, sp, #12
 800647e:	9300      	str	r3, [sp, #0]
 8006480:	4622      	mov	r2, r4
 8006482:	4b07      	ldr	r3, [pc, #28]	; (80064a0 <_svfiprintf_r+0x1ec>)
 8006484:	a904      	add	r1, sp, #16
 8006486:	4640      	mov	r0, r8
 8006488:	f7fe fb62 	bl	8004b50 <_printf_i>
 800648c:	e7ea      	b.n	8006464 <_svfiprintf_r+0x1b0>
 800648e:	bf00      	nop
 8006490:	08006874 	.word	0x08006874
 8006494:	0800687a 	.word	0x0800687a
 8006498:	0800687e 	.word	0x0800687e
 800649c:	080045f9 	.word	0x080045f9
 80064a0:	080061ff 	.word	0x080061ff

080064a4 <memmove>:
 80064a4:	4288      	cmp	r0, r1
 80064a6:	b510      	push	{r4, lr}
 80064a8:	eb01 0302 	add.w	r3, r1, r2
 80064ac:	d807      	bhi.n	80064be <memmove+0x1a>
 80064ae:	1e42      	subs	r2, r0, #1
 80064b0:	4299      	cmp	r1, r3
 80064b2:	d00a      	beq.n	80064ca <memmove+0x26>
 80064b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80064bc:	e7f8      	b.n	80064b0 <memmove+0xc>
 80064be:	4283      	cmp	r3, r0
 80064c0:	d9f5      	bls.n	80064ae <memmove+0xa>
 80064c2:	1881      	adds	r1, r0, r2
 80064c4:	1ad2      	subs	r2, r2, r3
 80064c6:	42d3      	cmn	r3, r2
 80064c8:	d100      	bne.n	80064cc <memmove+0x28>
 80064ca:	bd10      	pop	{r4, pc}
 80064cc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80064d0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80064d4:	e7f7      	b.n	80064c6 <memmove+0x22>

080064d6 <_realloc_r>:
 80064d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d8:	4607      	mov	r7, r0
 80064da:	4614      	mov	r4, r2
 80064dc:	460e      	mov	r6, r1
 80064de:	b921      	cbnz	r1, 80064ea <_realloc_r+0x14>
 80064e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80064e4:	4611      	mov	r1, r2
 80064e6:	f7fd bf9b 	b.w	8004420 <_malloc_r>
 80064ea:	b922      	cbnz	r2, 80064f6 <_realloc_r+0x20>
 80064ec:	f7fd ff4c 	bl	8004388 <_free_r>
 80064f0:	4625      	mov	r5, r4
 80064f2:	4628      	mov	r0, r5
 80064f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064f6:	f000 f814 	bl	8006522 <_malloc_usable_size_r>
 80064fa:	42a0      	cmp	r0, r4
 80064fc:	d20f      	bcs.n	800651e <_realloc_r+0x48>
 80064fe:	4621      	mov	r1, r4
 8006500:	4638      	mov	r0, r7
 8006502:	f7fd ff8d 	bl	8004420 <_malloc_r>
 8006506:	4605      	mov	r5, r0
 8006508:	2800      	cmp	r0, #0
 800650a:	d0f2      	beq.n	80064f2 <_realloc_r+0x1c>
 800650c:	4631      	mov	r1, r6
 800650e:	4622      	mov	r2, r4
 8006510:	f7ff fb7e 	bl	8005c10 <memcpy>
 8006514:	4631      	mov	r1, r6
 8006516:	4638      	mov	r0, r7
 8006518:	f7fd ff36 	bl	8004388 <_free_r>
 800651c:	e7e9      	b.n	80064f2 <_realloc_r+0x1c>
 800651e:	4635      	mov	r5, r6
 8006520:	e7e7      	b.n	80064f2 <_realloc_r+0x1c>

08006522 <_malloc_usable_size_r>:
 8006522:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006526:	1f18      	subs	r0, r3, #4
 8006528:	2b00      	cmp	r3, #0
 800652a:	bfbc      	itt	lt
 800652c:	580b      	ldrlt	r3, [r1, r0]
 800652e:	18c0      	addlt	r0, r0, r3
 8006530:	4770      	bx	lr
	...

08006534 <_init>:
 8006534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006536:	bf00      	nop
 8006538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800653a:	bc08      	pop	{r3}
 800653c:	469e      	mov	lr, r3
 800653e:	4770      	bx	lr

08006540 <_fini>:
 8006540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006542:	bf00      	nop
 8006544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006546:	bc08      	pop	{r3}
 8006548:	469e      	mov	lr, r3
 800654a:	4770      	bx	lr
