<map id="lib/Target/AMDGPU/SIMachineFunctionInfo.h" name="lib/Target/AMDGPU/SIMachineFunctionInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3769,5,3985,47"/>
<area shape="rect" id="node2" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5,95,243,136"/>
<area shape="rect" id="node3" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="267,95,501,136"/>
<area shape="rect" id="node4" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="525,95,824,136"/>
<area shape="rect" id="node5" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="848,95,1125,136"/>
<area shape="rect" id="node6" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1149,95,1381,136"/>
<area shape="rect" id="node7" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1405,95,1637,136"/>
<area shape="rect" id="node8" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1661,95,1928,136"/>
<area shape="rect" id="node9" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="1952,102,2275,129"/>
<area shape="rect" id="node10" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="2299,95,2562,136"/>
<area shape="rect" id="node11" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="2586,95,2854,136"/>
<area shape="rect" id="node12" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2879,102,3177,129"/>
<area shape="rect" id="node13" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="3201,95,3449,136"/>
<area shape="rect" id="node14" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="3474,95,3707,136"/>
<area shape="rect" id="node15" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="3731,102,4023,129"/>
<area shape="rect" id="node16" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="4047,95,4265,136"/>
<area shape="rect" id="node17" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="4289,95,4477,136"/>
<area shape="rect" id="node18" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="4501,95,4696,136"/>
<area shape="rect" id="node19" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4720,95,4923,136"/>
<area shape="rect" id="node20" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4947,95,5146,136"/>
<area shape="rect" id="node21" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="5170,95,5361,136"/>
<area shape="rect" id="node22" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="5385,95,5570,136"/>
<area shape="rect" id="node23" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="5595,95,5784,136"/>
<area shape="rect" id="node24" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5808,95,6008,136"/>
<area shape="rect" id="node25" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="6032,95,6248,136"/>
<area shape="rect" id="node26" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="6273,95,6493,136"/>
<area shape="rect" id="node27" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="6517,95,6752,136"/>
<area shape="rect" id="node28" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="6777,95,6991,136"/>
</map>
