#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Fri Jun 29 08:56:34 2018
# Process ID: 9320
# Log file: C:/Users/13612/Desktop/Multipul_period_CPU/vivado.log
# Journal file: C:/Users/13612/Desktop/Multipul_period_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/13612/Desktop/Multipul_preiod_CPU/Multipul_preiod_CPU.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2015/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 740.203 ; gain = 180.020
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Mul_Preiod_CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj Mul_Preiod_CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mup_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mup_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_MemData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_MemData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUout
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ALUM2DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ALUM2DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sim_1/new/Mul_Preiod_CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Preiod_CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2015/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto ec73e6f356cf4cc5a989c4c1103c3e98 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mul_Preiod_CPU_tb_behav xil_defaultlib.Mul_Preiod_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immdieate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:14]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Immediate [C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.srcs/sources_1/new/Mul_Top.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mul_ControlUnit
Compiling module xil_defaultlib.Mul_PC
Compiling module xil_defaultlib.Mul_InsMem
Compiling module xil_defaultlib.Mul_IR
Compiling module xil_defaultlib.Mul_Extend
Compiling module xil_defaultlib.Mul_RegFile
Compiling module xil_defaultlib.Mul_ADR
Compiling module xil_defaultlib.Mul_BDR
Compiling module xil_defaultlib.Mup_ALU
Compiling module xil_defaultlib.Mul_ALUout
Compiling module xil_defaultlib.Mul_ALUM2DR
Compiling module xil_defaultlib.Mul_MemData
Compiling module xil_defaultlib.Mul_Top
Compiling module xil_defaultlib.Mul_Preiod_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Mul_Preiod_CPU_tb_behav

****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 58.559 ; gain = 0.023

    while executing
"webtalk_transmit -clientid 2311837736 -regid "" -xml C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preio..."
    (file "C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav/xsim.dir/Mul_Preiod_CPU_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 29 15:22:05 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 757.871 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/13612/Desktop/Multipul_preiod_CPU/Mul_Preiod_CPU_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13612/Desktop/Multipul_period_CPU/Multipul_period_CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mul_Preiod_CPU_tb_behav -key {Behavioral:sim_1:Functional:Mul_Preiod_CPU_tb} -tclbatch {Mul_Preiod_CPU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.1
Time resolution is 1 ps
source Mul_Preiod_CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mul_Preiod_CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 768.082 ; gain = 10.211
run 2500 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 us
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUOp}} 
add_wave {{/Mul_Preiod_CPU_tb/CPU/ControlUnit/ALUSrcA}} 
