
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: link_design -top Top -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1616.719 ; gain = 0.000 ; free physical = 121 ; free virtual = 15069
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1620.719 ; gain = 259.590 ; free physical = 120 ; free virtual = 15067
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1702.750 ; gain = 82.031 ; free physical = 131 ; free virtual = 15055

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 277c1df5e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.312 ; gain = 414.562 ; free physical = 133 ; free virtual = 14698

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277c1df5e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 14629
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 277c1df5e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 14629
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d01fb8bb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 14629
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d01fb8bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 136 ; free virtual = 14629
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 135 ; free virtual = 14629
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 135 ; free virtual = 14629
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 135 ; free virtual = 14629
Ending Logic Optimization Task | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 135 ; free virtual = 14629

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 14627

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 14627

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 14627
Ending Netlist Obfuscation Task | Checksum: 1bfe686ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 14627
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2195.312 ; gain = 574.594 ; free physical = 133 ; free virtual = 14627
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.312 ; gain = 0.000 ; free physical = 133 ; free virtual = 14627
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2227.328 ; gain = 0.000 ; free physical = 129 ; free virtual = 14625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.328 ; gain = 0.000 ; free physical = 130 ; free virtual = 14627
INFO: [Common 17-1381] The checkpoint '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2299.363 ; gain = 72.035 ; free physical = 126 ; free virtual = 14595
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 129 ; free virtual = 14590
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1268c3cde

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:01 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 129 ; free virtual = 14590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 129 ; free virtual = 14591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c80526f4

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 124 ; free virtual = 14576

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c9cf061c

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 133 ; free virtual = 14588

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c9cf061c

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 133 ; free virtual = 14588
Phase 1 Placer Initialization | Checksum: c9cf061c

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 133 ; free virtual = 14588

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4ff09ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2299.363 ; gain = 0.000 ; free physical = 130 ; free virtual = 14587

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 147 ; free virtual = 14580

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 159c10810

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 145 ; free virtual = 14580
Phase 2 Global Placement | Checksum: 10c78053d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 144 ; free virtual = 14580

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10c78053d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 144 ; free virtual = 14580

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16fa74343

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 143 ; free virtual = 14579

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a791bc66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 143 ; free virtual = 14580

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1241743d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 143 ; free virtual = 14580

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1029f6668

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14577

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 141403b50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14577

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c4cab2d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14577
Phase 3 Detail Placement | Checksum: 1c4cab2d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14577

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dd0c702d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: dd0c702d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578
INFO: [Place 30-746] Post Placement Timing Summary WNS=76.219. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1372cd972

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578
Phase 4.1 Post Commit Optimization | Checksum: 1372cd972

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1372cd972

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1372cd972

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 138 ; free virtual = 14578
Phase 4.4 Final Placement Cleanup | Checksum: 10a740ce9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10a740ce9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 138 ; free virtual = 14578
Ending Placer Task | Checksum: 9783c275

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 141 ; free virtual = 14581
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2308.984 ; gain = 9.621 ; free physical = 141 ; free virtual = 14581
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 141 ; free virtual = 14581
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 141 ; free virtual = 14583
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 140 ; free virtual = 14582
INFO: [Common 17-1381] The checkpoint '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 144 ; free virtual = 14570
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2308.984 ; gain = 0.000 ; free physical = 151 ; free virtual = 14580
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 67dc74dc ConstDB: 0 ShapeSum: 2fa74d99 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11a1cb3f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2326.969 ; gain = 17.984 ; free physical = 120 ; free virtual = 14487
Post Restoration Checksum: NetGraph: 961fd8f3 NumContArr: 83fcdafd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11a1cb3f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2340.965 ; gain = 31.980 ; free physical = 125 ; free virtual = 14464

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a1cb3f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2367.965 ; gain = 58.980 ; free physical = 118 ; free virtual = 14418

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a1cb3f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2367.965 ; gain = 58.980 ; free physical = 119 ; free virtual = 14418
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ffb56131

Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.988 ; gain = 71.004 ; free physical = 130 ; free virtual = 14419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=76.154 | TNS=0.000  | WHS=-0.064 | THS=-0.064 |

Phase 2 Router Initialization | Checksum: 1bfdf9ebb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2379.988 ; gain = 71.004 ; free physical = 130 ; free virtual = 14419

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1edca3b33

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=76.011 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2d5543809

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419
Phase 4 Rip-up And Reroute | Checksum: 2d5543809

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2d5543809

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2d5543809

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419
Phase 5 Delay and Skew Optimization | Checksum: 2d5543809

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28fda4b2a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419
INFO: [Route 35-416] Intermediate Timing Summary | WNS=76.164 | TNS=0.000  | WHS=0.239  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28fda4b2a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419
Phase 6 Post Hold Fix | Checksum: 28fda4b2a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.018018 %
  Global Horizontal Routing Utilization  = 0.00988051 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 286d51807

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2381.992 ; gain = 73.008 ; free physical = 129 ; free virtual = 14419

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 286d51807

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2383.992 ; gain = 75.008 ; free physical = 128 ; free virtual = 14418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 243470964

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2383.992 ; gain = 75.008 ; free physical = 127 ; free virtual = 14420

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=76.164 | TNS=0.000  | WHS=0.239  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 243470964

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2383.992 ; gain = 75.008 ; free physical = 127 ; free virtual = 14419
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2383.992 ; gain = 75.008 ; free physical = 156 ; free virtual = 14448

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2383.992 ; gain = 75.008 ; free physical = 154 ; free virtual = 14451
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2383.992 ; gain = 0.000 ; free physical = 154 ; free virtual = 14451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.992 ; gain = 0.000 ; free physical = 150 ; free virtual = 14448
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2383.992 ; gain = 0.000 ; free physical = 150 ; free virtual = 14448
INFO: [Common 17-1381] The checkpoint '/home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mouadh/Desktop/ING3/TP/Vivado/7segBcd/7segBcd.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 22:30:51 2021...

*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: open_checkpoint Top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1284.879 ; gain = 0.000 ; free physical = 300 ; free virtual = 15341
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2085.707 ; gain = 2.000 ; free physical = 129 ; free virtual = 14582
Restored from archive | CPU: 0.220000 secs | Memory: 1.065109 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2085.707 ; gain = 2.000 ; free physical = 129 ; free virtual = 14582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.707 ; gain = 0.000 ; free physical = 129 ; free virtual = 14582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2085.707 ; gain = 800.828 ; free physical = 128 ; free virtual = 14581
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2553.223 ; gain = 467.516 ; free physical = 332 ; free virtual = 14528
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 22:34:35 2021...
