

================================================================
== Vivado HLS Report for 'copy_tensor_1'
================================================================
* Date:           Mon Jan  7 16:14:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    442|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|     480|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     480|    525|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_200_p2       |     *    |      3|  0|  20|          32|          32|
    |tmp5_fu_204_p2       |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_217_p2        |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_182_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_167_p2        |     +    |      0|  0|  38|          31|           1|
    |next_mul2_fu_148_p2  |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_153_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_194_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_223_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_6_fu_228_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_188_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_177_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_212_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_162_p2      |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      6|  0| 442|         445|         355|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_reg_137         |   9|          2|   31|         62|
    |j_reg_126         |   9|          2|   31|         62|
    |k_reg_91          |   9|          2|   31|         62|
    |phi_mul1_reg_114  |   9|          2|   32|         64|
    |phi_mul_reg_102   |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  83|         17|  158|        321|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |i_1_reg_318        |  31|   0|   31|          0|
    |i_reg_137          |  31|   0|   31|          0|
    |j_1_reg_290        |  31|   0|   31|          0|
    |j_reg_126          |  31|   0|   31|          0|
    |k_1_reg_282        |  31|   0|   31|          0|
    |k_reg_91           |  31|   0|   31|          0|
    |next_mul2_reg_269  |  32|   0|   32|          0|
    |next_mul_reg_274   |  32|   0|   32|          0|
    |phi_mul1_reg_114   |  32|   0|   32|          0|
    |phi_mul_reg_102    |  32|   0|   32|          0|
    |tmp3_reg_305       |  32|   0|   32|          0|
    |tmp4_reg_300       |  32|   0|   32|          0|
    |tmp5_reg_310       |  32|   0|   32|          0|
    |tmp_4_reg_323      |  32|   0|   32|          0|
    |tmp_reg_295        |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 480|   0|  480|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | copy_tensor.1 | return value |
|in1_V_address0  | out |    3|  ap_memory |     in1_V     |     array    |
|in1_V_ce0       | out |    1|  ap_memory |     in1_V     |     array    |
|in1_V_we0       | out |    1|  ap_memory |     in1_V     |     array    |
|in1_V_d0        | out |   16|  ap_memory |     in1_V     |     array    |
|in2_V_address0  | out |    3|  ap_memory |     in2_V     |     array    |
|in2_V_ce0       | out |    1|  ap_memory |     in2_V     |     array    |
|in2_V_q0        |  in |   16|  ap_memory |     in2_V     |     array    |
|size1_x         |  in |   32|   ap_none  |    size1_x    |    scalar    |
|size1_y         |  in |   32|   ap_none  |    size1_y    |    scalar    |
|size2_x         |  in |   32|   ap_none  |    size2_x    |    scalar    |
|size2_y         |  in |   32|   ap_none  |    size2_y    |    scalar    |
|size2_z         |  in |   32|   ap_none  |    size2_z    |    scalar    |
+----------------+-----+-----+------------+---------------+--------------+

