{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733336942834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733336942835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 19:29:02 2024 " "Processing started: Wed Dec 04 19:29:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733336942835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336942835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Edge_Detection -c FPGA_Edge_Detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336942835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733336943231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733336943232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Edge_Detection-STRUCT " "Found design unit 1: FPGA_Edge_Detection-STRUCT" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951029 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Edge_Detection " "Found entity 1: FPGA_Edge_Detection" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixpkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file matrixpkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixPkg " "Found design unit 1: MatrixPkg" {  } { { "MatrixPkg.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/MatrixPkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_function-Behavioral " "Found design unit 1: sqrt_function-Behavioral" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951031 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_function " "Found entity 1: sqrt_function" {  } { { "sqrt_function.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/sqrt_function.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentController-Behavioral " "Found design unit 1: SevenSegmentController-Behavioral" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951033 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentController " "Found entity 1: SevenSegmentController" {  } { { "SevenSegmentController.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentOutput-Behavioral " "Found design unit 1: SevenSegmentOutput-Behavioral" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentOutput " "Found entity 1: SevenSegmentOutput" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733336951034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Edge_Detection " "Elaborating entity \"FPGA_Edge_Detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733336951063 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real_vhdl1993.vhd(2373) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733336951072 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(133) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(133): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733336951219 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edge_matrix FPGA_Edge_Detection.vhd(139) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(139): signal \"edge_matrix\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733336951220 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edge_matrix FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"edge_matrix\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951299 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i0 FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"i0\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951304 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i1 FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"i1\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951304 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2 FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"i2\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951304 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i3 FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"i3\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951304 "|FPGA_Edge_Detection"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F FPGA_Edge_Detection.vhd(94) " "VHDL Process Statement warning at FPGA_Edge_Detection.vhd(94): inferring latch(es) for signal or variable \"F\", which holds its previous value in one or more paths through the process" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733336951305 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[0\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[0\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[1\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[1\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[2\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[2\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[3\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[3\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[4\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[4\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[5\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[5\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[6\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[6\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[7\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[7\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[8\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[8\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[9\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[9\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[10\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[10\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951336 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[11\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[11\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[12\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[12\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[13\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[13\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[14\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[14\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[15\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[15\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[16\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[16\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[17\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[17\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951337 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[18\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[18\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[19\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[19\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[20\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[20\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[21\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[21\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[22\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[22\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[23\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[23\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[24\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[24\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[25\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[25\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[26\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[26\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[27\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[27\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[28\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[28\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951338 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[29\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[29\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[30\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[30\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i3\[31\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i3\[31\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[0\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[0\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[1\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[1\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[2\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[2\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[3\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[3\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[4\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[4\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[5\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[5\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[6\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[6\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[7\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[7\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[8\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[8\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951339 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[9\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[9\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[10\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[10\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[11\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[11\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[12\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[12\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[13\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[13\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951340 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[14\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[14\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[15\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[15\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[16\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[16\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[17\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[17\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[18\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[18\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[19\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[19\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[20\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[20\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[21\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[21\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[22\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[22\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[23\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[23\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[24\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[24\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[25\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[25\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[26\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[26\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[27\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[27\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[28\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[28\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[29\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[29\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[30\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[30\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2\[31\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i2\[31\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[0\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[0\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[1\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[1\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[2\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[2\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[3\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[3\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[4\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[4\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[5\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[5\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[6\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[6\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[7\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[7\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951341 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[8\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[8\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[9\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[9\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[10\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[10\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[11\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[11\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[12\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[12\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[13\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[13\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[14\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[14\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[15\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[15\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[16\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[16\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[17\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[17\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[18\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[18\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[19\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[19\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[20\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[20\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[21\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[21\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[22\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[22\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[23\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[23\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[24\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[24\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[25\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[25\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[26\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[26\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[27\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[27\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[28\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[28\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[29\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[29\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[30\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[30\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i1\[31\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i1\[31\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[0\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[0\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[1\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[1\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[2\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[2\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951342 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[3\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[3\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[4\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[4\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[5\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[5\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[6\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[6\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[7\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[7\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[8\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[8\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[9\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[9\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[10\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[10\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[11\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[11\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[12\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[12\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[13\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[13\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[14\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[14\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[15\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[15\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[16\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[16\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[17\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[17\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[18\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[18\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[19\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[19\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[20\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[20\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[21\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[21\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[22\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[22\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[23\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[23\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[24\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[24\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[25\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[25\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[26\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[26\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[27\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[27\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[28\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[28\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[29\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[29\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[30\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[30\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i0\[31\] FPGA_Edge_Detection.vhd(94) " "Inferred latch for \"i0\[31\]\" at FPGA_Edge_Detection.vhd(94)" {  } { { "FPGA_Edge_Detection.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951343 "|FPGA_Edge_Detection"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "edge_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"edge_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733336951351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentOutput SevenSegmentOutput:SevenSegmentDisplay " "Elaborating entity \"SevenSegmentOutput\" for hierarchy \"SevenSegmentOutput:SevenSegmentDisplay\"" {  } { { "FPGA_Edge_Detection.vhd" "SevenSegmentDisplay" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733336951358 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"11111111\" 8 7 SevenSegmentOutput.vhd(29) " "VHDL Expression error at SevenSegmentOutput.vhd(29): expression \"\"11111111\"\" has 8 elements ; expected 7 elements." {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 29 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1733336951359 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "int_to_7seg SevenSegmentOutput.vhd(36) " "VHDL Subprogram error at SevenSegmentOutput.vhd(36):  failed to elaborate call to subprogram \"int_to_7seg\"" {  } { { "SevenSegmentOutput.vhd" "" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/SevenSegmentOutput.vhd" 36 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733336951360 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SevenSegmentOutput:SevenSegmentDisplay " "Can't elaborate user hierarchy \"SevenSegmentOutput:SevenSegmentDisplay\"" {  } { { "FPGA_Edge_Detection.vhd" "SevenSegmentDisplay" { Text "D:/CS Projects/FPGA-Edge-Detection/vhdl/FPGA_Edge_Detection.vhd" 78 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733336951360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733336951439 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 19:29:11 2024 " "Processing ended: Wed Dec 04 19:29:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733336951439 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733336951439 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733336951439 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336951439 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733336952079 ""}
