// Seed: 217333518
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output tri0 id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_11 = -1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri id_9
);
  logic [1 'b0 : 1] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
