/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [30:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = !(celloutsig_1_0z[1] ? celloutsig_1_1z : in_data[180]);
  assign celloutsig_0_15z = !(celloutsig_0_12z ? celloutsig_0_9z : celloutsig_0_8z);
  assign celloutsig_0_24z = !(celloutsig_0_23z[2] ? celloutsig_0_22z[4] : celloutsig_0_7z[12]);
  assign celloutsig_0_41z = ~(celloutsig_0_3z[13] | celloutsig_0_10z[0]);
  assign celloutsig_0_47z = ~(celloutsig_0_31z | celloutsig_0_29z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_10z | celloutsig_1_13z);
  assign celloutsig_0_25z = ~(celloutsig_0_17z[12] | celloutsig_0_20z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[13] | celloutsig_0_1z[9]) & celloutsig_0_0z[0]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z[3] | celloutsig_0_4z) & celloutsig_0_6z);
  assign celloutsig_0_27z = ~((celloutsig_0_19z[3] | celloutsig_0_6z) & celloutsig_0_7z[7]);
  assign celloutsig_0_50z = in_data[8] ^ celloutsig_0_47z;
  assign celloutsig_0_6z = celloutsig_0_2z[1] ^ celloutsig_0_5z[0];
  assign celloutsig_1_13z = celloutsig_1_12z[3] ^ celloutsig_1_12z[6];
  assign celloutsig_0_9z = celloutsig_0_7z[7] ^ celloutsig_0_5z[6];
  assign celloutsig_0_14z = celloutsig_0_7z[5] ^ celloutsig_0_2z[2];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_19z[1], celloutsig_0_27z, celloutsig_0_41z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_2z = { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[16:1] };
  assign celloutsig_0_26z = celloutsig_0_11z[3:0] % { 1'h1, celloutsig_0_11z[3:1] };
  assign celloutsig_0_29z = { celloutsig_0_17z[7:5], celloutsig_0_13z } % { 1'h1, celloutsig_0_26z[1:0], celloutsig_0_6z };
  assign celloutsig_1_2z = { in_data[173:172], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } * { in_data[133:130], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[179:176], celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_3z[8:0] * { in_data[43], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_17z = in_data[49:36] * { celloutsig_0_7z[10:7], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_10z[8:5] * { celloutsig_0_3z[27], celloutsig_0_16z };
  assign celloutsig_0_0z = - in_data[91:87];
  assign celloutsig_1_12z = - { celloutsig_1_4z[2:0], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_1z = - { in_data[54:40], celloutsig_0_0z };
  assign celloutsig_0_16z = - { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_22z = - { celloutsig_0_2z[15], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:3], celloutsig_0_0z } | in_data[95:88];
  assign celloutsig_0_49z = celloutsig_0_11z[2:0] | { _00_[3:2], celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[104:96] | in_data[128:120];
  assign celloutsig_0_7z = { celloutsig_0_2z[14], celloutsig_0_2z } | celloutsig_0_3z[17:0];
  assign celloutsig_1_1z = | in_data[145:142];
  assign celloutsig_1_8z = | in_data[166:159];
  assign celloutsig_1_10z = | { celloutsig_1_4z[7:0], celloutsig_1_5z };
  assign celloutsig_1_19z = | { celloutsig_1_0z[6:5], celloutsig_1_8z };
  assign celloutsig_0_12z = | celloutsig_0_3z[15:1];
  assign celloutsig_0_20z = | celloutsig_0_17z[9:6];
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_13z = | { celloutsig_0_7z[15:11], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_31z = | { celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_5z[5:1], celloutsig_0_6z } >> celloutsig_0_7z[10:5];
  assign celloutsig_0_23z = { celloutsig_0_10z[2:0], celloutsig_0_6z } >> celloutsig_0_11z[5:2];
  assign celloutsig_0_3z = { celloutsig_0_2z[15:5], celloutsig_0_1z } >> in_data[94:64];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
