Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\ipcore_dir\DCM_CLOCK.vhd" into library work
Parsing entity <DCM_CLOCK>.
Parsing architecture <xilinx> of entity <dcm_clock>.
Parsing VHDL file "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\seven_segment.vhd" into library work
Parsing entity <Seven_segment>.
Parsing architecture <Behavioral> of entity <seven_segment>.
Parsing VHDL file "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\RTC_driver.vhd" into library work
Parsing entity <RTC_driver>.
Parsing architecture <Behavioral> of entity <rtc_driver>.
Parsing VHDL file "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\Main.vhd" into library work
Parsing entity <Main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main> (architecture <Behavioral>) from library <work>.

Elaborating entity <DCM_CLOCK> (architecture <xilinx>) from library <work>.

Elaborating entity <UART> (architecture <Behavioral>) from library <work>.

Elaborating entity <Seven_segment> (architecture <Behavioral>) from library <work>.

Elaborating entity <RTC_driver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\Main.vhd".
INFO:Xst:3210 - "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\Main.vhd" line 47: Output port <CLK_50M> of the instance <DCM_inst> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <RTC_io> created at line 97
    Summary:
	inferred   1 Tristate(s).
Unit <Main> synthesized.

Synthesizing Unit <DCM_CLOCK>.
    Related source file is "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\ipcore_dir\DCM_CLOCK.vhd".
    Summary:
	no macro.
Unit <DCM_CLOCK> synthesized.

Synthesizing Unit <UART>.
    Related source file is "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\UART.vhd".
    Found 18-bit register for signal <time_interval>.
    Found 1-bit register for signal <tx_en>.
    Found 4-bit register for signal <bit_cntr>.
    Found 4-bit register for signal <byte_cntr>.
    Found 1-bit register for signal <TXD>.
    Found 10-bit register for signal <UART_TX_Buffer>.
    Found 6-bit register for signal <uart_br>.
    Found 6-bit adder for signal <uart_br[5]_GND_10_o_add_0_OUT> created at line 52.
    Found 18-bit adder for signal <time_interval[17]_GND_10_o_add_2_OUT> created at line 55.
    Found 4-bit adder for signal <bit_cntr[3]_GND_10_o_add_12_OUT> created at line 67.
    Found 4-bit adder for signal <byte_cntr[3]_GND_10_o_add_15_OUT> created at line 84.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <Seven_segment>.
    Related source file is "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\seven_segment.vhd".
    Found 6-bit register for signal <Selected_digit_int>.
    Found 14-bit register for signal <cntr>.
    Found 14-bit adder for signal <cntr[13]_GND_11_o_add_1_OUT> created at line 48.
    Found 16x7-bit Read Only RAM for signal <to_LED>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <Seven_segment> synthesized.

Synthesizing Unit <RTC_driver>.
    Related source file is "D:\Xilinx_FPGA\ALINX_RTC_UART_7SEGMENT\RTC_driver.vhd".
    Found 16-bit register for signal <RTC_cmd>.
    Found 24-bit register for signal <RTC_dat>.
    Found 1-bit register for signal <cntr_del>.
    Found 21-bit register for signal <cntr>.
    Found 1-bit register for signal <RtcEn_int>.
    Found 1-bit register for signal <RtcWE>.
    Found 1-bit register for signal <time_changed>.
    Found 4-bit register for signal <bcd_sec1>.
    Found 4-bit register for signal <bcd_sec2>.
    Found 4-bit register for signal <bcd_min1>.
    Found 4-bit register for signal <bcd_min2>.
    Found 4-bit register for signal <bcd_hour1>.
    Found 4-bit register for signal <bcd_hour2>.
    Found 8-bit register for signal <addr>.
    Found 8-bit register for signal <value>.
    Found 4-bit register for signal <bcd_hour1_draft>.
    Found 4-bit register for signal <bcd_hour2_draft>.
    Found 21-bit register for signal <hour_chng_cntdown>.
    Found 4-bit register for signal <bcd_min1_draft>.
    Found 4-bit register for signal <bcd_min2_draft>.
    Found 21-bit register for signal <min_chng_cntdown>.
    Found 1-bit register for signal <RTC_Dout>.
    Found 21-bit adder for signal <cntr[20]_GND_13_o_add_8_OUT> created at line 1241.
    Found 4-bit adder for signal <bcd_hour1[3]_GND_13_o_add_30_OUT> created at line 1241.
    Found 4-bit adder for signal <bcd_hour2_draft[3]_GND_13_o_add_35_OUT> created at line 1241.
    Found 4-bit adder for signal <bcd_min1[3]_GND_13_o_add_49_OUT> created at line 1241.
    Found 4-bit adder for signal <bcd_min2_draft[3]_GND_13_o_add_54_OUT> created at line 1241.
    Found 21-bit subtractor for signal <GND_13_o_GND_13_o_sub_47_OUT<20:0>> created at line 138.
    Found 21-bit subtractor for signal <GND_13_o_GND_13_o_sub_65_OUT<20:0>> created at line 160.
    Found 4-bit comparator greater for signal <PWR_11_o_bcd_hour1_draft[3]_LessThan_35_o> created at line 124
    Found 4-bit comparator greater for signal <GND_13_o_bcd_hour1_draft[3]_LessThan_40_o> created at line 128
    Found 4-bit comparator greater for signal <PWR_11_o_bcd_min1_draft[3]_LessThan_54_o> created at line 146
    Found 4-bit comparator greater for signal <GND_13_o_bcd_min2_draft[3]_LessThan_58_o> created at line 150
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 164 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <RTC_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 12
 14-bit adder                                          : 1
 18-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 2
 4-bit adder                                           : 6
 6-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 7
 10-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
 21-bit register                                       : 3
 24-bit register                                       : 1
 4-bit register                                        : 8
 6-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RTC_driver>.
The following registers are absorbed into counter <hour_chng_cntdown>: 1 register on signal <hour_chng_cntdown>.
The following registers are absorbed into counter <min_chng_cntdown>: 1 register on signal <min_chng_cntdown>.
Unit <RTC_driver> synthesized (advanced).

Synthesizing (advanced) Unit <Seven_segment>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_to_LED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD_input>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <to_LED>        |          |
    -----------------------------------------------------------------------
Unit <Seven_segment> synthesized (advanced).

Synthesizing (advanced) Unit <UART>.
The following registers are absorbed into counter <bit_cntr>: 1 register on signal <bit_cntr>.
The following registers are absorbed into counter <uart_br>: 1 register on signal <uart_br>.
The following registers are absorbed into counter <time_interval>: 1 register on signal <time_interval>.
Unit <UART> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 6
 21-bit adder                                          : 1
 4-bit adder                                           : 5
# Counters                                             : 6
 14-bit up counter                                     : 1
 18-bit up counter                                     : 1
 21-bit down counter                                   : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 144
 Flip-Flops                                            : 144
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 20
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch addr_7 hinder the constant cleaning in the block RTC_driver.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <addr_0> has a constant value of 0 in block <RTC_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_3> has a constant value of 0 in block <RTC_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_4> has a constant value of 0 in block <RTC_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_5> has a constant value of 0 in block <RTC_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_6> has a constant value of 0 in block <RTC_driver>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance DCM_inst/pll_base_inst in unit DCM_inst/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <Main> ...

Optimizing unit <RTC_driver> ...

Optimizing unit <UART> ...

Optimizing unit <Seven_segment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 223
 Flip-Flops                                            : 223

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 531
#      GND                         : 1
#      INV                         : 45
#      LUT1                        : 52
#      LUT2                        : 9
#      LUT3                        : 21
#      LUT4                        : 75
#      LUT5                        : 25
#      LUT6                        : 115
#      MUXCY                       : 90
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 95
# FlipFlops/Latches                : 223
#      FD                          : 93
#      FDE                         : 76
#      FDR                         : 36
#      FDRE                        : 18
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 22
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 17
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  11440     1%  
 Number of Slice LUTs:                  342  out of   5720     5%  
    Number used as Logic:               342  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    380
   Number with an unused Flip Flop:     157  out of    380    41%  
   Number with an unused LUT:            38  out of    380    10%  
   Number of fully used LUT-FF pairs:   185  out of    380    48%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    186    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DCM_inst/pll_base_inst/CLKOUT2     | BUFG                   | 179   |
DCM_inst/pll_base_inst/CLKOUT1     | BUFG                   | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.812ns (Maximum Frequency: 172.058MHz)
   Minimum input arrival time before clock: 5.262ns
   Maximum output required time after clock: 8.677ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCM_inst/pll_base_inst/CLKOUT2'
  Clock period: 5.775ns (frequency: 173.160MHz)
  Total number of paths / destination ports: 6579 / 273
-------------------------------------------------------------------------
Delay:               5.775ns (Levels of Logic = 4)
  Source:            Inst_RTC_driver/min_chng_cntdown_11 (FF)
  Destination:       Inst_RTC_driver/value_7 (FF)
  Source Clock:      DCM_inst/pll_base_inst/CLKOUT2 rising
  Destination Clock: DCM_inst/pll_base_inst/CLKOUT2 rising

  Data Path: Inst_RTC_driver/min_chng_cntdown_11 to Inst_RTC_driver/value_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  Inst_RTC_driver/min_chng_cntdown_11 (Inst_RTC_driver/min_chng_cntdown_11)
     LUT6:I0->O            5   0.254   1.069  Inst_RTC_driver/GND_13_o_min_chng_cntdown[20]_equal_49_o<20>12 (Inst_RTC_driver/GND_13_o_min_chng_cntdown[20]_equal_49_o<20>12)
     LUT4:I1->O            5   0.235   0.841  Inst_RTC_driver/GND_13_o_min_chng_cntdown[20]_equal_49_o<20>14 (Inst_RTC_driver/GND_13_o_min_chng_cntdown[20]_equal_49_o<20>1)
     LUT6:I5->O            8   0.254   1.052  Inst_RTC_driver/_n02511 (Inst_RTC_driver/_n0251)
     LUT6:I4->O            1   0.250   0.000  Inst_RTC_driver/value_7_rstpot (Inst_RTC_driver/value_7_rstpot)
     FD:D                      0.074          Inst_RTC_driver/value_7
    ----------------------------------------
    Total                      5.775ns (1.592ns logic, 4.183ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCM_inst/pll_base_inst/CLKOUT1'
  Clock period: 5.812ns (frequency: 172.058MHz)
  Total number of paths / destination ports: 1381 / 97
-------------------------------------------------------------------------
Delay:               5.812ns (Levels of Logic = 4)
  Source:            uart_handler/time_interval_8 (FF)
  Destination:       uart_handler/bit_cntr_3 (FF)
  Source Clock:      DCM_inst/pll_base_inst/CLKOUT1 rising
  Destination Clock: DCM_inst/pll_base_inst/CLKOUT1 rising

  Data Path: uart_handler/time_interval_8 to uart_handler/bit_cntr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  uart_handler/time_interval_8 (uart_handler/time_interval_8)
     LUT6:I0->O            2   0.254   0.954  uart_handler/PWR_9_o_time_interval[17]_equal_4_o<17>1 (uart_handler/PWR_9_o_time_interval[17]_equal_4_o<17>)
     LUT3:I0->O            1   0.235   0.682  uart_handler/PWR_9_o_time_interval[17]_equal_4_o<17>4 (uart_handler/PWR_9_o_time_interval[17]_equal_4_o)
     LUT6:I5->O            8   0.254   1.399  uart_handler/_n0094 (uart_handler/_n0094)
     LUT6:I0->O            1   0.254   0.000  uart_handler/bit_cntr_3_rstpot (uart_handler/bit_cntr_3_rstpot)
     FD:D                      0.074          uart_handler/bit_cntr_3
    ----------------------------------------
    Total                      5.812ns (1.596ns logic, 4.216ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCM_inst/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 72 / 71
-------------------------------------------------------------------------
Offset:              5.262ns (Levels of Logic = 4)
  Source:            min_up (PAD)
  Destination:       Inst_RTC_driver/min_chng_cntdown_20 (FF)
  Destination Clock: DCM_inst/pll_base_inst/CLKOUT2 rising

  Data Path: min_up to Inst_RTC_driver/min_chng_cntdown_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  min_up_IBUF (min_up_IBUF)
     LUT2:I0->O            1   0.250   0.958  Inst_RTC_driver/GND_13_o_min_chng_cntdown[20]_equal_49_o<20>14_SW0 (N32)
     LUT6:I2->O           21   0.254   1.310  Inst_RTC_driver/_n0302_inv1 (Inst_RTC_driver/_n0302_inv)
     LUT4:I3->O            1   0.254   0.000  Inst_RTC_driver/min_chng_cntdown_20_rstpot (Inst_RTC_driver/min_chng_cntdown_20_rstpot)
     FD:D                      0.074          Inst_RTC_driver/min_chng_cntdown_20
    ----------------------------------------
    Total                      5.262ns (2.160ns logic, 3.102ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCM_inst/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 629 / 17
-------------------------------------------------------------------------
Offset:              8.677ns (Levels of Logic = 4)
  Source:            sevent_seg/Selected_digit_int_2 (FF)
  Destination:       to_LED<6> (PAD)
  Source Clock:      DCM_inst/pll_base_inst/CLKOUT2 rising

  Data Path: sevent_seg/Selected_digit_int_2 to to_LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.525   1.499  sevent_seg/Selected_digit_int_2 (sevent_seg/Selected_digit_int_2)
     LUT5:I0->O            1   0.254   1.112  sevent_seg/BCD_input<3>4 (sevent_seg/BCD_input<3>4)
     LUT6:I1->O            7   0.254   1.186  sevent_seg/BCD_input<3>6 (sevent_seg/BCD_input<3>)
     LUT4:I0->O            1   0.254   0.681  sevent_seg/Mram_to_LED41 (to_LED_4_OBUF)
     OBUF:I->O                 2.912          to_LED_4_OBUF (to_LED<4>)
    ----------------------------------------
    Total                      8.677ns (4.199ns logic, 4.478ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCM_inst/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            uart_handler/TXD (FF)
  Destination:       TXD (PAD)
  Source Clock:      DCM_inst/pll_base_inst/CLKOUT1 rising

  Data Path: uart_handler/TXD to TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  uart_handler/TXD (uart_handler/TXD)
     OBUF:I->O                 2.912          TXD_OBUF (TXD)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DCM_inst/pll_base_inst/CLKOUT1
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
DCM_inst/pll_base_inst/CLKOUT1|    5.812|         |         |         |
DCM_inst/pll_base_inst/CLKOUT2|    3.831|         |         |         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCM_inst/pll_base_inst/CLKOUT2
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
DCM_inst/pll_base_inst/CLKOUT2|    5.775|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.79 secs
 
--> 

Total memory usage is 4633780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

