$date
  Sat Jul 11 21:48:43 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module signextend_tb $end
$var reg 16 ! smol[15:0] $end
$var reg 32 " big[31:0] $end
$scope module uut $end
$var reg 16 # smol[15:0] $end
$var reg 32 $ big[31:0] $end
$var reg 16 % extension[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000101111001101 !
bUUUUUUUUUUUUUUUU0000101111001101 "
b0000101111001101 #
bUUUUUUUUUUUUUUUU0000101111001101 $
bUUUUUUUUUUUUUUUU %
#250000
b00000000000000000000101111001101 "
b00000000000000000000101111001101 $
b0000000000000000 %
#500000
#1000000
b1111101010111100 !
b00000000000000001111101010111100 "
b1111101010111100 #
b00000000000000001111101010111100 $
#1250000
b11111111111111111111101010111100 "
b11111111111111111111101010111100 $
b1111111111111111 %
#1500000
#2000000
