// Seed: 1088880451
module module_0 (
    output uwire id_0,
    input  tri   id_1
);
  wire id_3;
  assign id_0 = 1'b0;
  module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    output wire id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri0 id_3
);
  id_5(
      .id_0(1'b0), .id_1(1), .id_2(), .id_3(1'b0)
  ); module_0(
      id_0, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
