m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/simulation/modelsim
T_opt
!s110 1672856554
V82:l;aXBH;7C_1[0YLkSZ1
04 23 4 work tb_domains_intersection fast 0
=1-7085c28a0cc6-63b5c3e9-2e2-1e90
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.2;73
vde0_nano_soc_baseline
Z2 !s110 1672856552
!i10b 1
!s100 82B[Ln4zhAj0ZfekU^ZW63
IHYG?VOD[;I:[T[KQC=8zG1
R0
w1672854254
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v
!i122 1
L0 40 136
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2;73
r1
!s85 0
31
Z5 !s108 1672856552.000000
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/de0_nano_soc_baseline.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdomains_intersection
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z8 !s110 1672856553
!i10b 1
!s100 0^NVaFi>aSzfhI;PAF15A1
IFAbQT@_bZm?abC=Mffkz?1
S1
R0
w1671098732
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv
!i122 5
L0 8 70
R3
R4
r1
!s85 0
31
Z9 !s108 1672856553.000000
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/domains_intersection.sv|
!i113 0
Z10 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -sv -work work +incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vfifo
R8
!i10b 1
!s100 JSl`FIfYD4NXS_C6]8=[90
I>98iPKOc>1<<X=:I26zo^0
R0
w1671097594
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v
!i122 2
L0 40 56
R3
R4
r1
!s85 0
31
R5
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip/fifo.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vpll
R2
!i10b 1
!s100 W8j3HlGkLd=lcz9`9^2O^3
I]Dg^3d1T9AIJn8V:A7lRg1
R0
w1671094918
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll_sim/pll.vo
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll_sim/pll.vo
!i122 0
L0 32 267
R3
R4
r1
!s85 0
31
R5
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll_sim/pll.vo|
!s90 -reportprogress|300|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/pll_sim/pll.vo|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vreceiver
R7
R8
!i10b 1
!s100 WNd9nVW0i?BbHN]D6e0031
Ig7I6n1HQ?1MW8?4aU9BHz2
S1
R0
Z12 w1671093428
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv
!i122 3
L0 8 93
R3
R4
r1
!s85 0
31
R9
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/receiver.sv|
!i113 0
R10
R11
R1
vsender
R7
R8
!i10b 1
!s100 YWEIHz>4O2]G;zcMEBcXI2
IgCID:ZQBX=5>@QSV:O=PA0
S1
R0
R12
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv
!i122 4
L0 8 73
R3
R4
r1
!s85 0
31
R9
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/rtl/sender.sv|
!i113 0
R10
R11
R1
vtb_domains_intersection
R7
R8
!i10b 1
!s100 ^fm12X9;JYO_6hEdY?gb:2
IiWd3mbG9Y2i4O=GB<G8TY1
S1
R0
R12
8D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv
FD:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv
!i122 6
L0 10 77
R3
R4
r1
!s85 0
31
R9
!s107 D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim|D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim/tb_domains_intersection.sv|
!i113 0
R10
!s92 -sv -work work +incdir+D:/Semestr_5/Programowalne_uklady_logiczne/Verilog/lab3_files/sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
