
*** Running vivado
    with args -log i2c_msb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_msb.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_msb.tcl -notrace
Command: synth_design -top i2c_msb -part xa7a15tcsg324-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 391.730 ; gain = 97.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_msb' [D:/Vivado/VIVADO Projects/i2c_msb.v:3]
	Parameter CLK_RATIO bound to: 25 - type: integer 
	Parameter CLK_COUNT bound to: 16'b0000000000000100 
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT_SLAVE_ADDR bound to: 3'b001 
	Parameter SEND_WR_DATA bound to: 3'b010 
	Parameter WAIT_WR_DATA bound to: 3'b011 
	Parameter SEND_RD_DATA bound to: 3'b100 
	Parameter WAIT_RD_DATA bound to: 3'b101 
	Parameter CLEANUP bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:23]
WARNING: [Synth 8-3848] Net i2c_al in module/entity i2c_master_byte_ctrl does not have driver. [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:39]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (1#1) [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:23]
WARNING: [Synth 8-6014] Unused sequential element r_Cmd_Start_reg was removed.  [D:/Vivado/VIVADO Projects/i2c_msb.v:77]
WARNING: [Synth 8-5788] Register r_Wr_Cmd_reg in module i2c_msb is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/VIVADO Projects/i2c_msb.v:49]
WARNING: [Synth 8-5788] Register r_Wr_Byte_Reg_reg in module i2c_msb is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/VIVADO Projects/i2c_msb.v:91]
WARNING: [Synth 8-5788] Register r_Cmd_Byte_reg in module i2c_msb is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/VIVADO Projects/i2c_msb.v:51]
WARNING: [Synth 8-5788] Register r_Rd_Cmd_reg in module i2c_msb is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/VIVADO Projects/i2c_msb.v:48]
WARNING: [Synth 8-3848] Net w_Cmd_Stop in module/entity i2c_msb does not have driver. [D:/Vivado/VIVADO Projects/i2c_msb.v:47]
INFO: [Synth 8-256] done synthesizing module 'i2c_msb' (2#1) [D:/Vivado/VIVADO Projects/i2c_msb.v:3]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port i2c_al
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[15]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[14]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[13]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[12]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[11]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[10]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[9]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[8]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[7]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[6]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[5]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[4]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[3]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[2]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[1]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port clk_cnt[0]
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port ack_in
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port scl_i
WARNING: [Synth 8-3331] design i2c_master_byte_ctrl has unconnected port sda_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 443.906 ; gain = 149.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin byte_controller:stop to constant 0 [D:/Vivado/VIVADO Projects/i2c_msb.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 443.906 ; gain = 149.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a15tcsg324-2I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 771.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a15tcsg324-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bit_cnt_reg was removed.  [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:67]
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'i2c_msb'
INFO: [Synth 8-5544] ROM "o_Busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
         WAIT_SLAVE_ADDR |                              001 |                              001
            SEND_WR_DATA |                              010 |                              010
            WAIT_WR_DATA |                              011 |                              011
            SEND_RD_DATA |                              100 |                              100
            WAIT_RD_DATA |                              101 |                              101
                 CLEANUP |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'i2c_msb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_msb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element byte_controller/busy_reg was removed.  [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:60]
WARNING: [Synth 8-6014] Unused sequential element byte_controller/bit_cnt_reg was removed.  [D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.srcs/sources_1/new/i2c_master_byte_ctrl.v:67]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (o_Error_reg)
WARNING: [Synth 8-3332] Sequential element (o_Error_reg) is unused and will be removed from module i2c_msb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 771.262 ; gain = 476.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     4|
|3     |LUT2  |     4|
|4     |LUT3  |    14|
|5     |LUT4  |    14|
|6     |LUT5  |     3|
|7     |LUT6  |     9|
|8     |FDCE  |     4|
|9     |FDRE  |    42|
|10    |IBUF  |    20|
|11    |OBUF  |    10|
|12    |OBUFT |     2|
+------+------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |   127|
|2     |  byte_controller |i2c_master_byte_ctrl |    52|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 785.824 ; gain = 163.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.824 ; gain = 491.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 785.824 ; gain = 503.797
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/VIVADO Projects/i2c_msb/i2c_msb.runs/synth_1/i2c_msb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2c_msb_utilization_synth.rpt -pb i2c_msb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 785.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 12:14:39 2025...
