INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sim_1/new/mem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_tb
