// Seed: 1088681214
module module_0;
  assign module_1.type_3 = 0;
endmodule
program module_1 (
    output wand  id_0,
    output uwire id_1
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endprogram
module module_2 (
    id_1#1,
    id_2
);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [7:0] id_3;
  always id_3 = id_3[1];
  wire id_4;
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 ();
  final begin : LABEL_0
    id_0 <= 1;
    $display(1, {id_3[1], (1'h0)});
    return 1'h0;
    id_0 <= id_1;
  end
endmodule
