LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

entity ALU is
 port ( 	A, B, CarryIn  : in STD_LOGIC;
			Sum, CarryOut  : out STD_LOGIC
			);
end ALu;


architecture ALU_arch of ALU is
begin

Sum <= (A xor B) xor CarryIn;
CarryOut <= (A and B) or ((A xor B) and CarryIn);

end ALU_arch;
