

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s'
================================================================
* Date:           Sun May 25 15:19:05 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.490 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027| 5.135 us | 5.135 us |  1027|  1027|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    250|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    354|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     101|    604|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_213_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op96          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_343_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_11_fu_349_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_12_fu_355_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_13_fu_361_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_14_fu_367_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_15_fu_373_p2          |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_1_fu_289_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_2_fu_295_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_3_fu_301_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_4_fu_307_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_5_fu_313_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_6_fu_319_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_7_fu_325_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_8_fu_331_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_9_fu_337_p2           |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln1494_fu_283_p2             |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln41_fu_207_p2               |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_10_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_11_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_12_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_13_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_14_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_15_V_din               |  select  |      0|  0|   4|           1|           4|
    |res_V_data_1_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_2_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_3_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_4_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_5_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_6_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_7_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_8_V_din                |  select  |      0|  0|   4|           1|           4|
    |res_V_data_9_V_din                |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 250|         111|         102|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_196              |   9|          2|   11|         22|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   48|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_196                      |  11|   0|   11|          0|
    |icmp_ln1494_10_reg_630           |   1|   0|    1|          0|
    |icmp_ln1494_11_reg_635           |   1|   0|    1|          0|
    |icmp_ln1494_12_reg_640           |   1|   0|    1|          0|
    |icmp_ln1494_13_reg_645           |   1|   0|    1|          0|
    |icmp_ln1494_14_reg_650           |   1|   0|    1|          0|
    |icmp_ln1494_15_reg_655           |   1|   0|    1|          0|
    |icmp_ln1494_1_reg_585            |   1|   0|    1|          0|
    |icmp_ln1494_2_reg_590            |   1|   0|    1|          0|
    |icmp_ln1494_3_reg_595            |   1|   0|    1|          0|
    |icmp_ln1494_4_reg_600            |   1|   0|    1|          0|
    |icmp_ln1494_5_reg_605            |   1|   0|    1|          0|
    |icmp_ln1494_6_reg_610            |   1|   0|    1|          0|
    |icmp_ln1494_7_reg_615            |   1|   0|    1|          0|
    |icmp_ln1494_8_reg_620            |   1|   0|    1|          0|
    |icmp_ln1494_9_reg_625            |   1|   0|    1|          0|
    |icmp_ln1494_reg_580              |   1|   0|    1|          0|
    |icmp_ln41_reg_491                |   1|   0|    1|          0|
    |icmp_ln41_reg_491_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |tmp_data_V_0_reg_500             |   4|   0|    4|          0|
    |tmp_data_V_10_reg_550            |   4|   0|    4|          0|
    |tmp_data_V_11_reg_555            |   4|   0|    4|          0|
    |tmp_data_V_12_reg_560            |   4|   0|    4|          0|
    |tmp_data_V_13_reg_565            |   4|   0|    4|          0|
    |tmp_data_V_14_reg_570            |   4|   0|    4|          0|
    |tmp_data_V_15_reg_575            |   4|   0|    4|          0|
    |tmp_data_V_1_reg_505             |   4|   0|    4|          0|
    |tmp_data_V_2_reg_510             |   4|   0|    4|          0|
    |tmp_data_V_3_reg_515             |   4|   0|    4|          0|
    |tmp_data_V_4_reg_520             |   4|   0|    4|          0|
    |tmp_data_V_5_reg_525             |   4|   0|    4|          0|
    |tmp_data_V_6_reg_530             |   4|   0|    4|          0|
    |tmp_data_V_7_reg_535             |   4|   0|    4|          0|
    |tmp_data_V_8_reg_540             |   4|   0|    4|          0|
    |tmp_data_V_9_reg_545             |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 101|   0|  101|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> | return value |
|data_V_data_0_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout      |  in |    4|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_10_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                            data_V_data_10_V                            |    pointer   |
|data_V_data_11_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                            data_V_data_11_V                            |    pointer   |
|data_V_data_12_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                            data_V_data_12_V                            |    pointer   |
|data_V_data_13_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                            data_V_data_13_V                            |    pointer   |
|data_V_data_14_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                            data_V_data_14_V                            |    pointer   |
|data_V_data_15_V_dout     |  in |    4|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                            data_V_data_15_V                            |    pointer   |
|res_V_data_0_V_din        | out |    4|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din        | out |    4|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din        | out |    4|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din        | out |    4|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din        | out |    4|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din        | out |    4|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din        | out |    4|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din        | out |    4|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din        | out |    4|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din        | out |    4|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_10_V_din       | out |    4|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                             res_V_data_10_V                            |    pointer   |
|res_V_data_11_V_din       | out |    4|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                             res_V_data_11_V                            |    pointer   |
|res_V_data_12_V_din       | out |    4|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                             res_V_data_12_V                            |    pointer   |
|res_V_data_13_V_din       | out |    4|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                             res_V_data_13_V                            |    pointer   |
|res_V_data_14_V_din       | out |    4|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                             res_V_data_14_V                            |    pointer   |
|res_V_data_15_V_din       | out |    4|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                             res_V_data_15_V                            |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 40 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 44 [1/1] (2.18ns)   --->   "%empty_113 = call { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V, i4* %data_V_data_4_V, i4* %data_V_data_5_V, i4* %data_V_data_6_V, i4* %data_V_data_7_V, i4* %data_V_data_8_V, i4* %data_V_data_9_V, i4* %data_V_data_10_V, i4* %data_V_data_11_V, i4* %data_V_data_12_V, i4* %data_V_data_13_V, i4* %data_V_data_14_V, i4* %data_V_data_15_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 44 'read' 'empty_113' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 45 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 46 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 47 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 48 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 49 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 50 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 6" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 51 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 7" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 52 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 8" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 53 'extractvalue' 'tmp_data_V_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 9" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 54 'extractvalue' 'tmp_data_V_9' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 10" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 55 'extractvalue' 'tmp_data_V_10' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 11" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 56 'extractvalue' 'tmp_data_V_11' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 12" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 57 'extractvalue' 'tmp_data_V_12' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 13" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 58 'extractvalue' 'tmp_data_V_13' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 14" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 59 'extractvalue' 'tmp_data_V_14' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue { i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4 } %empty_113, 15" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 60 'extractvalue' 'tmp_data_V_15' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.30ns)   --->   "%icmp_ln1494 = icmp sgt i4 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 61 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.30ns)   --->   "%icmp_ln1494_1 = icmp sgt i4 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 62 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln1494_2 = icmp sgt i4 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 63 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln1494_3 = icmp sgt i4 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 64 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln1494_4 = icmp sgt i4 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 65 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln1494_5 = icmp sgt i4 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 66 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln1494_6 = icmp sgt i4 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 67 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.30ns)   --->   "%icmp_ln1494_7 = icmp sgt i4 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 68 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.30ns)   --->   "%icmp_ln1494_8 = icmp sgt i4 %tmp_data_V_8, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 69 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln1494_9 = icmp sgt i4 %tmp_data_V_9, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 70 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln1494_10 = icmp sgt i4 %tmp_data_V_10, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 71 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln1494_11 = icmp sgt i4 %tmp_data_V_11, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 72 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.30ns)   --->   "%icmp_ln1494_12 = icmp sgt i4 %tmp_data_V_12, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 73 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln1494_13 = icmp sgt i4 %tmp_data_V_13, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 74 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln1494_14 = icmp sgt i4 %tmp_data_V_14, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 75 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln1494_15 = icmp sgt i4 %tmp_data_V_15, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 76 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln41)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.21>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str71) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 77 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str71)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 78 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.02ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i4 %tmp_data_V_0, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 80 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.02ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i4 %tmp_data_V_1, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 81 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.02ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i4 %tmp_data_V_2, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 82 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.02ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i4 %tmp_data_V_3, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 83 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.02ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i4 %tmp_data_V_4, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 84 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.02ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i4 %tmp_data_V_5, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 85 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.02ns)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i4 %tmp_data_V_6, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 86 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.02ns)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i4 %tmp_data_V_7, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 87 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.02ns)   --->   "%tmp_data_8_V = select i1 %icmp_ln1494_8, i4 %tmp_data_V_8, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 88 'select' 'tmp_data_8_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.02ns)   --->   "%tmp_data_9_V = select i1 %icmp_ln1494_9, i4 %tmp_data_V_9, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 89 'select' 'tmp_data_9_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.02ns)   --->   "%tmp_data_10_V = select i1 %icmp_ln1494_10, i4 %tmp_data_V_10, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 90 'select' 'tmp_data_10_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.02ns)   --->   "%tmp_data_11_V = select i1 %icmp_ln1494_11, i4 %tmp_data_V_11, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 91 'select' 'tmp_data_11_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.02ns)   --->   "%tmp_data_12_V = select i1 %icmp_ln1494_12, i4 %tmp_data_V_12, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 92 'select' 'tmp_data_12_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.02ns)   --->   "%tmp_data_13_V = select i1 %icmp_ln1494_13, i4 %tmp_data_V_13, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 93 'select' 'tmp_data_13_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.02ns)   --->   "%tmp_data_14_V = select i1 %icmp_ln1494_14, i4 %tmp_data_V_14, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 94 'select' 'tmp_data_14_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.02ns)   --->   "%tmp_data_15_V = select i1 %icmp_ln1494_15, i4 %tmp_data_V_15, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 95 'select' 'tmp_data_15_V' <Predicate = (!icmp_ln41)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P(i4* %res_V_data_0_V, i4* %res_V_data_1_V, i4* %res_V_data_2_V, i4* %res_V_data_3_V, i4* %res_V_data_4_V, i4* %res_V_data_5_V, i4* %res_V_data_6_V, i4* %res_V_data_7_V, i4* %res_V_data_8_V, i4* %res_V_data_9_V, i4* %res_V_data_10_V, i4* %res_V_data_11_V, i4* %res_V_data_12_V, i4* %res_V_data_13_V, i4* %res_V_data_14_V, i4* %res_V_data_15_V, i4 %tmp_data_0_V, i4 %tmp_data_1_V, i4 %tmp_data_2_V, i4 %tmp_data_3_V, i4 %tmp_data_4_V, i4 %tmp_data_5_V, i4 %tmp_data_6_V, i4 %tmp_data_7_V, i4 %tmp_data_8_V, i4 %tmp_data_9_V, i4 %tmp_data_10_V, i4 %tmp_data_11_V, i4 %tmp_data_12_V, i4 %tmp_data_13_V, i4 %tmp_data_14_V, i4 %tmp_data_15_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 96 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str71, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 97 'specregionend' 'empty_114' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 98 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln41           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln41         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln41           (br               ) [ 000000]
empty_113         (read             ) [ 000000]
tmp_data_V_0      (extractvalue     ) [ 001010]
tmp_data_V_1      (extractvalue     ) [ 001010]
tmp_data_V_2      (extractvalue     ) [ 001010]
tmp_data_V_3      (extractvalue     ) [ 001010]
tmp_data_V_4      (extractvalue     ) [ 001010]
tmp_data_V_5      (extractvalue     ) [ 001010]
tmp_data_V_6      (extractvalue     ) [ 001010]
tmp_data_V_7      (extractvalue     ) [ 001010]
tmp_data_V_8      (extractvalue     ) [ 001010]
tmp_data_V_9      (extractvalue     ) [ 001010]
tmp_data_V_10     (extractvalue     ) [ 001010]
tmp_data_V_11     (extractvalue     ) [ 001010]
tmp_data_V_12     (extractvalue     ) [ 001010]
tmp_data_V_13     (extractvalue     ) [ 001010]
tmp_data_V_14     (extractvalue     ) [ 001010]
tmp_data_V_15     (extractvalue     ) [ 001010]
icmp_ln1494       (icmp             ) [ 001010]
icmp_ln1494_1     (icmp             ) [ 001010]
icmp_ln1494_2     (icmp             ) [ 001010]
icmp_ln1494_3     (icmp             ) [ 001010]
icmp_ln1494_4     (icmp             ) [ 001010]
icmp_ln1494_5     (icmp             ) [ 001010]
icmp_ln1494_6     (icmp             ) [ 001010]
icmp_ln1494_7     (icmp             ) [ 001010]
icmp_ln1494_8     (icmp             ) [ 001010]
icmp_ln1494_9     (icmp             ) [ 001010]
icmp_ln1494_10    (icmp             ) [ 001010]
icmp_ln1494_11    (icmp             ) [ 001010]
icmp_ln1494_12    (icmp             ) [ 001010]
icmp_ln1494_13    (icmp             ) [ 001010]
icmp_ln1494_14    (icmp             ) [ 001010]
icmp_ln1494_15    (icmp             ) [ 001010]
specloopname_ln41 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln42 (specpipeline     ) [ 000000]
tmp_data_0_V      (select           ) [ 000000]
tmp_data_1_V      (select           ) [ 000000]
tmp_data_2_V      (select           ) [ 000000]
tmp_data_3_V      (select           ) [ 000000]
tmp_data_4_V      (select           ) [ 000000]
tmp_data_5_V      (select           ) [ 000000]
tmp_data_6_V      (select           ) [ 000000]
tmp_data_7_V      (select           ) [ 000000]
tmp_data_8_V      (select           ) [ 000000]
tmp_data_9_V      (select           ) [ 000000]
tmp_data_10_V     (select           ) [ 000000]
tmp_data_11_V     (select           ) [ 000000]
tmp_data_12_V     (select           ) [ 000000]
tmp_data_13_V     (select           ) [ 000000]
tmp_data_14_V     (select           ) [ 000000]
tmp_data_15_V     (select           ) [ 000000]
write_ln57        (write            ) [ 000000]
empty_114         (specregionend    ) [ 000000]
br_ln41           (br               ) [ 011110]
ret_ln59          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P.i4P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="empty_113_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="4" slack="0"/>
<pin id="114" dir="0" index="5" bw="4" slack="0"/>
<pin id="115" dir="0" index="6" bw="4" slack="0"/>
<pin id="116" dir="0" index="7" bw="4" slack="0"/>
<pin id="117" dir="0" index="8" bw="4" slack="0"/>
<pin id="118" dir="0" index="9" bw="4" slack="0"/>
<pin id="119" dir="0" index="10" bw="4" slack="0"/>
<pin id="120" dir="0" index="11" bw="4" slack="0"/>
<pin id="121" dir="0" index="12" bw="4" slack="0"/>
<pin id="122" dir="0" index="13" bw="4" slack="0"/>
<pin id="123" dir="0" index="14" bw="4" slack="0"/>
<pin id="124" dir="0" index="15" bw="4" slack="0"/>
<pin id="125" dir="0" index="16" bw="4" slack="0"/>
<pin id="126" dir="1" index="17" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_113/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln57_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="0" index="3" bw="4" slack="0"/>
<pin id="149" dir="0" index="4" bw="4" slack="0"/>
<pin id="150" dir="0" index="5" bw="4" slack="0"/>
<pin id="151" dir="0" index="6" bw="4" slack="0"/>
<pin id="152" dir="0" index="7" bw="4" slack="0"/>
<pin id="153" dir="0" index="8" bw="4" slack="0"/>
<pin id="154" dir="0" index="9" bw="4" slack="0"/>
<pin id="155" dir="0" index="10" bw="4" slack="0"/>
<pin id="156" dir="0" index="11" bw="4" slack="0"/>
<pin id="157" dir="0" index="12" bw="4" slack="0"/>
<pin id="158" dir="0" index="13" bw="4" slack="0"/>
<pin id="159" dir="0" index="14" bw="4" slack="0"/>
<pin id="160" dir="0" index="15" bw="4" slack="0"/>
<pin id="161" dir="0" index="16" bw="4" slack="0"/>
<pin id="162" dir="0" index="17" bw="4" slack="0"/>
<pin id="163" dir="0" index="18" bw="4" slack="0"/>
<pin id="164" dir="0" index="19" bw="4" slack="0"/>
<pin id="165" dir="0" index="20" bw="4" slack="0"/>
<pin id="166" dir="0" index="21" bw="4" slack="0"/>
<pin id="167" dir="0" index="22" bw="4" slack="0"/>
<pin id="168" dir="0" index="23" bw="4" slack="0"/>
<pin id="169" dir="0" index="24" bw="4" slack="0"/>
<pin id="170" dir="0" index="25" bw="4" slack="0"/>
<pin id="171" dir="0" index="26" bw="4" slack="0"/>
<pin id="172" dir="0" index="27" bw="4" slack="0"/>
<pin id="173" dir="0" index="28" bw="4" slack="0"/>
<pin id="174" dir="0" index="29" bw="4" slack="0"/>
<pin id="175" dir="0" index="30" bw="4" slack="0"/>
<pin id="176" dir="0" index="31" bw="4" slack="0"/>
<pin id="177" dir="0" index="32" bw="4" slack="0"/>
<pin id="178" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="1"/>
<pin id="198" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln41_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_data_V_0_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_data_V_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_data_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_data_V_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_data_V_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_data_V_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_data_V_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_data_V_7_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_data_V_8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_8/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_data_V_9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_9/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_data_V_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_10/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_data_V_11_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_11/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_data_V_12_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_12/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_data_V_13_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_13/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_data_V_14_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_14/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_data_V_15_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_15/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln1494_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1494_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln1494_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln1494_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1494_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln1494_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln1494_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln1494_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln1494_8_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_8/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln1494_9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_9/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln1494_10_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_10/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln1494_11_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_11/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln1494_12_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_12/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln1494_13_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_13/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln1494_14_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_14/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1494_15_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_15/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_data_0_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="4" slack="1"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_data_1_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="4" slack="1"/>
<pin id="389" dir="0" index="2" bw="4" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_data_2_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="4" slack="1"/>
<pin id="396" dir="0" index="2" bw="4" slack="0"/>
<pin id="397" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_data_3_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="4" slack="1"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_data_4_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="4" slack="1"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_data_5_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="4" slack="1"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_data_6_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="4" slack="1"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_data_7_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="4" slack="1"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_data_8_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="4" slack="1"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_8_V/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_data_9_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="0" index="1" bw="4" slack="1"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_9_V/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_data_10_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="0" index="1" bw="4" slack="1"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_10_V/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_data_11_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="0" index="1" bw="4" slack="1"/>
<pin id="459" dir="0" index="2" bw="4" slack="0"/>
<pin id="460" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_11_V/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_data_12_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="4" slack="1"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_12_V/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_data_13_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="4" slack="1"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_13_V/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_data_14_V_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="4" slack="1"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_14_V/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_data_15_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="4" slack="1"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_15_V/4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln41_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="495" class="1005" name="i_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_data_V_0_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_data_V_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="4" slack="1"/>
<pin id="507" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_data_V_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="1"/>
<pin id="512" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_data_V_3_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_data_V_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_data_V_5_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_data_V_6_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_data_V_7_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="1"/>
<pin id="537" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_data_V_8_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_8 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_data_V_9_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="1"/>
<pin id="547" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_data_V_10_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="1"/>
<pin id="552" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_10 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_data_V_11_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="1"/>
<pin id="557" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_11 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_data_V_12_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_12 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_data_V_13_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_13 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_data_V_14_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_14 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_data_V_15_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="1"/>
<pin id="577" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_15 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln1494_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="585" class="1005" name="icmp_ln1494_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="icmp_ln1494_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln1494_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="icmp_ln1494_4_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_4 "/>
</bind>
</comp>

<comp id="605" class="1005" name="icmp_ln1494_5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_5 "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln1494_6_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_6 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln1494_7_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_7 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln1494_8_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_8 "/>
</bind>
</comp>

<comp id="625" class="1005" name="icmp_ln1494_9_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_9 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln1494_10_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_10 "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln1494_11_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_11 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln1494_12_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_12 "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln1494_13_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_13 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln1494_14_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_14 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln1494_15_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="86" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="108" pin=11"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="108" pin=12"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="108" pin=13"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="108" pin=14"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="108" pin=15"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="108" pin=16"/></net>

<net id="179"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="144" pin=15"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="200" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="200" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="108" pin="17"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="108" pin="17"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="108" pin="17"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="108" pin="17"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="108" pin="17"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="108" pin="17"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="108" pin="17"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="108" pin="17"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="108" pin="17"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="108" pin="17"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="108" pin="17"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="108" pin="17"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="108" pin="17"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="108" pin="17"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="108" pin="17"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="108" pin="17"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="219" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="223" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="88" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="227" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="88" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="231" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="235" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="239" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="88" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="243" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="247" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="88" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="251" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="88" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="255" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="88" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="259" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="88" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="263" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="88" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="267" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="88" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="271" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="88" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="275" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="279" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="88" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="88" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="385"><net_src comp="379" pin="3"/><net_sink comp="144" pin=17"/></net>

<net id="391"><net_src comp="88" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="392"><net_src comp="386" pin="3"/><net_sink comp="144" pin=18"/></net>

<net id="398"><net_src comp="88" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="399"><net_src comp="393" pin="3"/><net_sink comp="144" pin=19"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="406"><net_src comp="400" pin="3"/><net_sink comp="144" pin=20"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="413"><net_src comp="407" pin="3"/><net_sink comp="144" pin=21"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="144" pin=22"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="427"><net_src comp="421" pin="3"/><net_sink comp="144" pin=23"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="434"><net_src comp="428" pin="3"/><net_sink comp="144" pin=24"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="441"><net_src comp="435" pin="3"/><net_sink comp="144" pin=25"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="448"><net_src comp="442" pin="3"/><net_sink comp="144" pin=26"/></net>

<net id="454"><net_src comp="88" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="455"><net_src comp="449" pin="3"/><net_sink comp="144" pin=27"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="462"><net_src comp="456" pin="3"/><net_sink comp="144" pin=28"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="469"><net_src comp="463" pin="3"/><net_sink comp="144" pin=29"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="476"><net_src comp="470" pin="3"/><net_sink comp="144" pin=30"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="483"><net_src comp="477" pin="3"/><net_sink comp="144" pin=31"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="490"><net_src comp="484" pin="3"/><net_sink comp="144" pin=32"/></net>

<net id="494"><net_src comp="207" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="213" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="503"><net_src comp="219" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="508"><net_src comp="223" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="513"><net_src comp="227" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="518"><net_src comp="231" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="523"><net_src comp="235" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="528"><net_src comp="239" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="533"><net_src comp="243" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="538"><net_src comp="247" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="543"><net_src comp="251" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="548"><net_src comp="255" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="553"><net_src comp="259" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="558"><net_src comp="263" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="563"><net_src comp="267" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="568"><net_src comp="271" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="573"><net_src comp="275" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="578"><net_src comp="279" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="583"><net_src comp="283" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="588"><net_src comp="289" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="593"><net_src comp="295" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="598"><net_src comp="301" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="603"><net_src comp="307" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="608"><net_src comp="313" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="613"><net_src comp="319" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="618"><net_src comp="325" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="623"><net_src comp="331" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="628"><net_src comp="337" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="633"><net_src comp="343" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="638"><net_src comp="349" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="643"><net_src comp="355" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="648"><net_src comp="361" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="653"><net_src comp="367" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="658"><net_src comp="373" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="484" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
	Port: res_V_data_4_V | {4 }
	Port: res_V_data_5_V | {4 }
	Port: res_V_data_6_V | {4 }
	Port: res_V_data_7_V | {4 }
	Port: res_V_data_8_V | {4 }
	Port: res_V_data_9_V | {4 }
	Port: res_V_data_10_V | {4 }
	Port: res_V_data_11_V | {4 }
	Port: res_V_data_12_V | {4 }
	Port: res_V_data_13_V | {4 }
	Port: res_V_data_14_V | {4 }
	Port: res_V_data_15_V | {4 }
 - Input state : 
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_4_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_5_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_6_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_7_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_8_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_9_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_10_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_11_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_12_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_13_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_14_V | {3 }
	Port: relu<array<ap_fixed,16u>,array<ap_fixed<4,2,5,3,0>,16u>,relu_config13> : data_V_data_15_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
		icmp_ln1494 : 1
		icmp_ln1494_1 : 1
		icmp_ln1494_2 : 1
		icmp_ln1494_3 : 1
		icmp_ln1494_4 : 1
		icmp_ln1494_5 : 1
		icmp_ln1494_6 : 1
		icmp_ln1494_7 : 1
		icmp_ln1494_8 : 1
		icmp_ln1494_9 : 1
		icmp_ln1494_10 : 1
		icmp_ln1494_11 : 1
		icmp_ln1494_12 : 1
		icmp_ln1494_13 : 1
		icmp_ln1494_14 : 1
		icmp_ln1494_15 : 1
	State 4
		write_ln57 : 1
		empty_114 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_207    |    0    |    13   |
|          |    icmp_ln1494_fu_283   |    0    |    9    |
|          |   icmp_ln1494_1_fu_289  |    0    |    9    |
|          |   icmp_ln1494_2_fu_295  |    0    |    9    |
|          |   icmp_ln1494_3_fu_301  |    0    |    9    |
|          |   icmp_ln1494_4_fu_307  |    0    |    9    |
|          |   icmp_ln1494_5_fu_313  |    0    |    9    |
|          |   icmp_ln1494_6_fu_319  |    0    |    9    |
|   icmp   |   icmp_ln1494_7_fu_325  |    0    |    9    |
|          |   icmp_ln1494_8_fu_331  |    0    |    9    |
|          |   icmp_ln1494_9_fu_337  |    0    |    9    |
|          |  icmp_ln1494_10_fu_343  |    0    |    9    |
|          |  icmp_ln1494_11_fu_349  |    0    |    9    |
|          |  icmp_ln1494_12_fu_355  |    0    |    9    |
|          |  icmp_ln1494_13_fu_361  |    0    |    9    |
|          |  icmp_ln1494_14_fu_367  |    0    |    9    |
|          |  icmp_ln1494_15_fu_373  |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_379   |    0    |    4    |
|          |   tmp_data_1_V_fu_386   |    0    |    4    |
|          |   tmp_data_2_V_fu_393   |    0    |    4    |
|          |   tmp_data_3_V_fu_400   |    0    |    4    |
|          |   tmp_data_4_V_fu_407   |    0    |    4    |
|          |   tmp_data_5_V_fu_414   |    0    |    4    |
|          |   tmp_data_6_V_fu_421   |    0    |    4    |
|  select  |   tmp_data_7_V_fu_428   |    0    |    4    |
|          |   tmp_data_8_V_fu_435   |    0    |    4    |
|          |   tmp_data_9_V_fu_442   |    0    |    4    |
|          |   tmp_data_10_V_fu_449  |    0    |    4    |
|          |   tmp_data_11_V_fu_456  |    0    |    4    |
|          |   tmp_data_12_V_fu_463  |    0    |    4    |
|          |   tmp_data_13_V_fu_470  |    0    |    4    |
|          |   tmp_data_14_V_fu_477  |    0    |    4    |
|          |   tmp_data_15_V_fu_484  |    0    |    4    |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_213        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  empty_113_read_fu_108  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln57_write_fu_144 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_0_fu_219   |    0    |    0    |
|          |   tmp_data_V_1_fu_223   |    0    |    0    |
|          |   tmp_data_V_2_fu_227   |    0    |    0    |
|          |   tmp_data_V_3_fu_231   |    0    |    0    |
|          |   tmp_data_V_4_fu_235   |    0    |    0    |
|          |   tmp_data_V_5_fu_239   |    0    |    0    |
|          |   tmp_data_V_6_fu_243   |    0    |    0    |
|extractvalue|   tmp_data_V_7_fu_247   |    0    |    0    |
|          |   tmp_data_V_8_fu_251   |    0    |    0    |
|          |   tmp_data_V_9_fu_255   |    0    |    0    |
|          |   tmp_data_V_10_fu_259  |    0    |    0    |
|          |   tmp_data_V_11_fu_263  |    0    |    0    |
|          |   tmp_data_V_12_fu_267  |    0    |    0    |
|          |   tmp_data_V_13_fu_271  |    0    |    0    |
|          |   tmp_data_V_14_fu_275  |    0    |    0    |
|          |   tmp_data_V_15_fu_279  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   234   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_196     |   11   |
|       i_reg_495      |   11   |
|icmp_ln1494_10_reg_630|    1   |
|icmp_ln1494_11_reg_635|    1   |
|icmp_ln1494_12_reg_640|    1   |
|icmp_ln1494_13_reg_645|    1   |
|icmp_ln1494_14_reg_650|    1   |
|icmp_ln1494_15_reg_655|    1   |
| icmp_ln1494_1_reg_585|    1   |
| icmp_ln1494_2_reg_590|    1   |
| icmp_ln1494_3_reg_595|    1   |
| icmp_ln1494_4_reg_600|    1   |
| icmp_ln1494_5_reg_605|    1   |
| icmp_ln1494_6_reg_610|    1   |
| icmp_ln1494_7_reg_615|    1   |
| icmp_ln1494_8_reg_620|    1   |
| icmp_ln1494_9_reg_625|    1   |
|  icmp_ln1494_reg_580 |    1   |
|   icmp_ln41_reg_491  |    1   |
| tmp_data_V_0_reg_500 |    4   |
| tmp_data_V_10_reg_550|    4   |
| tmp_data_V_11_reg_555|    4   |
| tmp_data_V_12_reg_560|    4   |
| tmp_data_V_13_reg_565|    4   |
| tmp_data_V_14_reg_570|    4   |
| tmp_data_V_15_reg_575|    4   |
| tmp_data_V_1_reg_505 |    4   |
| tmp_data_V_2_reg_510 |    4   |
| tmp_data_V_3_reg_515 |    4   |
| tmp_data_V_4_reg_520 |    4   |
| tmp_data_V_5_reg_525 |    4   |
| tmp_data_V_6_reg_530 |    4   |
| tmp_data_V_7_reg_535 |    4   |
| tmp_data_V_8_reg_540 |    4   |
| tmp_data_V_9_reg_545 |    4   |
+----------------------+--------+
|         Total        |   103  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   234  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   103  |    -   |
+-----------+--------+--------+
|   Total   |   103  |   234  |
+-----------+--------+--------+
