DECL|DMA_CHANNEL_0|macro|DMA_CHANNEL_0
DECL|DMA_CHANNEL_10|macro|DMA_CHANNEL_10
DECL|DMA_CHANNEL_11|macro|DMA_CHANNEL_11
DECL|DMA_CHANNEL_12|macro|DMA_CHANNEL_12
DECL|DMA_CHANNEL_13|macro|DMA_CHANNEL_13
DECL|DMA_CHANNEL_14|macro|DMA_CHANNEL_14
DECL|DMA_CHANNEL_15|macro|DMA_CHANNEL_15
DECL|DMA_CHANNEL_1|macro|DMA_CHANNEL_1
DECL|DMA_CHANNEL_2|macro|DMA_CHANNEL_2
DECL|DMA_CHANNEL_3|macro|DMA_CHANNEL_3
DECL|DMA_CHANNEL_4|macro|DMA_CHANNEL_4
DECL|DMA_CHANNEL_5|macro|DMA_CHANNEL_5
DECL|DMA_CHANNEL_6|macro|DMA_CHANNEL_6
DECL|DMA_CHANNEL_7|macro|DMA_CHANNEL_7
DECL|DMA_CHANNEL_8|macro|DMA_CHANNEL_8
DECL|DMA_CHANNEL_9|macro|DMA_CHANNEL_9
DECL|HAL_DMA_MemoryTypeDef|typedef|}HAL_DMA_MemoryTypeDef;
DECL|IS_DMA_CHANNEL|macro|IS_DMA_CHANNEL
DECL|IS_DMA_CHANNEL|macro|IS_DMA_CHANNEL
DECL|MEMORY0|enumerator|MEMORY0 = 0x00U, /*!< Memory 0 */
DECL|MEMORY1|enumerator|MEMORY1 = 0x01U, /*!< Memory 1 */
DECL|__STM32F7xx_HAL_DMA_EX_H|macro|__STM32F7xx_HAL_DMA_EX_H
