Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Thu Feb  6 18:59:08 2020
| Host             : KEN344-03 running 64-bit major release  (build 9200)
| Command          : report_power -file One_Digit_wrapper_power_routed.rpt -pb One_Digit_wrapper_power_summary_routed.pb -rpx One_Digit_wrapper_power_routed.rpx
| Design           : One_Digit_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.698       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 11.528       |
| Device Static (W)        | 0.170        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 26.5         |
| Junction Temperature (C) | 83.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.383 |      139 |       --- |             --- |
|   LUT as Logic |     0.317 |       44 |     20800 |            0.21 |
|   Register     |     0.063 |       31 |     41600 |            0.07 |
|   CARRY4       |     0.003 |        1 |      8150 |            0.01 |
|   Others       |     0.000 |       58 |       --- |             --- |
| Signals        |     0.403 |       53 |       --- |             --- |
| I/O            |    10.742 |        8 |       106 |            7.55 |
| Static Power   |     0.170 |          |           |                 |
| Total          |    11.698 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.879 |       0.790 |      0.089 |
| Vccaux    |       1.800 |     0.415 |       0.394 |      0.022 |
| Vcco33    |       3.300 |     3.040 |       3.039 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| One_Digit_wrapper        |    11.528 |
|   One_Digit_i            |     0.784 |
|     Seg_Decoder          |     0.161 |
|       segment_A          |     0.023 |
|       segment_B          |     0.017 |
|       segment_C          |     0.007 |
|       segment_D          |     0.035 |
|       segment_E          |     0.013 |
|       segment_F          |     0.043 |
|       segment_G          |     0.023 |
|     c_counter_binary_0   |     0.053 |
|       U0                 |     0.053 |
|     clk_divide_1Hz       |     0.569 |
|       xup_clk_divider_0  |     0.019 |
|       xup_clk_divider_1  |     0.022 |
|       xup_clk_divider_10 |     0.022 |
|       xup_clk_divider_11 |     0.019 |
|       xup_clk_divider_12 |     0.019 |
|       xup_clk_divider_13 |     0.019 |
|       xup_clk_divider_14 |     0.028 |
|       xup_clk_divider_15 |     0.032 |
|       xup_clk_divider_16 |     0.019 |
|       xup_clk_divider_17 |     0.022 |
|       xup_clk_divider_18 |     0.020 |
|       xup_clk_divider_19 |     0.020 |
|       xup_clk_divider_2  |     0.021 |
|       xup_clk_divider_20 |     0.019 |
|       xup_clk_divider_21 |     0.019 |
|       xup_clk_divider_22 |     0.019 |
|       xup_clk_divider_23 |     0.022 |
|       xup_clk_divider_24 |     0.023 |
|       xup_clk_divider_25 |     0.022 |
|       xup_clk_divider_26 |     0.019 |
|       xup_clk_divider_3  |     0.022 |
|       xup_clk_divider_4  |     0.019 |
|       xup_clk_divider_5  |     0.019 |
|       xup_clk_divider_6  |     0.019 |
|       xup_clk_divider_7  |     0.026 |
|       xup_clk_divider_8  |     0.022 |
|       xup_clk_divider_9  |     0.019 |
+--------------------------+-----------+


