verilog xil_defaultlib --include "../../../ipstatic/ipshared/ec67/hdl" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/ipshared/a2cd/DP_bram.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_0/sim/weight_memory_DP_bram_0_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_1/sim/weight_memory_DP_bram_0_1.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_10/sim/weight_memory_DP_bram_0_10.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_11/sim/weight_memory_DP_bram_0_11.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_12/sim/weight_memory_DP_bram_0_12.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_13/sim/weight_memory_DP_bram_0_13.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_14/sim/weight_memory_DP_bram_0_14.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_15/sim/weight_memory_DP_bram_0_15.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_16/sim/weight_memory_DP_bram_0_16.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_17/sim/weight_memory_DP_bram_0_17.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_18/sim/weight_memory_DP_bram_0_18.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_19/sim/weight_memory_DP_bram_0_19.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_2/sim/weight_memory_DP_bram_0_2.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_3/sim/weight_memory_DP_bram_0_3.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_4/sim/weight_memory_DP_bram_0_4.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_5/sim/weight_memory_DP_bram_0_5.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_6/sim/weight_memory_DP_bram_0_6.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_7/sim/weight_memory_DP_bram_0_7.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_8/sim/weight_memory_DP_bram_0_8.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_DP_bram_0_9/sim/weight_memory_DP_bram_0_9.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_xlconcat_0_0/sim/weight_memory_xlconcat_0_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_xbar_0/sim/weight_memory_xbar_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_xlconstant_0_0/sim/weight_memory_xlconstant_0_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_tier2_xbar_0_0/sim/weight_memory_tier2_xbar_0_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_tier2_xbar_1_0/sim/weight_memory_tier2_xbar_1_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_tier2_xbar_2_0/sim/weight_memory_tier2_xbar_2_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/src/weight_memory_auto_pc_0/sim/weight_memory_auto_pc_0.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/sim/weight_memory.v" \
"../../../../MemoryManager.srcs/sources_1/ip/weight_memory_0/sim/weight_memory_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
