Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct 28 11:09:25 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd
    Info (12022): Found design unit 1: alu-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 56
    Info (12023): Found entity 1: alu File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityModule.vhd
    Info (12022): Found design unit 1: equalityModule-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityModule.vhd Line: 27
    Info (12023): Found entity 1: equalityModule File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityModule.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd
    Info (12022): Found design unit 1: equalityMuxModule-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd Line: 27
    Info (12023): Found entity 1: equalityMuxModule File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/equalityMuxModule.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd
    Info (12022): Found design unit 1: lessThanModule-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd Line: 28
    Info (12023): Found entity 1: lessThanModule File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/lessThanModule.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd
    Info (12022): Found design unit 1: mux8t1_32-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd Line: 30
    Info (12023): Found entity 1: mux8t1_32 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/mux8t1_32.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd
    Info (12022): Found design unit 1: barrelShifter-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd Line: 27
    Info (12023): Found entity 1: barrelShifter File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd
    Info (12022): Found design unit 1: vectorReverser_N-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd Line: 25
    Info (12023): Found entity 1: vectorReverser_N File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/vectorReverser_N.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd
    Info (12022): Found design unit 1: controlUnit-behavioral File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 43
    Info (12023): Found entity 1: controlUnit File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd Line: 26
    Info (12023): Found entity 1: mux2t1 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd
    Info (12022): Found design unit 1: carryLookaheadAdder-mixed File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd Line: 39
    Info (12023): Found entity 1: carryLookaheadAdder File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd Line: 27
    Info (12023): Found entity 1: fullAdder File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/fullAdder.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd
    Info (12022): Found design unit 1: adder1bit-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd Line: 32
    Info (12023): Found entity 1: adder1bit File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd
    Info (12022): Found design unit 1: adder_N-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd Line: 32
    Info (12023): Found entity 1: adder_N File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd
    Info (12022): Found design unit 1: dffgPC-mixed File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd Line: 33
    Info (12023): Found entity 1: dffgPC File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd
    Info (12022): Found design unit 1: fetchLogic-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 25
    Info (12023): Found entity 1: fetchLogic File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd
    Info (12022): Found design unit 1: reg_N-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd Line: 32
    Info (12023): Found entity 1: reg_N File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd
    Info (12022): Found design unit 1: reg_NPC-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd Line: 32
    Info (12023): Found entity 1: reg_NPC File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd Line: 24
    Info (12023): Found entity 1: onesComp File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd
    Info (12022): Found design unit 1: onesComp_N-structural File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd Line: 23
    Info (12023): Found entity 1: onesComp_N File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Info (12023): Found entity 1: MIPS_Processor File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd
    Info (12022): Found design unit 1: decoder5t32-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd Line: 28
    Info (12023): Found entity 1: decoder5t32 File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/decoder5t32.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd
    Info (12022): Found design unit 1: mux32t1_new-mux_arch File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd Line: 32
    Info (12023): Found entity 1: mux32t1_new File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mux32t1_new.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd
    Info (12022): Found design unit 1: regFile-structure File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd Line: 40
    Info (12023): Found entity 1: regFile File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd
    Info (12022): Found design unit 1: sign_ext-dataflow File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd Line: 22
    Info (12023): Found entity 1: sign_ext File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/sign_ext.vhd Line: 8
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(163): object "s_aluCar" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(163): object "temp" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 163
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(163): object "tempt" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 163
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 180
Info (12128): Elaborating entity "sign_ext" for hierarchy "sign_ext:g_SIGNEXT" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 203
Info (12128): Elaborating entity "regFile" for hierarchy "regFile:g_REGFILE" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 209
Info (12128): Elaborating entity "decoder5t32" for hierarchy "regFile:g_REGFILE|decoder5t32:g_DECODER" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd Line: 73
Info (12128): Elaborating entity "reg_N" for hierarchy "regFile:g_REGFILE|reg_N:\G_N_Reg_ZERO:0:REGIZERO" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd Line: 80
Info (12128): Elaborating entity "dffg" for hierarchy "regFile:g_REGFILE|reg_N:\G_N_Reg_ZERO:0:REGIZERO|dffg:\G_NBit_Reg:0:REGI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_N.vhd Line: 56
Info (12128): Elaborating entity "mux32t1_new" for hierarchy "regFile:g_REGFILE|mux32t1_new:g_MUX_RS" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/regFile.vhd Line: 100
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:g_NBITMUX_RegWrAddr" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 223
Info (12128): Elaborating entity "mux2t1" for hierarchy "mux2t1_N:g_NBITMUX_RegWrAddr|mux2t1:\G_NBit_MUX:0:MUXI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "invg" for hierarchy "mux2t1_N:g_NBITMUX_RegWrAddr|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd Line: 56
Info (12128): Elaborating entity "andg2" for hierarchy "mux2t1_N:g_NBITMUX_RegWrAddr|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd Line: 60
Info (12128): Elaborating entity "org2" for hierarchy "mux2t1_N:g_NBITMUX_RegWrAddr|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/mux2t1.vhd Line: 70
Info (12128): Elaborating entity "fetchLogic" for hierarchy "fetchLogic:g_FETCHLOGIC" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 271
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(63): object "so_Car_I" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 63
Warning (10036): Verilog HDL or VHDL warning at fetchLogic.vhd(63): object "so_Car_PC4" assigned a value but never read File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 63
Info (12128): Elaborating entity "adder_N" for hierarchy "fetchLogic:g_FETCHLOGIC|adder_N:g_NBITADDER_I" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 72
Info (12128): Elaborating entity "adder1bit" for hierarchy "fetchLogic:g_FETCHLOGIC|adder_N:g_NBITADDER_I|adder1bit:\G_NBit_Adder:0:ADDERI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder_N.vhd Line: 54
Info (12128): Elaborating entity "xorg2" for hierarchy "fetchLogic:g_FETCHLOGIC|adder_N:g_NBITADDER_I|adder1bit:\G_NBit_Adder:0:ADDERI|xorg2:g_XOR" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/adder1bit.vhd Line: 65
Info (12128): Elaborating entity "reg_NPC" for hierarchy "fetchLogic:g_FETCHLOGIC|reg_NPC:g_NBITREG" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/fetchLogic.vhd Line: 91
Info (12128): Elaborating entity "dffgPC" for hierarchy "fetchLogic:g_FETCHLOGIC|reg_NPC:g_NBITREG|dffgPC:\G_NBit_Reg1:22:REGI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/reg_NPC.vhd Line: 65
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:g_CONTRUNIT" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 285
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "MemtoReg", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "RegWrite", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "MemWrite", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "ALUControl", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "beq", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "bne", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "j", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "jr", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "sltu", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "shiftVariable", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "signSel", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "upper_immediate", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "UnsignedNoOverflow", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Warning (10631): VHDL Process Statement warning at controlUnit.vhd(58): inferring latch(es) for signal or variable "s_halt", which holds its previous value in one or more paths through the process File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "s_halt" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "UnsignedNoOverflow" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "upper_immediate" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "signSel" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "shiftVariable" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "sltu" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "jr" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "j" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "bne" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "beq" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "ALUControl[0]" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "ALUControl[1]" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "ALUControl[2]" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "ALUControl[3]" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "MemWrite" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "RegWrite" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "MemtoReg" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "ALUSrc" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (10041): Inferred latch for "RegDst" at controlUnit.vhd(58) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BottomLevel/controlUnit.vhd Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "alu:g_ALU" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 306
Info (12128): Elaborating entity "equalityModule" for hierarchy "alu:g_ALU|equalityModule:e_equalityModule" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 171
Info (12128): Elaborating entity "equalityMuxModule" for hierarchy "alu:g_ALU|equalityMuxModule:e_equalityMuxModule" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 177
Info (12128): Elaborating entity "lessThanModule" for hierarchy "alu:g_ALU|lessThanModule:l_lessThanModule" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 183
Info (12128): Elaborating entity "carryLookaheadAdder" for hierarchy "alu:g_ALU|carryLookaheadAdder:c_carryAdder" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 201
Info (12128): Elaborating entity "onesComp_N" for hierarchy "alu:g_ALU|carryLookaheadAdder:c_carryAdder|onesComp_N:g_onesComp" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd Line: 82
Info (12128): Elaborating entity "onesComp" for hierarchy "alu:g_ALU|carryLookaheadAdder:c_carryAdder|onesComp_N:g_onesComp|onesComp:\G_NBit_ONES:0:ONESI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/OnesComp/onesComp_N.vhd Line: 34
Info (12128): Elaborating entity "fullAdder" for hierarchy "alu:g_ALU|carryLookaheadAdder:c_carryAdder|fullAdder:\G_NBit_FULL:0:FULLI" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/CarryLookaheadAdder/carryLookAheadAdder.vhd Line: 95
Info (12128): Elaborating entity "barrelShifter" for hierarchy "alu:g_ALU|barrelShifter:b_barrelShifter" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 254
Info (12128): Elaborating entity "vectorReverser_N" for hierarchy "alu:g_ALU|barrelShifter:b_barrelShifter|vectorReverser_N:VECTORREVERSER" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/BarrelShifter/barrelShifter.vhd Line: 55
Info (12128): Elaborating entity "mux8t1_32" for hierarchy "alu:g_ALU|mux8t1_32:a_aluOutMux" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/Alu/alu.vhd Line: 262
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (13000): Registers with preset signals will power-up high File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/FetchLogic/dffgPC.vhd Line: 53
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 114830 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114731 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 1295 megabytes
    Info: Processing ended: Mon Oct 28 11:11:34 2024
    Info: Elapsed time: 00:02:09
    Info: Total CPU time (on all processors): 00:02:13
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct 28 11:11:34 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/ojewell/cpre381/CprE381Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:44
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:44
Info (170193): Fitter routing operations beginning
