

================================================================
== Vivado HLS Report for 'verify'
================================================================
* Date:           Thu Jul  4 02:08:25 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.196|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|  573|   61|  573|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- memset_edgeCount    |   11|   11|         1|          -|          -|      12|    no    |
        |- memset_cornerCount  |    7|    7|         1|          -|          -|       8|    no    |
        |- Loop 3              |   36|   36|         3|          -|          -|      12|    no    |
        |- Loop 4              |    2|   25|         2|          -|          -| 1 ~ 12 |    no    |
        |- Loop 5              |   24|   24|         2|          -|          -|      12|    no    |
        |- Loop 6              |   24|   24|         3|          -|          -|       8|    no    |
        |- Loop 7              |    2|   17|         2|          -|          -|  1 ~ 8 |    no    |
        |- Loop 8              |   16|   16|         2|          -|          -|       8|    no    |
        |- Loop 9              |   55|  275|  5 ~ 25  |          -|          -|      11|    no    |
        | + Loop 9.1           |    2|   22|         2|          -|          -| 1 ~ 11 |    no    |
        |- Loop 10             |   35|  119|  5 ~ 17  |          -|          -|       7|    no    |
        | + Loop 10.1          |    2|   14|         2|          -|          -|  1 ~ 7 |    no    |
        +----------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    608|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      70|     29|
|Memory           |        0|      -|     128|     10|
|Multiplexer      |        -|      -|       -|    463|
|Register         |        -|      -|     218|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     416|   1110|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |solution_urem_5nsibs_U16  |solution_urem_5nsibs  |        0|      0|  70|  29|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0|  70|  29|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |cornerCount_U  |verify_cornerCount  |        0|  64|   4|     8|   32|     1|          256|
    |edgeCount_U    |verify_edgeCount    |        0|  64|   6|    12|   32|     1|          384|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        0| 128|  10|    20|   64|     2|          640|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_540_p2         |     +    |      0|  0|  13|           4|           1|
    |e_1_fu_457_p2         |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_486_p2         |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_509_p2         |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_571_p2         |     +    |      0|  0|  13|           4|           1|
    |i_7_fu_594_p2         |     +    |      0|  0|  13|           4|           1|
    |i_8_fu_723_p2         |     +    |      0|  0|  13|           4|           2|
    |i_9_fu_848_p2         |     +    |      0|  0|  12|           3|           2|
    |indvarinc1_fu_434_p2  |     +    |      0|  0|  12|           3|           1|
    |indvarinc_fu_417_p2   |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_827_p2         |     +    |      0|  0|  13|           4|           2|
    |j_fu_702_p2           |     +    |      0|  0|  15|           5|           2|
    |s_1_fu_859_p2         |     +    |      0|  0|  39|          32|           1|
    |s_fu_734_p2           |     +    |      0|  0|  39|          32|           1|
    |sum_2_fu_528_p2       |     +    |      0|  0|  13|           4|           4|
    |sum_3_fu_615_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_12_fu_556_p2      |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_473_p2       |     +    |      0|  0|  39|          32|           1|
    |tmp_30_fu_675_p2      |     -    |      0|  0|  10|           1|           2|
    |tmp_35_fu_792_p2      |     -    |      0|  0|  10|           1|           2|
    |exitcond1_fu_534_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond2_fu_503_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_451_p2   |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_588_p2    |   icmp   |      0|  0|  11|           4|           5|
    |tmp_15_fu_582_p2      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_17_fu_625_p2      |   icmp   |      0|  0|   9|           3|           1|
    |tmp_19_fu_814_p2      |   icmp   |      0|  0|   8|           2|           2|
    |tmp_1_fu_428_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_280_i_fu_712_p2   |   icmp   |      0|  0|  11|           5|           1|
    |tmp_282_i_fu_729_p2   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_285_i_fu_837_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_287_i_fu_854_p2   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_3_fu_445_p2       |   icmp   |      0|  0|   9|           3|           2|
    |tmp_8_fu_480_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_i9_fu_757_p2      |   icmp   |      0|  0|   9|           3|           1|
    |tmp_i_fu_640_p2       |   icmp   |      0|  0|   9|           4|           1|
    |tmp_s_fu_497_p2       |   icmp   |      0|  0|  18|          32|           1|
    |p_s_1_i1_fu_865_p3    |  select  |      0|  0|  32|           1|          32|
    |p_s_1_i_fu_740_p3     |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_819_p3         |  select  |      0|  0|   4|           1|           1|
    |tmp_24_fu_689_p3      |  select  |      0|  0|   2|           1|           2|
    |tmp_29_fu_806_p3      |  select  |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 608|         310|         146|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |UnifiedRetVal_reg_388    |   27|          5|    4|         20|
    |ap_NS_fsm                |  157|         35|    1|         35|
    |ap_return                |    9|          2|    4|          8|
    |c_reg_301                |    9|          2|    4|          8|
    |cornerCount_address0     |   27|          5|    3|         15|
    |cornerCount_d0           |   15|          3|   32|         96|
    |cubiecube_0_cp_address0  |   21|          4|    3|         12|
    |cubiecube_0_ep_address0  |   21|          4|    4|         16|
    |e_reg_256                |    9|          2|    4|          8|
    |edgeCount_address0       |   27|          5|    4|         20|
    |edgeCount_d0             |   15|          3|   32|         96|
    |i_1_reg_278              |    9|          2|    4|          8|
    |i_2_reg_312              |    9|          2|    4|          8|
    |i_3_reg_323              |    9|          2|    4|          8|
    |i_i7_reg_367             |    9|          2|    3|          6|
    |i_i_reg_346              |    9|          2|    4|          8|
    |i_reg_267                |    9|          2|    4|          8|
    |invdar1_reg_245          |    9|          2|    3|          6|
    |invdar_reg_234           |    9|          2|    4|          8|
    |j_0_in_i1_reg_379        |    9|          2|    4|          8|
    |j_0_in_i_reg_358         |    9|          2|    5|         10|
    |s_i8_fu_92               |    9|          2|   32|         64|
    |s_i_fu_88                |    9|          2|   32|         64|
    |sum_1_reg_334            |    9|          2|    5|         10|
    |sum_reg_289              |    9|          2|    4|          8|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  463|         98|  207|        558|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_388           |   4|   0|    4|          0|
    |ap_CS_fsm                       |  34|   0|   34|          0|
    |ap_return_preg                  |   4|   0|    4|          0|
    |c_1_reg_952                     |   4|   0|    4|          0|
    |c_reg_301                       |   4|   0|    4|          0|
    |cornerCount_addr_1_reg_962      |   3|   0|    3|          0|
    |cubiecube_0_cp_load_1_reg_1077  |   3|   0|    3|          0|
    |cubiecube_0_ep_load_1_reg_1036  |   4|   0|    4|          0|
    |e_1_reg_897                     |   4|   0|    4|          0|
    |e_reg_256                       |   4|   0|    4|          0|
    |edgeCount_addr_1_reg_907        |   4|   0|    4|          0|
    |i_1_reg_278                     |   4|   0|    4|          0|
    |i_2_reg_312                     |   4|   0|    4|          0|
    |i_3_reg_323                     |   4|   0|    4|          0|
    |i_4_reg_915                     |   4|   0|    4|          0|
    |i_5_reg_931                     |   4|   0|    4|          0|
    |i_6_reg_970                     |   4|   0|    4|          0|
    |i_7_reg_986                     |   4|   0|    4|          0|
    |i_i7_cast_reg_1059              |   3|   0|    4|          1|
    |i_i7_reg_367                    |   3|   0|    3|          0|
    |i_i_cast_reg_1011               |   4|   0|    5|          1|
    |i_i_reg_346                     |   4|   0|    4|          0|
    |i_reg_267                       |   4|   0|    4|          0|
    |invdar1_reg_245                 |   3|   0|    3|          0|
    |invdar_reg_234                  |   4|   0|    4|          0|
    |j_0_in_i1_reg_379               |   4|   0|    4|          0|
    |j_0_in_i_reg_358                |   5|   0|    5|          0|
    |j_1_reg_1082                    |   4|   0|    4|          0|
    |j_reg_1041                      |   5|   0|    5|          0|
    |s_i8_fu_92                      |  32|   0|   32|          0|
    |s_i_fu_88                       |  32|   0|   32|          0|
    |sum_1_reg_334                   |   5|   0|    5|          0|
    |sum_reg_289                     |   4|   0|    4|          0|
    |tmp_24_reg_1031                 |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 218|   0|  220|          2|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     verify     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     verify     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     verify     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     verify     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     verify     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     verify     | return value |
|ap_return                | out |    4| ap_ctrl_hs |     verify     | return value |
|cubiecube_0_cp_address0  | out |    3|  ap_memory | cubiecube_0_cp |     array    |
|cubiecube_0_cp_ce0       | out |    1|  ap_memory | cubiecube_0_cp |     array    |
|cubiecube_0_cp_q0        |  in |    3|  ap_memory | cubiecube_0_cp |     array    |
|cubiecube_0_co_address0  | out |    3|  ap_memory | cubiecube_0_co |     array    |
|cubiecube_0_co_ce0       | out |    1|  ap_memory | cubiecube_0_co |     array    |
|cubiecube_0_co_q0        |  in |    2|  ap_memory | cubiecube_0_co |     array    |
|cubiecube_0_ep_address0  | out |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_ce0       | out |    1|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_ep_q0        |  in |    4|  ap_memory | cubiecube_0_ep |     array    |
|cubiecube_0_eo_address0  | out |    4|  ap_memory | cubiecube_0_eo |     array    |
|cubiecube_0_eo_ce0       | out |    1|  ap_memory | cubiecube_0_eo |     array    |
|cubiecube_0_eo_q0        |  in |    1|  ap_memory | cubiecube_0_eo |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

