$date
  Mon Nov  7 15:08:36 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! clktb $end
$var reg 1 " rstntb $end
$var reg 16 # dtb[15:0] $end
$var reg 16 $ qtb[15:0] $end
$scope module d1 $end
$var reg 1 % clk $end
$var reg 1 & rstn $end
$var reg 16 ' d[15:0] $end
$var reg 16 ( q[15:0] $end
$var reg 16 ) state[15:0] $end
$upscope $end
$scope module v1 $end
$var reg 1 * clk $end
$var reg 1 + rstn $end
$var reg 16 , d[15:0] $end
$var reg 16 - q[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000000000000000 #
b0000000000000000 $
0%
0&
b0000000000000000 '
b0000000000000000 (
b0000000000000000 )
0*
0+
b0000000000000000 ,
b0000000000000000 -
#50000000
1!
1%
1*
#100000000
0!
0%
0*
