INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/tb/i2s_transceiver_tb/i2s_transceiver_tb.ip_user_files/bd/design_1/ipshared/a157/i2s_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_transceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/tb/i2s_transceiver_tb/i2s_transceiver_tb.ip_user_files/bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_i2s_transceiver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/tb/i2s_transceiver_tb/i2s_transceiver_tb.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/tb/i2s_transceiver_tb/i2s_transceiver_tb.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yaroslav/Desktop/bachelor-project/vivado/tb/i2s_transceiver_tb/i2s_transceiver_tb.srcs/sources_1/new/i2s_transceiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_transceiver_tb
