Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Jun 11 19:02:59 2025
| Host         : DESKTOP-4VU606L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file IntegralImage_control_sets_placed.rpt
| Design       : IntegralImage
| Device       : xczu7ev
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |              98 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CONTROLLER_INST/FSM_onehot_STATE_reg[9]_0[0]    | rst_IBUF_inst/O  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | CONTROLLER_INST/E[0]                            | rst_IBUF_inst/O  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | CONTROLLER_INST/Q[0]                            | rst_IBUF_inst/O  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | DATAPATH_INST/COUNTER_J/FSM_onehot_STATE_reg[1] |                  |                1 |             16 |        16.00 |
|  clk_IBUF_BUFG | CONTROLLER_INST/Q[13]                           | rst_IBUF_inst/O  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | CONTROLLER_INST/Q[11]                           | rst_IBUF_inst/O  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | CONTROLLER_INST/Q[9]                            | rst_IBUF_inst/O  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | CONTROLLER_INST/Q[2]                            | rst_IBUF_inst/O  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | CONTROLLER_INST/FSM_onehot_STATE_reg[7]_0       |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG |                                                 | rst_IBUF_inst/O  |               10 |             21 |         2.10 |
|  clk_IBUF_BUFG | CONTROLLER_INST/FSM_onehot_STATE_reg[15]_0[0]   |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | CONTROLLER_INST/FSM_onehot_STATE_reg[7]_1       |                  |                4 |             32 |         8.00 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


