{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630083239610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630083239610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 01:53:59 2021 " "Processing started: Sat Aug 28 01:53:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630083239610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630083239610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_test -c seven_seg_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_test -c seven_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630083239610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630083239814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630083239814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_test.v 3 3 " "Found 3 design units, including 3 entities, in source file seven_seg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630083244987 ""} { "Info" "ISGN_ENTITY_NAME" "2 make_edge_sensitive " "Found entity 2: make_edge_sensitive" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630083244987 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_seg_test " "Found entity 3: seven_seg_test" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630083244987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630083244987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_test " "Elaborating entity \"seven_seg_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630083245005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_seg_test.v(126) " "Verilog HDL assignment warning at seven_seg_test.v(126): truncated value with size 32 to match size of target (4)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630083245006 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_seg_test.v(132) " "Verilog HDL assignment warning at seven_seg_test.v(132): truncated value with size 32 to match size of target (4)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630083245006 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_seg_test.v(146) " "Verilog HDL assignment warning at seven_seg_test.v(146): truncated value with size 32 to match size of target (2)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630083245006 "|seven_seg_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_seg_test.v(152) " "Verilog HDL assignment warning at seven_seg_test.v(152): truncated value with size 32 to match size of target (2)" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630083245006 "|seven_seg_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "seven_seg_test.v" "clk_div" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630083245020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_edge_sensitive make_edge_sensitive:btn1_edge_maker " "Elaborating entity \"make_edge_sensitive\" for hierarchy \"make_edge_sensitive:btn1_edge_maker\"" {  } { { "seven_seg_test.v" "btn1_edge_maker" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630083245020 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "aPrev\[1\] 0 seven_seg_test.v(27) " "Net \"aPrev\[1\]\" at seven_seg_test.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1630083245020 "|seven_seg_test|make_edge_sensitive:btn1_edge_maker"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[1\] next_count\[1\]~_emulated next_count\[1\]~1 " "Register \"next_count\[1\]\" is converted into an equivalent circuit using register \"next_count\[1\]~_emulated\" and latch \"next_count\[1\]~1\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[2\] next_count\[2\]~_emulated next_count\[2\]~6 " "Register \"next_count\[2\]\" is converted into an equivalent circuit using register \"next_count\[2\]~_emulated\" and latch \"next_count\[2\]~6\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[0\] next_count\[0\]~_emulated next_count\[0\]~11 " "Register \"next_count\[0\]\" is converted into an equivalent circuit using register \"next_count\[0\]~_emulated\" and latch \"next_count\[0\]~11\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_count\[3\] next_count\[3\]~_emulated next_count\[3\]~16 " "Register \"next_count\[3\]\" is converted into an equivalent circuit using register \"next_count\[3\]~_emulated\" and latch \"next_count\[3\]~16\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_pos\[1\] next_pos\[1\]~_emulated next_pos\[1\]~1 " "Register \"next_pos\[1\]\" is converted into an equivalent circuit using register \"next_pos\[1\]~_emulated\" and latch \"next_pos\[1\]~1\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "next_pos\[0\] next_pos\[0\]~_emulated next_pos\[0\]~6 " "Register \"next_pos\[0\]\" is converted into an equivalent circuit using register \"next_pos\[0\]~_emulated\" and latch \"next_pos\[0\]~6\"" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1630083245288 "|seven_seg_test|next_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1630083245288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630083245307 "|seven_seg_test|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630083245307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630083245364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630083245700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630083245700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630083245720 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630083245720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630083245720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630083245720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630083245731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 01:54:05 2021 " "Processing ended: Sat Aug 28 01:54:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630083245731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630083245731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630083245731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630083245731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630083246715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630083246715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 01:54:06 2021 " "Processing started: Sat Aug 28 01:54:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630083246715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630083246715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seven_seg_test -c seven_seg_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off seven_seg_test -c seven_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630083246715 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630083246780 ""}
{ "Info" "0" "" "Project  = seven_seg_test" {  } {  } 0 0 "Project  = seven_seg_test" 0 0 "Fitter" 0 0 1630083246780 ""}
{ "Info" "0" "" "Revision = seven_seg_test" {  } {  } 0 0 "Revision = seven_seg_test" 0 0 "Fitter" 0 0 1630083246780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630083246828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630083246828 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seven_seg_test EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"seven_seg_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630083246832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630083246860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630083246860 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630083246946 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630083246948 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630083247005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630083247005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630083247005 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630083247005 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630083247005 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630083247005 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630083247280 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seven_seg_test.sdc " "Synopsys Design Constraints File file not found: 'seven_seg_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630083247280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630083247280 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal10~0\|combout " "Node \"Equal10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[1\]~2\|datac " "Node \"next_pos\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[1\]~2\|combout " "Node \"next_pos\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Equal10~0\|dataa " "Node \"Equal10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|datad " "Node \"Equal11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|combout " "Node \"Equal11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[0\]~7\|datac " "Node \"next_pos\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[0\]~7\|combout " "Node \"next_pos\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|dataa " "Node \"Equal11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Equal10~0\|datab " "Node \"Equal10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 90 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630083247280 ""}
{ "Warning" "WSTA_SCC_LOOP" "27 " "Found combinational loop of 27 nodes" { { "Warning" "WSTA_SCC_NODE" "next_count\[3\]~17\|combout " "Node \"next_count\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datac " "Node \"Add0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[3\]~17\|datac " "Node \"next_count\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datab " "Node \"next_count~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|combout " "Node \"next_count~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[1\]~2\|datac " "Node \"next_count\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[1\]~2\|combout " "Node \"next_count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datab " "Node \"next_count~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|combout " "Node \"next_count~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[0\]~12\|datac " "Node \"next_count\[0\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[0\]~12\|combout " "Node \"next_count\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|dataa " "Node \"next_count~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datad " "Node \"next_count~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|datab " "Node \"Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|combout " "Node \"Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[2\]~7\|datac " "Node \"next_count\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[2\]~7\|combout " "Node \"next_count\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datac " "Node \"next_count~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|dataa " "Node \"next_count~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|datac " "Node \"Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datad " "Node \"Add0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datac " "Node \"next_count~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|dataa " "Node \"Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datad " "Node \"next_count~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083247280 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 126 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 61 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1630083247280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630083247290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630083247290 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630083247290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "make_edge_sensitive:btn1_edge_maker\|aPressed " "Destination node make_edge_sensitive:btn1_edge_maker\|aPressed" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "make_edge_sensitive:btn3_edge_maker\|aPressed " "Destination node make_edge_sensitive:btn3_edge_maker\|aPressed" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630083247304 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630083247304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "make_edge_sensitive:btn2_edge_maker\|aPressed  " "Automatically promoted node make_edge_sensitive:btn2_edge_maker\|aPressed " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630083247304 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630083247304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next_count\[3\]~29  " "Automatically promoted node next_count\[3\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_count\[1\]~0 " "Destination node next_count\[1\]~0" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_count\[1\]~2 " "Destination node next_count\[1\]~2" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_count\[2\]~7 " "Destination node next_count\[2\]~7" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_count\[0\]~12 " "Destination node next_count\[0\]~12" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_count\[3\]~17 " "Destination node next_count\[3\]~17" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630083247304 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630083247304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "make_edge_sensitive:btn4_edge_maker\|aPressed  " "Automatically promoted node make_edge_sensitive:btn4_edge_maker\|aPressed " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630083247304 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630083247304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next_pos\[1\]~20  " "Automatically promoted node next_pos\[1\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pos\[1\]~0 " "Destination node next_pos\[1\]~0" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pos\[1\]~2 " "Destination node next_pos\[1\]~2" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_pos\[0\]~7 " "Destination node next_pos\[0\]~7" {  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630083247304 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630083247304 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630083247304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630083247460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630083247487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630083247487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630083247487 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630083247502 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630083247504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630083247865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630083247917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630083247926 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630083248584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630083248584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630083248757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "D:/Quartus_Projects/seven_seg_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630083249298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630083249298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630083249670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630083249670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630083249670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630083249759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630083249772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630083249871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630083249871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630083249978 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630083250235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Projects/seven_seg_test/output_files/seven_seg_test.fit.smsg " "Generated suppressed messages file D:/Quartus_Projects/seven_seg_test/output_files/seven_seg_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630083250396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6089 " "Peak virtual memory: 6089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630083250636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 01:54:10 2021 " "Processing ended: Sat Aug 28 01:54:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630083250636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630083250636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630083250636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630083250636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630083251552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630083251552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 01:54:11 2021 " "Processing started: Sat Aug 28 01:54:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630083251552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630083251552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off seven_seg_test -c seven_seg_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off seven_seg_test -c seven_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630083251552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630083251712 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630083251949 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630083251962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630083252070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 01:54:12 2021 " "Processing ended: Sat Aug 28 01:54:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630083252070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630083252070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630083252070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630083252070 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630083252678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630083253072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630083253072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 28 01:54:12 2021 " "Processing started: Sat Aug 28 01:54:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630083253072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta seven_seg_test -c seven_seg_test " "Command: quartus_sta seven_seg_test -c seven_seg_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630083253131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630083253218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630083253218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1630083253358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seven_seg_test.sdc " "Synopsys Design Constraints File file not found: 'seven_seg_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630083253358 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253358 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rstn rstn " "create_clock -period 1.000 -name rstn rstn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name make_edge_sensitive:btn2_edge_maker\|aPressed make_edge_sensitive:btn2_edge_maker\|aPressed " "create_clock -period 1.000 -name make_edge_sensitive:btn2_edge_maker\|aPressed make_edge_sensitive:btn2_edge_maker\|aPressed" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name make_edge_sensitive:btn4_edge_maker\|aPressed make_edge_sensitive:btn4_edge_maker\|aPressed " "create_clock -period 1.000 -name make_edge_sensitive:btn4_edge_maker\|aPressed make_edge_sensitive:btn4_edge_maker\|aPressed" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out clock_divider:clk_div\|clk_out " "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out clock_divider:clk_div\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630083253368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253368 ""}
{ "Warning" "WSTA_SCC_LOOP" "10 " "Found combinational loop of 10 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal10~0\|combout " "Node \"Equal10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[1\]~2\|datab " "Node \"next_pos\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[1\]~2\|combout " "Node \"next_pos\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Equal10~0\|dataa " "Node \"Equal10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|datad " "Node \"Equal11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|combout " "Node \"Equal11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[0\]~7\|datab " "Node \"next_pos\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_pos\[0\]~7\|combout " "Node \"next_pos\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Equal11~0\|datac " "Node \"Equal11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Equal10~0\|datad " "Node \"Equal10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 90 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 151 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630083253368 ""}
{ "Warning" "WSTA_SCC_LOOP" "27 " "Found combinational loop of 27 nodes" { { "Warning" "WSTA_SCC_NODE" "next_count\[2\]~7\|combout " "Node \"next_count\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datad " "Node \"Add0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[3\]~17\|datab " "Node \"next_count\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[3\]~17\|combout " "Node \"next_count\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|dataa " "Node \"next_count~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|combout " "Node \"next_count~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[0\]~12\|datad " "Node \"next_count\[0\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[0\]~12\|combout " "Node \"next_count\[0\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datac " "Node \"next_count~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|dataa " "Node \"Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|combout " "Node \"Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[2\]~7\|dataa " "Node \"next_count\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datac " "Node \"Add0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datac " "Node \"next_count~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|combout " "Node \"next_count~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[1\]~2\|dataa " "Node \"next_count\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count\[1\]~2\|combout " "Node \"next_count\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datab " "Node \"next_count~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datab " "Node \"next_count~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|datac " "Node \"Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|dataa " "Node \"next_count~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~30\|datad " "Node \"next_count~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|datad " "Node \"Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""} { "Warning" "WSTA_SCC_NODE" "next_count~31\|datad " "Node \"next_count~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630083253368 ""}  } { { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 131 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 126 -1 0 } } { "seven_seg_test.v" "" { Text "D:/Quartus_Projects/seven_seg_test/seven_seg_test.v" 61 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1630083253368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253368 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630083253368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630083253378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630083253395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630083253395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.761 " "Worst-case setup slack is -13.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.761             -54.129 make_edge_sensitive:btn2_edge_maker\|aPressed  " "  -13.761             -54.129 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.079            -212.012 clk  " "  -13.079            -212.012 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.021             -65.415 rstn  " "  -13.021             -65.415 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.684             -15.365 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -7.684             -15.365 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 clock_divider:clk_div\|clk_out  " "    0.114               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.497 " "Worst-case hold slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clock_divider:clk_div\|clk_out  " "    0.497               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk  " "    0.760               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.156               0.000 rstn  " "    2.156               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.312               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    3.312               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.610               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    3.610               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.090 " "Worst-case recovery slack is -3.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.090             -17.689 rstn  " "   -3.090             -17.689 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637             -10.234 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -2.637             -10.234 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463              -4.926 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -2.463              -4.926 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.966 " "Worst-case removal slack is 0.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.966               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    0.966               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    1.024               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 rstn  " "    1.904               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clk  " "   -3.000             -80.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rstn  " "   -3.000              -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -1.487              -5.948 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -1.487              -2.974 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 clock_divider:clk_div\|clk_out  " "   -1.487              -1.487 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253409 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630083253505 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630083253505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630083253528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630083253667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630083253710 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630083253710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.966 " "Worst-case setup slack is -12.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.966             -51.115 make_edge_sensitive:btn2_edge_maker\|aPressed  " "  -12.966             -51.115 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.305             -61.806 rstn  " "  -12.305             -61.806 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.300            -193.004 clk  " "  -12.300            -193.004 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.227             -14.450 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -7.227             -14.450 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clock_divider:clk_div\|clk_out  " "    0.208               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clock_divider:clk_div\|clk_out  " "    0.445               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 clk  " "    0.705               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 rstn  " "    1.908               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.100               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    3.100               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.355               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    3.355               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.110 " "Worst-case recovery slack is -3.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.110             -17.933 rstn  " "   -3.110             -17.933 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441              -9.374 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -2.441              -9.374 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.234              -4.468 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -2.234              -4.468 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    1.027               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    1.092               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675               0.000 rstn  " "    1.675               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clk  " "   -3.000             -80.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rstn  " "   -3.000              -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -1.487              -5.948 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -1.487              -2.974 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 clock_divider:clk_div\|clk_out  " "   -1.487              -1.487 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253725 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630083253808 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253808 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630083253810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083253900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630083253902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630083253902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.820 " "Worst-case setup slack is -5.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820             -74.448 clk  " "   -5.820             -74.448 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.769             -22.772 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -5.769             -22.772 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.103             -25.002 rstn  " "   -5.103             -25.002 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.217              -6.430 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -3.217              -6.430 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clock_divider:clk_div\|clk_out  " "    0.626               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clock_divider:clk_div\|clk_out  " "    0.208               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 rstn  " "    0.855               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.738               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    1.738               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.806               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    1.806               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.948 " "Worst-case recovery slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -5.400 rstn  " "   -0.948              -5.400 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -3.472 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -0.902              -3.472 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -1.668 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -0.834              -1.668 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 rstn  " "    0.624               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "    0.633               0.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "    0.649               0.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.608 clk  " "   -3.000             -58.608 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rstn  " "   -3.000              -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 make_edge_sensitive:btn2_edge_maker\|aPressed  " "   -1.000              -4.000 make_edge_sensitive:btn2_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 make_edge_sensitive:btn4_edge_maker\|aPressed  " "   -1.000              -2.000 make_edge_sensitive:btn4_edge_maker\|aPressed " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clock_divider:clk_div\|clk_out  " "   -1.000              -1.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630083253913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630083253913 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1630083254017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630083254017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630083254311 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630083254311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 45 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630083254365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 28 01:54:14 2021 " "Processing ended: Sat Aug 28 01:54:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630083254365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630083254365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630083254365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630083254365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630083254988 ""}
