<!DOCTYPE us-patent-grant SYSTEM "us-patent-grant-v44-2013-05-16.dtd" [ ]>
<us-patent-grant lang="EN" dtd-version="v4.4 2013-05-16" file="US08626998-20140107.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20131224" date-publ="20140107">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>08626998</doc-number>
<kind>B1</kind>
<date>20140107</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>13972337</doc-number>
<date>20130821</date>
</document-id>
</application-reference>
<us-application-series-code>13</us-application-series-code>
<us-term-of-grant>
<disclaimer>
<text>This patent is subject to a terminal disclaimer.</text>
</disclaimer>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>06</class>
<subclass>F</subclass>
<main-group>12</main-group>
<subgroup>00</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>8</main-group>
<subgroup>00</subgroup>
<symbol-position>L</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20140107</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>711105</main-classification>
<further-classification>711  5</further-classification>
<further-classification>36523003</further-classification>
<further-classification>365222</further-classification>
</classification-national>
<invention-title id="d2e51">Multi-rank memory module that emulates a memory module having a different number of ranks</invention-title>
<us-references-cited>
<us-citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4249253</doc-number>
<kind>A</kind>
<name>Gentili et al.</name>
<date>19810200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4368515</doc-number>
<kind>A</kind>
<name>Nielsen</name>
<date>19830100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4392212</doc-number>
<kind>A</kind>
<name>Miyasaka et al.</name>
<date>19830700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>4571676</doc-number>
<kind>A</kind>
<name>Mantellina et al.</name>
<date>19860200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>4592011</doc-number>
<kind>A</kind>
<name>Mantellina et al.</name>
<date>19860500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>4633429</doc-number>
<kind>A</kind>
<name>Lewandowski et al.</name>
<date>19861200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>4670748</doc-number>
<kind>A</kind>
<name>Williams</name>
<date>19870600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>4866603</doc-number>
<kind>A</kind>
<name>Chiba</name>
<date>19890900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>4958322</doc-number>
<kind>A</kind>
<name>Kosugi et al.</name>
<date>19900900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>4961172</doc-number>
<kind>A</kind>
<name>Shubat et al.</name>
<date>19901000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>4980850</doc-number>
<kind>A</kind>
<name>Morgan</name>
<date>19901200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>5060188</doc-number>
<kind>A</kind>
<name>Zulian et al.</name>
<date>19911000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>5247643</doc-number>
<kind>A</kind>
<name>Shottan</name>
<date>19930900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5345412</doc-number>
<kind>A</kind>
<name>Shiratsuchi</name>
<date>19940900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>5426753</doc-number>
<kind>A</kind>
<name>Moon</name>
<date>19950600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>5463590</doc-number>
<kind>A</kind>
<name>Watanabe</name>
<date>19951000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>5483497</doc-number>
<kind>A</kind>
<name>Mochizuki et al.</name>
<date>19960100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>5495435</doc-number>
<kind>A</kind>
<name>Sugahara</name>
<date>19960200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>5581498</doc-number>
<kind>A</kind>
<name>Ludwig et al.</name>
<date>19961200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>5590071</doc-number>
<kind>A</kind>
<name>Kolor et al.</name>
<date>19961200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>5699542</doc-number>
<kind>A</kind>
<name>Mehta et al.</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>5702984</doc-number>
<kind>A</kind>
<name>Bertin et al.</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>5703826</doc-number>
<kind>A</kind>
<name>Hush et al.</name>
<date>19971200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>5745914</doc-number>
<kind>A</kind>
<name>Connolly et al.</name>
<date>19980400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>5802395</doc-number>
<kind>A</kind>
<name>Connolly et al.</name>
<date>19980900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>5805520</doc-number>
<kind>A</kind>
<name>Anglada et al.</name>
<date>19980900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>5822251</doc-number>
<kind>A</kind>
<name>Bruce et al.</name>
<date>19981000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>RE36229</doc-number>
<kind>E</kind>
<name>Cady</name>
<date>19990600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>5926827</doc-number>
<kind>A</kind>
<name>Dell et al.</name>
<date>19990700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>5953280</doc-number>
<kind>A</kind>
<name>Matsui</name>
<date>19990900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>5959930</doc-number>
<kind>A</kind>
<name>Sakurai</name>
<date>19990900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>5963464</doc-number>
<kind>A</kind>
<name>Dell et al.</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>5966736</doc-number>
<kind>A</kind>
<name>Gittinger et al.</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>6018787</doc-number>
<kind>A</kind>
<name>Ip</name>
<date>20000100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>6044032</doc-number>
<kind>A</kind>
<name>Li</name>
<date>20000300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>6070217</doc-number>
<kind>A</kind>
<name>Connolly et al.</name>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>6070227</doc-number>
<kind>A</kind>
<name>Rokicki</name>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>6097652</doc-number>
<kind>A</kind>
<name>Roh</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>6108745</doc-number>
<kind>A</kind>
<name>Gupta et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>6134638</doc-number>
<kind>A</kind>
<name>Olarig et al.</name>
<date>20001000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>6151271</doc-number>
<kind>A</kind>
<name>Lee</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>6154418</doc-number>
<kind>A</kind>
<name>Li</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>6154419</doc-number>
<kind>A</kind>
<name>Shakkarwar</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>6185654</doc-number>
<kind>B1</kind>
<name>Van Doren</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>6188641</doc-number>
<kind>B1</kind>
<name>Uchida</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>6205516</doc-number>
<kind>B1</kind>
<name>Usami</name>
<date>20010300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>6209074</doc-number>
<kind>B1</kind>
<name>Dell et al.</name>
<date>20010300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>6226709</doc-number>
<kind>B1</kind>
<name>Goodwin et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00049">
<document-id>
<country>US</country>
<doc-number>6226736</doc-number>
<kind>B1</kind>
<name>Niot</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00050">
<document-id>
<country>US</country>
<doc-number>6233650</doc-number>
<kind>B1</kind>
<name>Johnson et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00051">
<document-id>
<country>US</country>
<doc-number>6247088</doc-number>
<kind>B1</kind>
<name>Seo et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00052">
<document-id>
<country>US</country>
<doc-number>6260127</doc-number>
<kind>B1</kind>
<name>Olarig et al.</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00053">
<document-id>
<country>US</country>
<doc-number>6317352</doc-number>
<kind>B1</kind>
<name>Halbert et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00054">
<document-id>
<country>US</country>
<doc-number>6400637</doc-number>
<kind>B1</kind>
<name>Akamatsu et al.</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00055">
<document-id>
<country>US</country>
<doc-number>6408356</doc-number>
<kind>B1</kind>
<name>Dell</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00056">
<document-id>
<country>US</country>
<doc-number>6414868</doc-number>
<kind>B1</kind>
<name>Wong et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00057">
<document-id>
<country>US</country>
<doc-number>6415374</doc-number>
<kind>B1</kind>
<name>Faue et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00058">
<document-id>
<country>US</country>
<doc-number>6438062</doc-number>
<kind>B1</kind>
<name>Curtis et al.</name>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00059">
<document-id>
<country>US</country>
<doc-number>6446158</doc-number>
<kind>B1</kind>
<name>Karabatsos</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00060">
<document-id>
<country>US</country>
<doc-number>6446184</doc-number>
<kind>B2</kind>
<name>Dell et al.</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00061">
<document-id>
<country>US</country>
<doc-number>6453381</doc-number>
<kind>B1</kind>
<name>Yuan et al.</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00062">
<document-id>
<country>US</country>
<doc-number>6470417</doc-number>
<kind>B1</kind>
<name>Kolor et al.</name>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00063">
<document-id>
<country>US</country>
<doc-number>6480439</doc-number>
<kind>B2</kind>
<name>Tokutome et al.</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00064">
<document-id>
<country>US</country>
<doc-number>6487102</doc-number>
<kind>B1</kind>
<name>Halbert et al.</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00065">
<document-id>
<country>US</country>
<doc-number>6502161</doc-number>
<kind>B1</kind>
<name>Perego et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00066">
<document-id>
<country>US</country>
<doc-number>6518794</doc-number>
<kind>B2</kind>
<name>Coteus et al.</name>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00067">
<document-id>
<country>US</country>
<doc-number>6526473</doc-number>
<kind>B1</kind>
<name>Kim</name>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00068">
<document-id>
<country>US</country>
<doc-number>6530007</doc-number>
<kind>B2</kind>
<name>Olarig et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00069">
<document-id>
<country>US</country>
<doc-number>6530033</doc-number>
<kind>B1</kind>
<name>Raynham et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00070">
<document-id>
<country>US</country>
<doc-number>6553450</doc-number>
<kind>B1</kind>
<name>Dodd et al.</name>
<date>20030400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00071">
<document-id>
<country>US</country>
<doc-number>6618320</doc-number>
<kind>B2</kind>
<name>Hasegawa et al.</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00072">
<document-id>
<country>US</country>
<doc-number>6621496</doc-number>
<kind>B1</kind>
<name>Ryan</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00073">
<document-id>
<country>US</country>
<doc-number>6625081</doc-number>
<kind>B2</kind>
<name>Roohparvar et al.</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00074">
<document-id>
<country>US</country>
<doc-number>6625687</doc-number>
<kind>B1</kind>
<name>Halbert et al.</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00075">
<document-id>
<country>US</country>
<doc-number>6636935</doc-number>
<kind>B1</kind>
<name>Ware et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00076">
<document-id>
<country>US</country>
<doc-number>6639820</doc-number>
<kind>B1</kind>
<name>Khandekar et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00077">
<document-id>
<country>US</country>
<doc-number>6646949</doc-number>
<kind>B1</kind>
<name>Ellis et al.</name>
<date>20031100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00078">
<document-id>
<country>US</country>
<doc-number>6658509</doc-number>
<kind>B1</kind>
<name>Bonella et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00079">
<document-id>
<country>US</country>
<doc-number>6674684</doc-number>
<kind>B1</kind>
<name>Shen</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00080">
<document-id>
<country>US</country>
<doc-number>6681301</doc-number>
<kind>B1</kind>
<name>Mehta et al.</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00081">
<document-id>
<country>US</country>
<doc-number>6683372</doc-number>
<kind>B1</kind>
<name>Wong et al.</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00082">
<document-id>
<country>US</country>
<doc-number>6697888</doc-number>
<kind>B1</kind>
<name>Halbert et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00083">
<document-id>
<country>US</country>
<doc-number>6705877</doc-number>
<kind>B1</kind>
<name>Li et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00084">
<document-id>
<country>US</country>
<doc-number>6717855</doc-number>
<kind>B2</kind>
<name>Underwood et al.</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00085">
<document-id>
<country>US</country>
<doc-number>6717885</doc-number>
<kind>B2</kind>
<name>Lai</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00086">
<document-id>
<country>US</country>
<doc-number>6738880</doc-number>
<kind>B2</kind>
<name>Lai et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00087">
<document-id>
<country>US</country>
<doc-number>6742098</doc-number>
<kind>B1</kind>
<name>Halbert et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00088">
<document-id>
<country>US</country>
<doc-number>6754797</doc-number>
<kind>B2</kind>
<name>Wu et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00089">
<document-id>
<country>US</country>
<doc-number>6785189</doc-number>
<kind>B2</kind>
<name>Jacobs et al.</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00090">
<document-id>
<country>US</country>
<doc-number>6788592</doc-number>
<kind>B2</kind>
<name>Nakata et al.</name>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00091">
<document-id>
<country>US</country>
<doc-number>6807125</doc-number>
<kind>B2</kind>
<name>Coteus et al.</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00092">
<document-id>
<country>US</country>
<doc-number>6807650</doc-number>
<kind>B2</kind>
<name>Lamb et al.</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00093">
<document-id>
<country>US</country>
<doc-number>6813196</doc-number>
<kind>B2</kind>
<name>Park et al.</name>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00094">
<document-id>
<country>US</country>
<doc-number>6834014</doc-number>
<kind>B2</kind>
<name>Yoo et al.</name>
<date>20041200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00095">
<document-id>
<country>US</country>
<doc-number>6854042</doc-number>
<kind>B1</kind>
<name>Karabatsos</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00096">
<document-id>
<country>US</country>
<doc-number>6880094</doc-number>
<kind>B2</kind>
<name>LaBerge</name>
<date>20050400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00097">
<document-id>
<country>US</country>
<doc-number>6889304</doc-number>
<kind>B2</kind>
<name>Perego et al.</name>
<date>20050500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00098">
<document-id>
<country>US</country>
<doc-number>6912615</doc-number>
<kind>B2</kind>
<name>Nicolai</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00099">
<document-id>
<country>US</country>
<doc-number>6912628</doc-number>
<kind>B2</kind>
<name>Wicki et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00100">
<document-id>
<country>US</country>
<doc-number>6925028</doc-number>
<kind>B2</kind>
<name>Hosokawa et al.</name>
<date>20050800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00101">
<document-id>
<country>US</country>
<doc-number>6944694</doc-number>
<kind>B2</kind>
<name>Pax</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00102">
<document-id>
<country>US</country>
<doc-number>6950366</doc-number>
<kind>B1</kind>
<name>Lapidus et al.</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00103">
<document-id>
<country>US</country>
<doc-number>6961281</doc-number>
<kind>B2</kind>
<name>Wong et al.</name>
<date>20051100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00104">
<document-id>
<country>US</country>
<doc-number>6968440</doc-number>
<kind>B2</kind>
<name>Brueggen</name>
<date>20051100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00105">
<document-id>
<country>US</country>
<doc-number>6970968</doc-number>
<kind>B1</kind>
<name>Holman</name>
<date>20051100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00106">
<document-id>
<country>US</country>
<doc-number>6981089</doc-number>
<kind>B2</kind>
<name>Dodd et al.</name>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00107">
<document-id>
<country>US</country>
<doc-number>6982892</doc-number>
<kind>B2</kind>
<name>Lee et al.</name>
<date>20060100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00108">
<document-id>
<country>US</country>
<doc-number>6982893</doc-number>
<kind>B2</kind>
<name>Jakobs</name>
<date>20060100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00109">
<document-id>
<country>US</country>
<doc-number>6990043</doc-number>
<kind>B2</kind>
<name>Kuroda et al.</name>
<date>20060100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00110">
<document-id>
<country>US</country>
<doc-number>6996686</doc-number>
<kind>B2</kind>
<name>Doblar et al.</name>
<date>20060200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00111">
<document-id>
<country>US</country>
<doc-number>7007130</doc-number>
<kind>B1</kind>
<name>Holman</name>
<date>20060200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00112">
<document-id>
<country>US</country>
<doc-number>7007175</doc-number>
<kind>B2</kind>
<name>Chang et al.</name>
<date>20060200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00113">
<document-id>
<country>US</country>
<doc-number>7046538</doc-number>
<kind>B2</kind>
<name>Kinsley et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00114">
<document-id>
<country>US</country>
<doc-number>7054179</doc-number>
<kind>B2</kind>
<name>Cogdill et al.</name>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00115">
<document-id>
<country>US</country>
<doc-number>7065626</doc-number>
<kind>B2</kind>
<name>Schumacher et al.</name>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00116">
<document-id>
<country>US</country>
<doc-number>7073041</doc-number>
<kind>B2</kind>
<name>Dwyer et al.</name>
<date>20060700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00117">
<document-id>
<country>US</country>
<doc-number>7078793</doc-number>
<kind>B2</kind>
<name>Ruckerbauer et al.</name>
<date>20060700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00118">
<document-id>
<country>US</country>
<doc-number>7120727</doc-number>
<kind>B2</kind>
<name>Lee et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00119">
<document-id>
<country>US</country>
<doc-number>7124260</doc-number>
<kind>B2</kind>
<name>LaBerge et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00120">
<document-id>
<country>US</country>
<doc-number>7127584</doc-number>
<kind>B1</kind>
<name>Thompson et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00121">
<document-id>
<country>US</country>
<doc-number>7130952</doc-number>
<kind>B2</kind>
<name>Nanki et al.</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00122">
<document-id>
<country>US</country>
<doc-number>7133960</doc-number>
<kind>B1</kind>
<name>Thompson et al.</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00123">
<document-id>
<country>US</country>
<doc-number>7133972</doc-number>
<kind>B2</kind>
<name>Jeddeloh</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00124">
<document-id>
<country>US</country>
<doc-number>7142461</doc-number>
<kind>B2</kind>
<name>Janzen</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00125">
<document-id>
<country>US</country>
<doc-number>7149841</doc-number>
<kind>B2</kind>
<name>LaBerge</name>
<date>20061200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00126">
<document-id>
<country>US</country>
<doc-number>7155627</doc-number>
<kind>B2</kind>
<name>Matsui</name>
<date>20061200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00127">
<document-id>
<country>US</country>
<doc-number>7167967</doc-number>
<kind>B2</kind>
<name>Bungo et al.</name>
<date>20070100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00128">
<document-id>
<country>US</country>
<doc-number>7181591</doc-number>
<kind>B2</kind>
<name>Tsai</name>
<date>20070200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00129">
<document-id>
<country>US</country>
<doc-number>7200021</doc-number>
<kind>B2</kind>
<name>Raghuram</name>
<date>20070400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00130">
<document-id>
<country>US</country>
<doc-number>7227910</doc-number>
<kind>B2</kind>
<name>Lipka</name>
<date>20070600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00131">
<document-id>
<country>US</country>
<doc-number>7266634</doc-number>
<kind>B2</kind>
<name>Ware et al.</name>
<date>20070900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00132">
<document-id>
<country>US</country>
<doc-number>7266639</doc-number>
<kind>B2</kind>
<name>Raghuram</name>
<date>20070900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00133">
<document-id>
<country>US</country>
<doc-number>7272709</doc-number>
<kind>B2</kind>
<name>Zitlaw et al.</name>
<date>20070900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00134">
<document-id>
<country>US</country>
<doc-number>7281079</doc-number>
<kind>B2</kind>
<name>Bains et al.</name>
<date>20071000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00135">
<document-id>
<country>US</country>
<doc-number>7286436</doc-number>
<kind>B2</kind>
<name>Bhakta et al.</name>
<date>20071000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00136">
<document-id>
<country>US</country>
<doc-number>7289386</doc-number>
<kind>B2</kind>
<name>Bhakta et al.</name>
<date>20071000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00137">
<document-id>
<country>US</country>
<doc-number>7346750</doc-number>
<kind>B2</kind>
<name>Ishikawa</name>
<date>20080300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00138">
<document-id>
<country>US</country>
<doc-number>7356639</doc-number>
<kind>B2</kind>
<name>Perego et al.</name>
<date>20080400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00139">
<document-id>
<country>US</country>
<doc-number>7363422</doc-number>
<kind>B2</kind>
<name>Perego et al.</name>
<date>20080400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00140">
<document-id>
<country>US</country>
<doc-number>7370238</doc-number>
<kind>B2</kind>
<name>Billick et al.</name>
<date>20080500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00141">
<document-id>
<country>US</country>
<doc-number>7437591</doc-number>
<kind>B1</kind>
<name>Wong</name>
<date>20081000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00142">
<document-id>
<country>US</country>
<doc-number>7461182</doc-number>
<kind>B2</kind>
<name>Fukushima et al.</name>
<date>20081200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00143">
<document-id>
<country>US</country>
<doc-number>7471538</doc-number>
<kind>B2</kind>
<name>Hofstra</name>
<date>20081200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00144">
<document-id>
<country>US</country>
<doc-number>7532537</doc-number>
<kind>B2</kind>
<name>Solomon et al.</name>
<date>20090500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00145">
<document-id>
<country>US</country>
<doc-number>7619912</doc-number>
<kind>B2</kind>
<name>Bhakta et al.</name>
<date>20091100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00146">
<document-id>
<country>US</country>
<doc-number>7636274</doc-number>
<kind>B2</kind>
<name>Solomon et al.</name>
<date>20091200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00147">
<document-id>
<country>US</country>
<doc-number>7864627</doc-number>
<kind>B2</kind>
<name>Bhakta et al.</name>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00148">
<document-id>
<country>US</country>
<doc-number>7881150</doc-number>
<kind>B2</kind>
<name>Solomon et al.</name>
<date>20110200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00149">
<document-id>
<country>US</country>
<doc-number>7916574</doc-number>
<kind>B1</kind>
<name>Solomon et al.</name>
<date>20110300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00150">
<document-id>
<country>US</country>
<doc-number>8001434</doc-number>
<kind>B1</kind>
<name>Lee et al.</name>
<date>20110800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00151">
<document-id>
<country>US</country>
<doc-number>8072837</doc-number>
<kind>B1</kind>
<name>Solomon et al.</name>
<date>20111200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00152">
<document-id>
<country>US</country>
<doc-number>8081535</doc-number>
<kind>B2</kind>
<name>Bhakta et al.</name>
<date>20111200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00153">
<document-id>
<country>US</country>
<doc-number>8081536</doc-number>
<kind>B1</kind>
<name>Solomon et al.</name>
<date>20111200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00154">
<document-id>
<country>US</country>
<doc-number>8081537</doc-number>
<kind>B1</kind>
<name>Bhakta et al.</name>
<date>20111200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00155">
<document-id>
<country>US</country>
<doc-number>8154901</doc-number>
<kind>B1</kind>
<name>Lee</name>
<date>20120400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00156">
<document-id>
<country>US</country>
<doc-number>8250295</doc-number>
<kind>B2</kind>
<name>Amidi et al.</name>
<date>20120800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00157">
<document-id>
<country>US</country>
<doc-number>8417870</doc-number>
<kind>B2</kind>
<name>Lee et al.</name>
<date>20130400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00158">
<document-id>
<country>US</country>
<doc-number>2001/0003198</doc-number>
<kind>A1</kind>
<name>Wu</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00159">
<document-id>
<country>US</country>
<doc-number>2001/0004753</doc-number>
<kind>A1</kind>
<name>Dell et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00160">
<document-id>
<country>US</country>
<doc-number>2001/0052057</doc-number>
<kind>A1</kind>
<name>Lai et al.</name>
<date>20011200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00161">
<document-id>
<country>US</country>
<doc-number>2002/0024834</doc-number>
<kind>A1</kind>
<name>Jeon et al.</name>
<date>20020200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00162">
<document-id>
<country>US</country>
<doc-number>2002/0039323</doc-number>
<kind>A1</kind>
<name>Tokutome et al.</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00163">
<document-id>
<country>US</country>
<doc-number>2002/0088633</doc-number>
<kind>A1</kind>
<name>Kong et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00164">
<document-id>
<country>US</country>
<doc-number>2003/0063514</doc-number>
<kind>A1</kind>
<name>Faue</name>
<date>20030400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00165">
<document-id>
<country>US</country>
<doc-number>2003/0090359</doc-number>
<kind>A1</kind>
<name>Ok</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00166">
<document-id>
<country>US</country>
<doc-number>2003/0090879</doc-number>
<kind>A1</kind>
<name>Doblar et al.</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00167">
<document-id>
<country>US</country>
<doc-number>2003/0191995</doc-number>
<kind>A1</kind>
<name>Abrosimov et al.</name>
<date>20031000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00168">
<document-id>
<country>US</country>
<doc-number>2003/0210575</doc-number>
<kind>A1</kind>
<name>Seo et al.</name>
<date>20031100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00169">
<document-id>
<country>US</country>
<doc-number>2004/0000708</doc-number>
<kind>A1</kind>
<name>Rapport et al.</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00170">
<document-id>
<country>US</country>
<doc-number>2004/0037158</doc-number>
<kind>A1</kind>
<name>Coteus et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00171">
<document-id>
<country>US</country>
<doc-number>2004/0201968</doc-number>
<kind>A1</kind>
<name>Tafolla</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00172">
<document-id>
<country>US</country>
<doc-number>2005/0036378</doc-number>
<kind>A1</kind>
<name>Kawaguchi et al.</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00173">
<document-id>
<country>US</country>
<doc-number>2005/0138267</doc-number>
<kind>A1</kind>
<name>Bains et al.</name>
<date>20050600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00174">
<document-id>
<country>US</country>
<doc-number>2005/0281096</doc-number>
<kind>A1</kind>
<name>Bhakta et al.</name>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00175">
<document-id>
<country>US</country>
<doc-number>2006/0044860</doc-number>
<kind>A1</kind>
<name>Kinsley et al.</name>
<date>20060300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00176">
<document-id>
<country>US</country>
<doc-number>2006/0117152</doc-number>
<kind>A1</kind>
<name>Amidi et al.</name>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00177">
<document-id>
<country>US</country>
<doc-number>2006/0126369</doc-number>
<kind>A1</kind>
<name>Raghuram</name>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00178">
<document-id>
<country>US</country>
<doc-number>2006/0129755</doc-number>
<kind>A1</kind>
<name>Raghuram</name>
<date>20060600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00179">
<document-id>
<country>US</country>
<doc-number>2006/0179206</doc-number>
<kind>A1</kind>
<name>Brittain et al.</name>
<date>20060800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00180">
<document-id>
<country>US</country>
<doc-number>2006/0259711</doc-number>
<kind>A1</kind>
<name>Oh</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00181">
<document-id>
<country>US</country>
<doc-number>2006/0267172</doc-number>
<kind>A1</kind>
<name>Nguyen et al.</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00182">
<document-id>
<country>US</country>
<doc-number>2006/0277355</doc-number>
<kind>A1</kind>
<name>Ellsberry et al.</name>
<date>20061200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00183">
<document-id>
<country>US</country>
<doc-number>2008/0046631</doc-number>
<kind>A1</kind>
<name>Takaku et al.</name>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00184">
<document-id>
<country>US</country>
<doc-number>2010/0128507</doc-number>
<kind>A1</kind>
<name>Solomon et al.</name>
<date>20100500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00185">
<document-id>
<country>US</country>
<doc-number>2011/0016250</doc-number>
<kind>A1</kind>
<name>Lee et al.</name>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00186">
<document-id>
<country>US</country>
<doc-number>2011/0016269</doc-number>
<kind>A1</kind>
<name>Lee et al.</name>
<date>20110100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00187">
<document-id>
<country>US</country>
<doc-number>2011/0090749</doc-number>
<kind>A1</kind>
<name>Bhakta et al.</name>
<date>20110400</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00188">
<document-id>
<country>US</country>
<doc-number>2011/0125966</doc-number>
<kind>A1</kind>
<name>Amidi et al.</name>
<date>20110500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00189">
<document-id>
<country>US</country>
<doc-number>2013/0036264</doc-number>
<kind>A1</kind>
<name>Amidi et al.</name>
<date>20130200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00190">
<document-id>
<country>JP</country>
<doc-number>09237492</doc-number>
<kind>A</kind>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00191">
<document-id>
<country>JP</country>
<doc-number>1998320270</doc-number>
<kind>A</kind>
<date>19981200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00192">
<document-id>
<country>JP</country>
<doc-number>2000285674</doc-number>
<kind>A</kind>
<date>20001000</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00193">
<document-id>
<country>JP</country>
<doc-number>2002184176</doc-number>
<kind>A</kind>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00194">
<document-id>
<country>JP</country>
<doc-number>2003007963</doc-number>
<kind>A</kind>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00195">
<document-id>
<country>JP</country>
<doc-number>2008046989</doc-number>
<kind>A</kind>
<date>20080200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00196">
<document-id>
<country>WO</country>
<doc-number>WO-9202879</doc-number>
<kind>A1</kind>
<date>19920200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00197">
<document-id>
<country>WO</country>
<doc-number>WO-9407242</doc-number>
<kind>A1</kind>
<date>19940300</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00198">
<document-id>
<country>WO</country>
<doc-number>WO-9534030</doc-number>
<kind>A2</kind>
<date>19951200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00199">
<document-id>
<country>WO</country>
<doc-number>WO-02058069</doc-number>
<kind>A2</kind>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00200">
<document-id>
<country>WO</country>
<doc-number>WO-03017283</doc-number>
<kind>A1</kind>
<date>20030200</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00201">
<document-id>
<country>WO</country>
<doc-number>WO-03069484</doc-number>
<kind>A2</kind>
<date>20030800</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<patcit num="00202">
<document-id>
<country>WO</country>
<doc-number>WO-2006055497</doc-number>
<kind>A2</kind>
<date>20060500</date>
</document-id>
</patcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00203">
<othercit>&#x201c;JEDEC Standard No. 21-C: PC2100 and PC1600 DDR SDRAM Registered DIMM Design Specification&#x201d;, Revision 1.3, [Online]. Retrieved from the Internet: &#x3c;URL: http://www.jedec.org/download/search/4<sub>&#x2014;</sub>20<sub>&#x2014;</sub>04R13.PDF&#x3e;, (Jan. 2002), 4.20.4: 1-82.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00204">
<othercit>&#x201c;8M-Word by 64-bit Synchronous Dynamic RAM Module Unbuffered Type&#x201d;, NEC Corporation, MOS Integrated Circuit MC-458CB646, (1997), 16 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00205">
<othercit>&#x201c;U.S. Appl. No. 13/568,694, Examiner Interview Summary mailed Nov. 8, 2013&#x201d;, 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00206">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Claim Charts JEDEC 21C in View of APA, MATSUI, and JEDEC 79C&#x201d;, (Apr. 25, 2013), 17 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00207">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Claim Charts JEDEC 21C in View of APA, Watanabe, and JEDEC 79C&#x201d;, (Apr. 25, 2013), 16 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00208">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Claim Charts Takeda in View of JEDEC 21-C and JEDEC 79C&#x201d;, (Apr. 25, 2013), 12 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00209">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Declaration of Dr. Edward P. Sayre Pursuant to 37 CFT 1.132 filed Apr. 25, 2013&#x201d;, 42 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00210">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Third Party Requester Comments After Patent Owner Response Pursuant to 37 CFR 1.947 filed Apr. 25, 2013&#x201d;, 44 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00211">
<othercit>&#x201c;U.S. Appl. No. 95/002,399, Third Party Requester Comments to Patent Owner's Response of Jul. 5, 2011 and in Response to the Office's Decision Granting Petition to Waive Page Limit of Jul. 29, 2011 Under 37 CFR 1.947 filed Aug. 29, 2011&#x201d;, 5 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00212">
<othercit>&#x201c;JEDEC Standard No. JESD79C: Double Data Rate (DDR) SDRAM Specification&#x201d;, Revision of JESD79B, (Mar. 2003), 82 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00213">
<othercit>Portion of Request for Inter Partes Reexamination of U.S. Patent No. 7,289,386, corresponding to U.S. Appl. No. 95/000,577, Oct. 20, 2010, 286 pages.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00214">
<othercit>Request for Inter Partes Reexamination; U.S. Appl. No. 95/000,577 for U.S. Pat. No. 7,289,386 filed Oct. 20, 2010.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00215">
<othercit>Deposition of William Hoffman, (May 18, 2010), 9 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00216">
<othercit>The Authoritative Dictionary of IEEE Standard Terms, Seventh Ed., (2000), 5 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00217">
<othercit>New Oxford American Dictionary, 2nd. Edition, (2005), 1193.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00218">
<othercit>20110125966 File History, (Aug. 12, 2011), 296 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00219">
<othercit>Google's Invalidity Contentions and exhibits 6 and 14, (Jul. 16, 2010), 59 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00220">
<othercit>DM74LS138 &#x2022; DM74LS139, Decoder/Demultiplexer, Fairchild Semiconductor Corp., Aug. 1986, Revised Mar. 2000 (GNET001928-1935), (Aug. 1986).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00221">
<othercit>&#x201c;&#xa7;2173.05(g)&#x201d;, Manual of Patent Examining Procedure, (Jul. 2008), 4 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00222">
<othercit>&#x201c;66/100 MHz PC SDRAM 64-Bit Non-ECCParity 144 Pin Unbuffered SO-DIMM Specification, Revision 1.0&#x201d;, Intel Corporation, (Feb. 1999), 28 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00223">
<othercit>&#x201c;U.S. Appl. No. 11/142,989, filed Dec. 7, 2006 and its entire prosecution history&#x201d;.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00224">
<othercit>&#x201c;U.S. Appl. No. 11/335,875, filed Jan. 19, 2006&#x201d;, Owned by Netlist, Inc.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00225">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Appeal Brief filed Mar. 28, 2008&#x201d;, 20 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00226">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Examiner Interview Summary mailed Jul. 18, 2007&#x201d;, 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00227">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Examiner's Answer to Appeal Brief mailed Oct. 24, 2008&#x201d;, 20 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00228">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Examiner's Interview Summary mailed Jan. 12, 2012&#x201d;, 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00229">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Final Office Action mailed Sep. 28, 2007&#x201d;, 16 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00230">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Final Office Action mailed Nov. 8, 2006&#x201d;, 12 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00231">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Non Final Office Action mailed Feb. 24, 2006&#x201d;, 7 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00232">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Non Final Office Action mailed Apr. 16, 2007&#x201d;, 15 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00233">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Non Final Office Action mailed Sep. 2, 2011&#x201d;, 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00234">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Non Final Office Action mailed Dec. 13, 2010&#x201d;, 12 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00235">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Notice of Allowance mailed Apr. 5, 2012&#x201d;, 8 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00236">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, PTO Response to Rule 312 Communication mailed Jul. 13, 2012&#x201d;, 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00237">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Feb. 8, 2007 to Final Office Action mailed Nov. 8, 2006&#x201d;, 13 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00238">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Feb. 2, 2012 to Non Final Office Action mailed Sep. 2, 2011&#x201d;, 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00239">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Jun. 7, 2011 to Non Final Office Action mailed Dec. 13, 2010&#x201d;, 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00240">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Jun. 8, 2010 to Final Office Action mailed Sep. 28, 2007&#x201d;, 8 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00241">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Jun. 26, 2006 to Non Final Office Action mailed Fe. 24, 2006&#x201d;, 13 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00242">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Jul. 3, 2012 to Notice of Allowance and Notice of Allowability mailed Apr. 5, 2012&#x201d;, 11 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00243">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Response filed Jul. 16, 2007 to Non Final Office Action mailed Apr. 16, 2007&#x201d;, 15 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00244">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Supplemental Appeal Brief filed May 14, 2008&#x201d;, 24 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00245">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Supplemental Appeal Brief filed Aug. 8, 2008&#x201d;, 24 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00246">
<othercit>&#x201c;U.S. Appl. No. 10/752,151, Supplemental Notice of Allowability mailed Jun. 12, 2012&#x201d;, 4 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00247">
<othercit>&#x201c;U.S. Appl. No. 12/902,073, Communication Regarding Claims Copied from U.S. Patent No. 7,619,912 mailed Oct. 11, 2010&#x201d;, 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00248">
<othercit>&#x201c;U.S. Appl. No. 12/902,073, Communication Regarding Claims Copied from U.S. Patent No. 7,619,912 mailed Nov. 16, 2010&#x201d;, 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00249">
<othercit>&#x201c;U.S. Appl. No. 12/902,073, Preliminary Amendment mailed Nov. 16, 2010&#x201d;, 21 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00250">
<othercit>&#x201c;U.S. Appl. No. 13/568,694, Non Final Office Action mailed Jun. 24, 2013&#x201d;, 10 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00251">
<othercit>&#x201c;U.S. Appl. No. 13/568,694, Preliminary Amendment filed Aug. 7, 2012&#x201d;, 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00252">
<othercit>&#x201c;U.S. Appl. Nos. 95/000,578, 95/000,579 and 95/001,339 (Merged) Partial Prosecution History&#x201d;, (from Apr. 15, 2011 to Feb. 2, 2012), 1719 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00253">
<othercit>&#x201c;U.S. Appl. No. 95/000,578, Partial Prosecution History&#x201d;, (from Oct. 20, 2010 to Jul. 29, 2011), 1687 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00254">
<othercit>&#x201c;U.S. Appl. No. 95/000,578, Partial Prosecution History&#x201d;, (from Aug. 29, 2011 to Aug. 29, 2011), 1991 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00255">
<othercit>&#x201c;U.S. Appl. No. 95/000,578, Partial Prosecution History&#x201d;, (from Oct. 4, 2011 to Dec. 27, 2012), 1053 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00256">
<othercit>&#x201c;U.S. Appl. No. 95/000,578, Partial Prosecution History&#x201d;, (from Jan. 14, 2013 to Jun. 10, 2013), 427 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00257">
<othercit>&#x201c;U.S. Appl. No. 95/000,579, Partial Prosecution History&#x201d;, (from Oct. 21, 2010 to Nov. 30, 2011), 1160 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00258">
<othercit>&#x201c;U.S. Appl. No. 95/000,579, Partial Prosecution History&#x201d;, (from Jan. 14, 2012 to Jan. 14, 2013), 948 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00259">
<othercit>&#x201c;U.S. Appl. No. 95/000,579, Partial Prosecution History&#x201d;, (from Feb. 13, 2013 to Feb. 13, 2013), 384 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00260">
<othercit>&#x201c;U.S. Appl. No. 95/000,579, Partial Prosecution History&#x201d;, (from Feb. 13, 2013 to Jun. 10, 2013), 341 pages.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00261">
<othercit>&#x201c;U.S. Appl. No. 95/001,339, Partial Prosecution History&#x201d;, (from Apr. 20, 2010 to Jul. 29, 2011), 822 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00262">
<othercit>&#x201c;U.S. Appl. No. 95/001,339, Partial Prosecution History&#x201d;, (from Jul. 29, 2011 to Feb. 10, 2012), 812 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00263">
<othercit>&#x201c;U.S. Appl. No. 95/001,339, Partial Prosecution History&#x201d;, (from Feb. 13, 2012 to Dec. 27, 2012), 777 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00264">
<othercit>&#x201c;U.S. Appl. No. 95/001,339, Partial Prosecution History&#x201d;, (from Jan. 14, 2013 to Jun. 10, 2013), 511 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00265">
<othercit>&#x201c;U.S. Appl. No. 95/002,399 Prosecution History&#x201d;, From Sep. 15, 2012 to Jul. 12, 2013, 609 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00266">
<othercit>&#x201c;Bank Address Definition&#x201d;, JEDEC Dictionary of Terms for Solid State Technology, 5th Edition, (2009), 14.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00267">
<othercit>&#x201c;Bank Striping of Data Across Internal SDRAM Banks&#x201d;, IP.com, IP.com No. IPCOM000013697D, (2003).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00268">
<othercit>&#x201c;DDR SDRAM RDIMM, MT36VDDF12872-1GB, MT36VDDF25672-2GB&#x201d;, Micron Technology, Inc., (2002), 20 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00269">
<othercit>&#x201c;DDR2 SDRAM Registered DIMM (RDIMM)&#x201d;, Micron Technology, Inc., (2003), 18 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00270">
<othercit>&#x201c;Decoupling Capacitor Calculation for a DDR Memory Channel&#x201d;, Micron, Technical Note, (2004), 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00271">
<othercit>&#x201c;Defendant Netlist, INC.'s Opening Claim Construction Brief&#x201d;, United States District Court, Northern District of California, Oakland Division, Case4:08-cv-04144-SBA Document 44, (Filed Jul. 28, 2009), 23 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00272">
<othercit>&#x201c;Distributed Memory Mapping&#x201d;, IP.com, IP.com No. IPCOM000014788D, (2000).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00273">
<othercit>&#x201c;DM74LS138 DM74LS139 DecoderDemultiplexer&#x201d;, Fairchild Semiconductor Corporation, (2000).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00274">
<othercit>&#x201c;Elpida Memory to Speak at Intel's Memory Implementers Forum Roundtable Event&#x201d;, Elpida Memory Inc., presented at the Intel Developer Forum, [Online]. Retrieved from the Internet: &#x3c;URL: http://www.elpida.com/en/news/2004/02-18.html&#x3e;, (Feb. 18, 2004), 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00275">
<othercit>&#x201c;Exhibit A&#x201d;, Excerpts from the deposition transcript of Richard Turley, (May 13, 2010), 13 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00276">
<othercit>&#x201c;HP Printer Memory Explained&#x201d;, The ZonkPage. Last Updated Jan. 21, 2004. Accessed Jun. 28, 2013, [Online]. Retrieved from the Internet: &#x3c;http://warshaft.com/hpmem.htm&#x3e;, 7 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00277">
<othercit>&#x201c;Hynix HYMD512G726(L)8-K/H/L&#x201d;, Registered DDR SDRAM DIMM, 128Mx72 bits Product Description, Rev. 0.1, (May 2002), 16 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00278">
<othercit>&#x201c;Information Huawei or FPGA-Take Five&#x201d;, Electronic News, (2002), 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00279">
<othercit>&#x201c;JEDEC Standard No, 21-C: 200 Pin, PC2700/PC2100/PC1600 DDR SDRAM Unbuffered SO-DIMM Reference Design Specification&#x201d;, Revision 1.1, Release 11b, (Apr. 26, 2002), 4.20.6: 1-28.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00280">
<othercit>&#x201c;JEDEC Standard No. 21-C: 144 Pin, PC133 SDRAM Registered Unbuffered SO-DIMM, Reference Design Specification&#x201d;, Revision 1.02, Release 11, (Oct. 2003), 4.20.3: 1-26.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00281">
<othercit>&#x201c;JEDEC Standard No. 21-C: 168 Pin, PC133 SDRAM Registered DIMM Design Specification&#x201d;, Revision 1.4, Release 11a, (Feb. 2002), 4.20.2: 1-75.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00282">
<othercit>&#x201c;JEDEC Standard No. 21-C: 184 Pin. PC1600/2100 DDR SDRAM Unbuffered DIMM Design Specification&#x201d;, Revision 1.1, Release 11b, (Apr. 2003), 4.20.5: 1-40.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00283">
<othercit>&#x201c;JEDEC Standard No. 21-C: 64 &#x26; 72 PIN ZIP/SIMM SRAM Module&#x201d;, Release 6, [Online]. Retrieved from the Internet: &#x3c;URL: http://www.jedec.org/standards-documents&#x3e;, (Jun. 1997), 4.4.1: 1-2.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00284">
<othercit>&#x201c;JEDEC Standard No. JESD82-4B: Definition of the SSTV16859 2.5 V 13-Bit to 26-Bit SSTL<sub>&#x2014;</sub>2 Registered Buffer for Stacked DDR DIMM Applications&#x201d;, Revision of JESD82-4A, (May 2003), 17 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00285">
<othercit>&#x201c;Letter from G. Hopkins Guy III,&#x201d;, Orrick, Herrington &#x26; Sutcliffe LLP, to R. Scott Oliver, Morrison &#x26; Foerster, (Apr. 14, 2009).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00286">
<othercit>&#x201c;Memory technology evolution: an overview of system memory technologies&#x201d;, Hewlett-Packard, 7th Edition, (2003).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00287">
<othercit>&#x201c;Method for a high-performance DRAM address mapping mechanism&#x201d;, IP.com, IP.com No. IPCOMOOOOO8164D, (2002).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00288">
<othercit>&#x201c;Method for memory probing on a multiple-DIMM bus&#x201d;, IP.com, IP.com No. IPCOM000019063D, (2003).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00289">
<othercit>&#x201c;Method for multiple device interface testing using a single device&#x201d;, IP.com, IP.com No. IPCOM000010054D, (2002).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00290">
<othercit>&#x201c;MPC8260 SDRAM Support&#x201d;, Freescale Semiconductor, Inc., Application Note, Document No. AN2165/D, Rev. 1, (Oct. 2006).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00291">
<othercit>&#x201c;PACER Document 45&#x2014;Claim Construction Statement&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jun. 25, 2010), 5 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00292">
<othercit>&#x201c;PACER Document 45&#x2014;Exhibit B to Joint Claim Construction&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jun. 25, 2010), 23 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00293">
<othercit>&#x201c;PACER Document 45 Exhibit A to Joint Claim Construction&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jun. 25, 2010), 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00294">
<othercit>&#x201c;PACER Document 48&#x2014;Claim Construction Statement&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jul. 16, 2010), 29 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00295">
<othercit>&#x201c;PACER Document 48&#x2014;Declaration of Steven R. Hansen in Support of Plaintiff Netlist, Inc.'s Opening Claim Construction Brief&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jul. 16, 2010), 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00296">
<othercit>&#x201c;PACER Document 48&#x2014;Exhibit A to Decl. of Steven R. Hansen&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jul. 16, 2010), 41 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00297">
<othercit>&#x201c;PACER Document 48&#x2014;Exhibits B-G to Decl. of Steven R. Hansen&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jul. 16, 2010), 89 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00298">
<othercit>&#x201c;PACER Document 49&#x2014;Affidavit&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00299">
<othercit>&#x201c;PACER Document 49&#x2014;Claim Construction Statement&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 27 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00300">
<othercit>&#x201c;PACER Document 49&#x2014;Exhibit A&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 13 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00301">
<othercit>&#x201c;PACER Document 49&#x2014;Exhibit B&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 41 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00302">
<othercit>&#x201c;PACER Document 49&#x2014;Exhibit C&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00303">
<othercit>&#x201c;PACER Document 49&#x2014;Exhibit D&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 4, 2010), 19 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00304">
<othercit>&#x201c;PACER Document 50&#x2014;Reply Memorandum&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Aug. 16, 2010), 17 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00305">
<othercit>&#x201c;PACER Document 63&#x2014;Declaration in Support&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Nov. 5, 2010), 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00306">
<othercit>&#x201c;PACER Document 68&#x2014;Order&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jan. 26, 2011), 2 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00307">
<othercit>&#x201c;PACER Document 69&#x2014;Patent/Trademark Copy&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jan. 27, 2011), 3 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00308">
<othercit>&#x201c;PACER Document 70&#x2014;Status Report&#x201d;, 4:09-cv-05718-SBA <i>Netlist, Inc. </i>v. <i>Google Inc</i>., (Jul. 25, 2011), 13 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00309">
<othercit>&#x201c;PC SDRAM Registered DIMM Design Support Document, Revision 1.2&#x201d;, Intel Corporation, (Oct. 1998), 61 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00310">
<othercit>&#x201c;PC133 SDRAM Registered DIMM&#x201d;, Design Specification, Rev 1.1, (Aug. 1999), 62 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00311">
<othercit>&#x201c;Plaintiff Netlist, Inc.'s Opening Claim Construction Brief&#x201d;, United States District Court, Northern District of California, Oakland Division, Case 4:09-cv-05718-SBA, Document 48, (Filed Jul. 16, 2010), 162 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00312">
<othercit>&#x201c;Quad Band Memory (QBM); DDR 200/266/333 devices producing DDR 400/533/667&#x201d;, Platform Conference, (Jan. 23-24, 2002).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00313">
<othercit>&#x201c;Synchronous DRAM Module MT18LSDT472&#x201d;, Micron Technology Inc., (1998), 17 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00314">
<othercit>&#x201c;TM2SR72EPN 2097152 by 72-BIT, TM4SRT2EPN 4194304 by 72-BIT, Synchronous Dynamic RAM Modules&#x201d;, Texas Instruments, (1997), 15 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00315">
<othercit>&#x201c;Understanding DRAM Operation&#x201d;, IBM, Application Note, (Dec. 1996), 10 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00316">
<othercit>&#x201c;WSI Aims Programmable MCU Peripherals at DSPs&#x201d;, Electronic Buyers News, n. 927, (1994), 39.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00317">
<othercit>Abali, B., &#x201c;Memory Expansion Technology (MXT): Software Support and Performance&#x201d;, IBM J. Res. &#x26; Dev., 45(2), (2001), 287-300.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00318">
<othercit>Arlington, D. L, et al., &#x201c;Enhancement of Memory Card Redundant Bit Usage Via Simplified Fault Alignment Exclusion&#x201d;, IBM Technical Disclosure Bulletin, (1987).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00319">
<othercit>Arroyo, R. X, et al., &#x201c;Method of executing Manufacturing ROM Code Without Removing System Roms&#x201d;, IP.Com, IP.com No. IPCOM000037214D, (1989).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00320">
<othercit>Barr, Michael, &#x201c;Programmable Logic: What's it to Ya?&#x201d;, Embedded Systems Programming, (Jun. 1999), 75-84.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00321">
<othercit>Bennayoun, A., et al., &#x201c;Input/Output Chip Select Doubler&#x201d;, IBM Technical Disclosure Bulletin, 38(4), (1995), 237-240.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00322">
<othercit>Blum, A., et al., &#x201c;Fast Multichip Memory System With Power Select Signal&#x201d;, IBM Technical Disclosure Bulletin, (1979).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00323">
<othercit>Carvalho, Carlos, &#x201c;The Gap between Processor and Memory Speeds&#x201d;, ICCA '02, (2002), 8 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00324">
<othercit>Cuppu, V., et al., &#x201c;A performance comparison of contemporary DRAM architectures&#x201d;, Proceedings of the 26th International Symposium on Computer Architecture, 1999., 222-233.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00325">
<othercit>Cuppu, V., et al., &#x201c;Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?&#x201d;, 28th Annual International Symposium on Computer Architecture, 2001. Proceedings., 62-71.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00326">
<othercit>Cuppu, V., et al., &#x201c;High-performance DRAMs in workstation environments&#x201d;, IEEE Transactions on Computers, 50(11), (2001), 1133-1153.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00327">
<othercit>Denneau, M., &#x201c;Logic Processor for Logic Simulation Machine&#x201d;, IBM Technical Disclosure Bulletin, 25(1), (1982).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00328">
<othercit>Fitzgerald, B. F, et al., &#x201c;Chip Select Circuit for Multi-Chip RAM Modules&#x201d;, IP.com, IP.com No. IPCOM000044404D, (1984).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00329">
<othercit>Freedman, Alan, The Computer Glossary,&#x2022; The Complete Illustrated Dictionary, American Management Association, 2001.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00330">
<othercit>Gray, K. S, &#x201c;Fet Ram Chip Double Density Scheme&#x201d;, IP.com, IP.com No. IPCOM000043942D, (1984).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00331">
<othercit>Grimes, W. D, et al., &#x201c;Access Rate/Availability Improvement Logic for Dynamic Memories&#x201d;, IBM Technical Disclosure Bulletin, (Oct. 1982).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00332">
<othercit>Gupta, P., et al., &#x201c;Designing and implementing a fast crossbar scheduler&#x201d;, IEEE Micro, 19(1), (1999), 20-28.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00333">
<othercit>Hession, J., et al., &#x201c;Chip Select Technique for Multi Chip Decoding&#x201d;, IP.com, IP.com No. IPCOM000070404D, (1978).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00334">
<othercit>Hoare, R., et al., &#x201c;An 88-Way Multiprocessor Within an FPGA With Customizable Instructions&#x201d;, Proceedings of the 18th International Parallel and Distributed Processing Symposium, (2004), 8 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00335">
<othercit>Jacob, Bruce L, &#x201c;Synchronous DRAM Architectures, Organizations, and Alternative Technologies&#x201d;, University of Maryland, (Dec. 10, 2002).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00336">
<othercit>Jin, Huang, &#x201c;Embedded Memory in System-On-Chip Design: Architecture and Prototype Implementation&#x201d;, Canadian Conference on Electrical and Computer Engineering, 2003. IEEE CCECE 2003., (2003), 141-146.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00337">
<othercit>Jin, Huang, et al., &#x201c;Prototype implementation and evaluation of a multibank embedded memory architecture in programmable logic&#x201d;, 2003 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2003. PACRIM., 13-16.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00338">
<othercit>Kane, M. H, et al., &#x201c;Read Only Store Memory Extension&#x201d;, IP.com, IP.com No. IPCOM0000828450, (1975).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00339">
<othercit>Karabatsos, Chris, &#x201c;Quad Band Memory (QBM) Technology&#x201d;, Kentron Technologies, Inc., (Apr. 2001), 1-5.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00340">
<othercit>Kellog, Mark, &#x201c;PC133: SDRAM Main Memory Performance Reaches New Heights&#x201d;, IBM Microelectronics, (1999).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00341">
<othercit>Keltcher, C. N, et al., &#x201c;The AMD Opteron processor for multiprocessor servers&#x201d;, IEEE Micro, 23(2), (2003), 66-76.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00342">
<othercit>Kirihata, T., et al., &#x201c;A 390-mm2, 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture&#x201d;, IEEE Journal of Solid-State Circuits, 34(11), (Nov. 11, 1999), 1580-1588.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00343">
<othercit>Kornaros, G., et al., &#x201c;A Fully-Programmable Memory Management System Optimizing Queue Handling at Multi Gigabit Rates&#x201d;, DAC '03 Proceedings of the 40th annual Design Automation Conference, (2003), 54-59.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00344">
<othercit>Lee, J., et al., &#x201c;A banked-promotion translation lookaside buffer system&#x201d;, Journal of Systems Architecture, 47, (2002), 1065-1078.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00345">
<othercit>Lee, J., et al., &#x201c;An on-chip cache compression technique to reduce decompression overhead and design complexity&#x201d;, Journal of Systems Architecture, 46, (2000), 1365-1382.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00346">
<othercit>Lin, Wei-Fen, et al., &#x201c;Designing a modern memory hierarchy with hardware prefetching&#x201d;, IEEE Transactions on Computers, 50(1), (2001), 1202-1218.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00347">
<othercit>Luthra, M., et al., &#x201c;Interface Synthesis Using Memory Mapping for an FPGA Platform&#x201d;, Proceedings of the 21st International Conference on Computer Design, (2003), 6 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00348">
<othercit>Matick, R. E, &#x201c;Logic and Decoder Arrangement for Controlling SpillWrap Boundaries of a Bit-Addressable Memory Decoder&#x201d;, IBM Technical Disclosure Bulletin, (1984).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00349">
<othercit>Matick, R. E, &#x201c;Read-Select Capability for Static Random-Access Memory&#x201d;, IBM Technical Disclosure Bulletin, (1985), 6640-6642.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00350">
<othercit>Meyers, R. F, &#x201c;Use of Partially Good Memory Chips&#x201d;, IP.com, IP.com No. IPCOM000066246D, (1979).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00351">
<othercit>Murdocca, Miles J, et al., Principles of Computer Architecture, (2000), 249-251.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00352">
<othercit>Murdocca, Miles J., Principles of Computer Architecture, Prentice Hall, Inc., Upper Saddle River, NJ, (2000), 243-252.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00353">
<othercit>Ofek, H., et al., &#x201c;Partial Two Way Mapping Technique&#x201d;, IBM Technical Disclosure Bulletin, 1969, 429-430.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00354">
<othercit>Paldan, D., &#x201c;Programmable Memory Address Decoding for Microprocessor Memory Device&#x201d;, IP.com, IP.com No. IPCOM000005486D, (1983).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00355">
<othercit>Pellinger, R. D., &#x201c;Dual Addressable Memory&#x201d;, IBM Technical Disclosure Bulletin, vol. 20, No. 8, IPCOM000068610D, (Jan. 1978), 3259-3260.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00356">
<othercit>Plotnick, N., &#x201c;Shuffle Your Chips for Better Performance&#x201d;, PC Week, (1998), 90.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00357">
<othercit>Schubert, K. D, et al., &#x201c;Accelerating system integration by enhancing hardware, firmware, and co-simulation,&#x201d; IBM J. Res. &#x26; Dev, 48(34), (May/Jul. 2004), 569-581.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00358">
<othercit>Skelton, M. H, &#x201c;Program Controlled Paging Scheme for Memory Expansion&#x201d;, IP.com, IP.com No. IPCOM000050954D, (1982).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00359">
<othercit>Slegel, T. J, et al., &#x201c;IBM's S390 G5 Microprocessor Design&#x201d;, IEEE Micro, 19(2), (1999), 12-23.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00360">
<othercit>Smith, B. A, &#x201c;Chip Select Decoder Circuit&#x201d;, IP.com, IP.com No. IPCOM000063400D, (1985).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00361">
<othercit>Stelzer, K. C, &#x201c;Planar Memory Boundary Registers with Remap Feature&#x201d;, IBM Technical Disclosure Bulletin, (1993).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00362">
<othercit>Sunaga, T., et al., &#x201c;An Enable Signal Circuit for Multiple Small Banks&#x201d;, IP.com, IP.com No. IPCOM000123375D, (1998).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00363">
<othercit>Sunaga, T., et al., &#x201c;Continuous RAS Access Method in Multiple-bank DRAM Chip&#x201d;, IP.com, IP.com No. IPCOMOOO123375D, (1998).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00364">
<othercit>Toal, C., et al., &#x201c;A 32-Bit SoPC Implementation of a P5&#x201d;, Proceedings of the Eighth IEEE International Symposium on Computers and Communications, (2003), 1530-1346.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00365">
<othercit>Tudruj, M., et al., &#x201c;Dynamically reconfigurable heterogeneous multi-processor systems with transputer-controlled communication&#x201d;, Journal of Systems Architecture, 43, (1997), 27-32.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00366">
<othercit>Vogt, P., &#x201c;Fully Buffered DIMM (FB-DIMM) Server Memory Architecture:&#x201d;, Intel Developer Forum, (Feb. 18, 2004), 33 pgs.</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
<us-citation>
<nplcit num="00367">
<othercit>Yao, Y. L, &#x201c;High Density Memory Selection Circuit&#x201d;, IP.com, IP.com No. IPCOM000078218D, (1972).</othercit>
</nplcit>
<category>cited by applicant</category>
</us-citation>
</us-references-cited>
<number-of-claims>19</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>None</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>10</number-of-drawing-sheets>
<number-of-figures>10</number-of-figures>
</figures>
<us-related-documents>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>13568694</doc-number>
<date>20120807</date>
</document-id>
<parent-status>PENDING</parent-status>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>13972337</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
<continuation>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>10752151</doc-number>
<date>20040105</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>8250295</doc-number>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>13568694</doc-number>
</document-id>
</child-doc>
</relation>
</continuation>
</us-related-documents>
<us-parties>
<us-applicants>
<us-applicant sequence="001" app-type="applicant" designation="us-only" applicant-authority-category="assignee">
<addressbook>
<orgname>SMART Modular Technologies, Inc.</orgname>
<address>
<city>Newark</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
<residence>
<country>US</country>
</residence>
</us-applicant>
</us-applicants>
<inventors>
<inventor sequence="001" designation="us-only">
<addressbook>
<last-name>Amidi</last-name>
<first-name>Mike Hossein</first-name>
<address>
<city>Lake Forest</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
<inventor sequence="002" designation="us-only">
<addressbook>
<last-name>Marino</last-name>
<first-name>Kelvin A.</first-name>
<address>
<city>Laguna Hills</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
<inventor sequence="003" designation="us-only">
<addressbook>
<last-name>Kolli</last-name>
<first-name>Satyadev</first-name>
<address>
<city>Milpitas</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</inventor>
</inventors>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Schwegman Lundberg &#x26; Woessner, P.A.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</us-parties>
<assignees>
<assignee>
<addressbook>
<orgname>SMART Modular Technologies, Inc.</orgname>
<role>02</role>
<address>
<city>Newark</city>
<state>CA</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Patel</last-name>
<first-name>Kaushikkumar</first-name>
<department>2188</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="172.55mm" wi="187.37mm" file="US08626998-20140107-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="175.26mm" wi="129.46mm" orientation="landscape" file="US08626998-20140107-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="239.78mm" wi="151.98mm" orientation="landscape" file="US08626998-20140107-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="235.71mm" wi="167.89mm" orientation="landscape" file="US08626998-20140107-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="218.10mm" wi="150.28mm" orientation="landscape" file="US08626998-20140107-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="218.52mm" wi="160.10mm" orientation="landscape" file="US08626998-20140107-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="91.95mm" wi="106.60mm" file="US08626998-20140107-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="238.59mm" wi="177.72mm" orientation="landscape" file="US08626998-20140107-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="241.38mm" wi="180.17mm" orientation="landscape" file="US08626998-20140107-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00009" num="00009">
<img id="EMI-D00009" he="127.00mm" wi="103.38mm" file="US08626998-20140107-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00010" num="00010">
<img id="EMI-D00010" he="208.70mm" wi="183.39mm" orientation="landscape" file="US08626998-20140107-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application is a Continuation of U.S. application Ser. No. 13/568,694, filed Aug. 7, 2012, which is a Continuation of U.S. application Ser. No. 10/752,151, filed on Jan. 5, 2004, and issued as U.S. Pat. No. 8,250,295 on Aug. 21, 2012, each of which are hereby incorporated by reference in their entireties.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">FIELD OF THE INVENTION</heading>
<p id="p-0003" num="0002">The present invention relates to computer memory. More particularly, the present invention relates to a four rank memory module.</p>
<heading id="h-0003" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0004" num="0003">Computers use memory devices for the storage and retrieval of information. These memory devices are often mounted on a memory module to expand the memory capacity of a computer. Sockets on a main board accommodate those memory modules also known as SIMMs or DIMMs.</p>
<p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. 1</figref> is a diagram schematically illustrating a standard memory interface system overview in accordance with a prior art. The system <b>100</b> includes a processor <b>102</b>, a memory controller <b>104</b>, and a memory module <b>106</b>. The processor <b>102</b> communicates with the memory controller <b>104</b> with an address bus <b>108</b>, a control signal bus <b>110</b>, and a data bus <b>112</b>. The memory controller <b>104</b> communicates with the memory module <b>106</b> with a controller address bus <b>114</b>, a controller control signal bus <b>116</b>, and a controller data bus <b>118</b>. Common system implementations <b>100</b> have typically two memory chip selects routed per socket. Common memory module <b>106</b> may have two chip selects (one per rank) or four chip selects (two per rank). In one implementation, each chip select from the controller is connected to the corresponding chip select on the memory module. In the second implementation, each chip select from the controller is connected to the two chip selects (those that control one rank) on the memory module. The system chip select signals control individual memory modules ranks. The memory module <b>106</b> is coupled to the memory controller <b>104</b> through a memory socket.</p>
<p id="p-0006" num="0005">Standard memory modules such as memory module <b>106</b> have either one rank or two rank of memory devices. Each memory device comes in a variety of configurations and families such as 128 Mbit, 256 Mbit, 512 Mbit, and 1024 Mbit DDR SDRAM families. Each of these families is further divided into three distinct flavors such as &#xd7;4, &#xd7;8, and &#xd7;16 data bits. For example, a single 128 Mbit DDR SDRAM family comes in three flavors of:
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?>32 M&#xd7;4(32 Mega cell of 4-bit each=32 M&#xd7;4-bit=128 Mbit)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?>16 M&#xd7;8(16 Mega cell of 8-bit each=16 M&#xd7;8-bit=128 Mbit)<?in-line-formulae description="In-line Formulae" end="tail"?>
<br/>
<?in-line-formulae description="In-line Formulae" end="lead"?>8 M&#xd7;16 (8 Mega cell of 16-bit each=8 M&#xd7;16-bit=128 Mbit)<?in-line-formulae description="In-line Formulae" end="tail"?>
</p>
<p id="p-0007" num="0006">The example above illustrates that all three different data bits flavors result in the same density of 128 Mbit. As the number of data bits doubles the cell numbers decrease by half. One can build memory modules with similar densities using different data bits flavors.</p>
<p id="p-0008" num="0007">One method of building a 512 M Byte standard memory module with ECC (64-bit data plus 8-bit ECC=72-bit) includes using 256 Mbit density families of 32 M&#xd7;8 to achieve the density of 512 M Byte as follow:</p>
<p id="h-0004" num="0000">Rank 0=9&#xd7;(32 M&#xd7;8) devices=32 M&#xd7;72-bit which equates to 32 M&#xd7;8 Bytes+1 Byte of ECC. This yields a total density of 32 M&#xd7;8 Bytes=256 M Byte.</p>
<p id="h-0005" num="0000">Rank 1=9&#xd7;(32 M&#xd7;8) devices=32 M&#xd7;72-bit which equates to 32 M&#xd7;8 Bytes+1 Byte of ECC. This yields a total density of 32 M&#xd7;8 Bytes=256 M Byte.</p>
<p id="p-0009" num="0008">Therefore, a two rank memory module with 18 device placements will achieve the 512 M Byte density. Furthermore, it should be noted that a standard DDR 184-pin memory module can only fit nine TSSOP placements per side, or a total of 18 placements of TSSOP per module, considering both front and back sides based on a standard defined height limits by JEDEC.</p>
<p id="p-0010" num="0009">Because memory devices with lower densities are cheaper and more readily available, it may be advantageous to build the above same density memory module using lower densities devices. However, in order to achieve a density of, for example, 512 M Bytes using 128 Mbit density of 16 M&#xd7;8 instead, the memory module needs four ranks configured as follows:</p>
<p id="h-0006" num="0000">Rank 0=9&#xd7;(16 M&#xd7;8) devices=16 M&#xd7;72-bit which equates to 16 M&#xd7;8 Bytes+1 of ECC. This would give us a total density of 16 M&#xd7;8 Bytes=128 M Byte.</p>
<p id="h-0007" num="0000">Rank 1=9&#xd7;(16 M&#xd7;8) devices=16 M&#xd7;72-bit which equates to 16 M&#xd7;8 Bytes+1 Byte of ECC. This would give us a total density of 16 M&#xd7;8 Bytes=128 M Byte.</p>
<p id="h-0008" num="0000">Rank 2=9&#xd7;(16 M&#xd7;8) devices=16 M&#xd7;72-bit which equates to 16 M&#xd7;8 Bytes+1 Byte of ECC. This would give us a total density of 16 M&#xd7;8 Bytes=128 M Byte.</p>
<p id="h-0009" num="0000">Rank 3=9&#xd7;(16 M&#xd7;8) devices=16 M&#xd7;72-bit which equates to 16 M&#xd7;8 Bytes+1 Byte of ECC. This would give us a total density of 16 M&#xd7;8 Bytes=128 M Byte.</p>
<p id="p-0011" num="0010">In order to achieve the above configuration, 4 rows of 9 devices each, totaling 36 placements, are required. As mentioned above, on a standard 184-pin DDR memory module, there is only enough space for 18 TSSOP devices.</p>
<p id="p-0012" num="0011">The only solution would be, to stack two memory devices together to achieve an extra rank on the same placement space. Although this would solve the placement problem of 36 TSSOP devices, the memory module would still possess four memory ranks. As explained earlier, all standard memory modules have only two chip select signals per memory socket routed. Therefore, such memory module would not be viable.</p>
<p id="p-0013" num="0012">A need therefore exists for a transparent four rank memory module fitting into a memory socket having two chip select signals routed. A primary purpose of the present invention is to solve these needs and provide further, related advantages.</p>
<heading id="h-0010" level="1">BRIEF DESCRIPTION OF THE INVENTION</heading>
<p id="p-0014" num="0013">A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0011" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0015" num="0014">The accompanying drawings, which are incorporated into and constitute a part of this specification, illustrate one or more embodiments of the present invention and, together with the detailed description, serve to explain the principles and implementations of the invention.</p>
<p id="p-0016" num="0015">In the drawings:</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 1</figref> is a block diagram schematically illustrating a standard memory interface system in accordance with a prior art.</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 2</figref> is a diagram schematically illustrating a stacked DDR device in accordance with one embodiment of the present invention.</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 3</figref> is a diagram schematically illustrating a transparent four rank DDR memory module in accordance with one embodiment of the present invention.</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 4A</figref> is a diagram schematically illustrating the front side of a transparent 72-bit registered DDR module in accordance with one embodiment of the present invention.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 4B</figref> is a diagram schematically illustrating the back side of a transparent 72-bit registered DDR module in accordance with one embodiment of the present invention.</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 5</figref> is a truth table for a transparent four rank memory module in accordance with one embodiment of the present invention.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 6A</figref> is a block diagram schematically illustrating a row address decoding system for a transparent four rank memory module in accordance with one embodiment of the present invention.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 6B</figref> is a block diagram schematically illustrating a column address decoding system for a transparent four rank memory module in accordance with one embodiment of the present invention.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 7</figref> is a flow diagram schematically illustrating a method for emulating a two rank memory module.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 8</figref> is a block diagram schematically illustrating a CPLD in a transparent four rank DDR memory module in accordance with one embodiment of the present invention.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0012" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0027" num="0026">Embodiments of the present invention are described herein in the context of a memory module. Those of ordinary skill in the art will realize that the following detailed description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts.</p>
<p id="p-0028" num="0027">In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.</p>
<p id="p-0029" num="0028">In accordance with one embodiment of the present invention, the components, process steps, and/or data structures may be implemented using various types of operating systems (OS), computing platforms, firmware, computer programs, computer languages, and/or general-purpose machines. The method can be run as a programmed process running on processing circuitry. The processing circuitry can take the form of numerous combinations of processors and operating systems, or a stand-alone device. The process can be implemented as instructions executed by such hardware, hardware alone, or any combination thereof. The software may be stored on a program storage device readable by a machine.</p>
<p id="p-0030" num="0029">In addition, those of ordinary skill in the art will recognize that devices of a less general purpose nature, such as hardwired devices, field programmable logic devices (FPLDs), including field programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs), application specific integrated circuits (ASICs), or the like, may also be used without departing from the scope and spirit of the inventive concepts disclosed herein.</p>
<p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram of an example of a standard stacked DDR 8 bit memory device <b>200</b> used in a memory module in accordance with one embodiment of the present invention. The memory device <b>200</b> interfaces with a memory controller (not shown) with three buses: an address bus <b>202</b>, a control bus <b>204</b>, and a data bus <b>206</b>. A differential clock bus <b>208</b> is also coupled to the DDR memory device <b>200</b>.</p>
<p id="p-0032" num="0031">The address bus <b>202</b> conveys the following signals: address[n:0] <b>210</b> and BA[1:0] <b>212</b>.</p>
<p id="p-0033" num="0032">The control bus <b>204</b> conveys the following signals: RAS <b>214</b>, CAS <b>216</b>, WE <b>218</b>, DQM <b>220</b>, CS[1:0] <b>222</b>, and CKE[1:0] <b>224</b>.</p>
<p id="p-0034" num="0033">The data bus <b>206</b> conveys the following signals: data signals [7:0] <b>226</b> and DQS <b>228</b>.</p>
<p id="p-0035" num="0034">The differential clock bus <b>208</b> includes two signals: clk <b>230</b>, and clk_n <b>232</b>.</p>
<p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. 3</figref> illustrates a block diagram of stacked 8 bit memory devices on the front and back side of a memory module <b>300</b> in accordance with one embodiment of the present invention. The memory module's front side <b>302</b> includes a first rank <b>304</b> of memory devices <b>306</b> (U1 through U9). The first rank <b>304</b> is stacked with a third rank <b>308</b> of memory devices <b>306</b> (U19 through U27). As illustrated in <figref idref="DRAWINGS">FIG. 3</figref>, data bus [7:0] is connected to both ranks' memory devices <b>306</b> (U1 and U19). The remaining data buses are connected to their respective ranks' memory devices <b>306</b>. A chip select signal is coupled to each rank of memory devices. As illustrated in <figref idref="DRAWINGS">FIG. 3</figref>, chip select signal cs0 is connected to the first rank <b>304</b> (from U1 to U9) and chip select signal cs2 is connected to the third rank <b>308</b> (from U19 to U27).</p>
<p id="p-0037" num="0036">The memory module's back side <b>310</b> includes a second rank <b>312</b> of memory devices <b>306</b> (U10 through U18). The second rank <b>312</b> is stacked with a fourth rank <b>314</b> of memory devices <b>306</b> (U28 through U36). As illustrated in <figref idref="DRAWINGS">FIG. 3</figref>, data bus [7;0] is connected to both ranks' memory devices <b>306</b> (U10 and U28). The remaining data buses are connected to their respective ranks' memory devices <b>306</b>. A chip select signal is coupled to each rank of memory devices. As illustrated in <figref idref="DRAWINGS">FIG. 3</figref>, chip select signal cs1 is connected to the second rank <b>312</b> (from U10 to U18) and chip select signal cs3 is connected to the fourth rank <b>314</b> (from U28 to U36).</p>
<p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. 3</figref> also illustrates a total of four chip select signals (cs0, cs1, cs2, and cs3). As illustrated in <figref idref="DRAWINGS">FIG. 2</figref>, the stacked memory device <b>200</b> has only two chip select signals: cs[1:0] <b>222</b>. In accordance with one embodiment of the invention, the present invention allows the four rank memory modules to communicate with a memory socket having only two chip select signals routed.</p>
<p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. 4A</figref> illustrates a schematic diagram of the front side of a transparent 72 bit registered DDR module <b>400</b> in accordance with one embodiment of the present invention. The memory module <b>400</b> includes 92 contact pins <b>402</b> on the front side for connecting with a memory socket (not shown). The memory module <b>400</b> as illustrated in <figref idref="DRAWINGS">FIG. 4A</figref> includes nine 8 bit stacked memory devices <b>404</b>, nine corresponding Resistor Network (Rn) <b>406</b>, a register <b>408</b>, a CPLD <b>410</b>, a PLL <b>412</b>, and a SPD <b>414</b>. The stacking of the 8 bit stacked memory devices <b>404</b> was previously illustrated in <figref idref="DRAWINGS">FIG. 3</figref>. Memory devices <b>404</b> (U1 through U9) are mounted on a surface of the front side of the memory module <b>400</b>. Memory devices <b>404</b> (U19 through U27) are respectively stacked on memory devices <b>404</b> (U1 through U9). Therefore the front side of the four rank memory modules <b>400</b> includes two ranks (rank 0 and rank 2).</p>
<p id="p-0040" num="0039">The register <b>408</b> is used to synchronize the incoming address and control signals with respect to differential clock signals <b>208</b> (clk and clk_n). Also, the register <b>408</b> may eliminate the loading of 36 devices in case of stacking or loading of 18 devices in case of monolithic memory devices from the main controller by separating the controller side signaling with memory side signal loading fan-out.</p>
<p id="p-0041" num="0040">The PLL <b>412</b> is used to generate a zero-delay buffer off of system side input differential clock signals <b>208</b> (clk and clk_n). By using a PLL, the system side will not see the loading effect of either 18 differential clock loads or 36 differentials clock loads in the case of stacking memory devices.</p>
<p id="p-0042" num="0041">The SPD <b>414</b> is a simple I2C interface EEPROM to hold information regarding memory module for BIOS during the power-up sequence.</p>
<p id="p-0043" num="0042">The CPLD <b>410</b> emulates a two rank memory module on the four rank memory module <b>400</b>. CPLD <b>410</b> allows a system having a memory socket with only two chip select signals routed to interface with a four rank memory module where typically a two rank memory module couples with the memory socket. The CPLD <b>410</b> determines which rank from the four ranks to activate based upon the address and command signals from a memory controller coupled to the memory module <b>410</b>. The algorithm of CPLD <b>410</b> is further described in <figref idref="DRAWINGS">FIGS. 5 and 7</figref>.</p>
<p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. 4B</figref> illustrates a schematic diagram of the back side of the transparent 72 bit registered DDR module <b>400</b> in accordance with one embodiment of the present invention. The memory module <b>400</b> includes 92 contact pins <b>416</b> on the back side for connecting with a memory socket (not shown). Therefore, memory module <b>400</b> has a total of 184 different contact pins on the front and back side. The memory module <b>400</b> as illustrated in <figref idref="DRAWINGS">FIG. 4B</figref> includes nine 8 bit stacked memory devices <b>404</b>, nine corresponding Resistor Network (Rn) <b>406</b>, another register <b>418</b>. The stacking of the 8 bit stacked memory devices <b>404</b> was previously illustrated in <figref idref="DRAWINGS">FIG. 3</figref>. Memory devices <b>404</b> (U10 through U18) are mounted on a surface of the back side of the memory module <b>400</b>. Memory devices <b>404</b> (U28 through U36) are respectively stacked on memory devices <b>404</b> (U10 through U18). Therefore the back side of the four rank memory module <b>400</b> includes two ranks (rank 1 and rank 3).</p>
<p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. 5</figref> illustrates a truth table used in the process of the CPLD <b>410</b> to determine which rank is active (rank 0, rank 1, rank 2, or rank 3). CPLD <b>410</b> utilized three variables to determine the active rank: the highest address number Add(n), a first chip select signal (CS0), and a second chip select signal (CS1). As previously mentioned, each memory socket includes two active chip select signals (CS0 and CS1). CPLD <b>410</b> combines these two variables (CS0 and CS1) with the address number signal <b>210</b> from the address bus <b>202</b> to determine the active rank. Add(n) includes the highest binary digit from the address number signal <b>210</b>. For example, the highest address number Add(n) when the address signal <b>210</b> is 10010 would be the first digit to the left: &#x201c;1&#x201d;.</p>
<p id="p-0046" num="0045">As illustrated in <figref idref="DRAWINGS">FIG. 5</figref>, rank 0 is active when the Add(n) is 0, CS1 is 1, and CS0 is 0. Rank 1 is active when the Add(n) is 0, CS1 is 0, and CS0 is 1. Rank 2 is active when the Add(n) is 1, CS1 is 1, and CS0 is 0. Rank 3 is active when the Add(n) is 1, CS1 is 0, and CS0 is 1.</p>
<p id="p-0047" num="0046">Because the row address and column address may differ between different memory device densities, the CPLD may employ two different decoding schemes: a Row Address Decoding scheme, and a Column Address Decoding scheme. The following non-limiting example is used for illustration purposes.</p>
<p id="p-0048" num="0047">A 512 MByte memory module may be build with either two rank of 256 MByte density per rank or four ranks of 128 MByte density per rank. However, a 128 Mbit DDR SDRAM has different characteristics from a 256 Mbit DDR SDRAM device.</p>
<p id="p-0049" num="0048">A 128 Mbit DDR SDRAM (16 M&#xd7;8) has the following characteristics:</p>
<p id="p-0050" num="0049">
<tables id="TABLE-US-00001" num="00001">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="offset" colwidth="42pt" align="left"/>
<colspec colname="1" colwidth="98pt" align="left"/>
<colspec colname="2" colwidth="77pt" align="left"/>
<thead>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry/>
<entry>Configuration</entry>
<entry>4M &#xd7; 8 &#xd7; 4</entry>
</row>
<row>
<entry/>
<entry>Refresh Rate</entry>
<entry>4K</entry>
</row>
<row>
<entry/>
<entry>Row Address</entry>
<entry>A0-A11</entry>
</row>
<row>
<entry/>
<entry>Column Address</entry>
<entry>A0-A9</entry>
</row>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0051" num="0050">A 256 Mbit DDR SDRAM (32 M&#xd7;8) has the following characteristics:</p>
<p id="p-0052" num="0051">
<tables id="TABLE-US-00002" num="00002">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="offset" colwidth="42pt" align="left"/>
<colspec colname="1" colwidth="98pt" align="left"/>
<colspec colname="2" colwidth="77pt" align="left"/>
<thead>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry/>
<entry>Configuration</entry>
<entry>8M &#xd7; 8 &#xd7; 4</entry>
</row>
<row>
<entry/>
<entry>Refresh Rate</entry>
<entry>8K</entry>
</row>
<row>
<entry/>
<entry>Row Address</entry>
<entry>A0-A12</entry>
</row>
<row>
<entry/>
<entry>Column Address</entry>
<entry>A0-A9</entry>
</row>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0053" num="0052">The size of the column addresses (A0-A9) for both 128 Mbit DDR SDRAM and 256 Mbit DDR SDRAM devices match. However, the size of the row address for the 128 Mbit DDR SDRAM differs by one row address line from the 256 Mbit DDR SDRAM (A12). The CPLD <b>410</b> uses a Row Address Decoding scheme to emulate a two rank based on 256 Mbit DDR SDRAM Device Technology memory module with a four rank based on 128 Mbit DDR SDRAM Device Technology memory module. Under this scheme, address lines A0-A11 go to module register <b>408</b> and <b>418</b> and address lines A12 goes into CPLD <b>410</b> along with CS0 and CS1 for proper decoding. Therefore, the extra address line A12 is used by the CPLD to determine which rank (from the four ranks) is active. The decoding is performed as previously illustrated in <figref idref="DRAWINGS">FIG. 5</figref> above. For example, if address bus (A12-A0) has &#x201c;1000010101010&#x201d; and CS0 is &#x201c;0&#x201d; and CS1 is &#x201c;1&#x201d;, then rank 2 is activated. In this present example, Add(n) for A12 is &#x201c;1&#x201d;. The Row Address Decoding scheme is further illustrated in <figref idref="DRAWINGS">FIG. 6A</figref>.</p>
<p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. 6A</figref> illustrates a method for decoding row addresses in accordance with one embodiment of the present invention. A module connector <b>602</b> (for example, the contact pins <b>402</b> and <b>416</b>) sends signals to the CPLD <b>604</b>, PLL <b>606</b>, and register <b>608</b>. The signals sent to CPLD <b>604</b> include cs0, cs1, Add(n), CAS, RAS, WE, CLK0, and CLK0_N. The signals sent to PLL <b>606</b> include CLK0, and CLK0_N. PLL relays the CLK0 and CLK0_N signals to register <b>608</b> and memory devices <b>306</b>. Register <b>608</b> also receives the following signals from module connector <b>602</b>: Add[n&#x2212;1;0], RAS, CAS, WE, BA[1:0], CKE.</p>
<p id="p-0055" num="0054">As illustrated in the example above, the 256 Mbit memory devices has an extra row address line (A12) when compared to the 128 Mbit memory devices. Register <b>608</b> of a four rank memory module emulating a two bank memory module receives an address with an address size matching the address size of the lower density memory devices (128 Mbit), i.e. A0-A11. In other words, the address signal from the module connector <b>608</b> does not include the extra row address line A12.</p>
<p id="p-0056" num="0055">CPLD <b>604</b> also ensures that all commands for a two rank memory module conveyed by the module connector <b>602</b> are also performed on the four rank memory modules. For example, CPLD <b>604</b> generates rcs2 and rcs3, besides rcs0 and rcs1 off of CS0, CS1 and Add(n) from the memory controller side. CPLD <b>604</b> also generates rcs2 when CS0 Auto Precharge all Banks Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Auto Precharge all Banks Commands are issued. CPLD <b>604</b> also generates rcs2 when CS0 Auto Refresh Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Auto Refresh Commands are issued. CPLD <b>604</b> also generates rcs2 when CS0 Load Mode Register Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Load Mode Register Commands are issued.</p>
<p id="p-0057" num="0056">However, as previously mentioned, a memory module may also be built using two device families which only differs in their column address size, and have the same row address size. The following example illustrates this situation and describes the Column Decoding Scheme.</p>
<p id="p-0058" num="0057">A 1024 Mbyte memory module may be build with either two rank of 512 MByte density per rank or four ranks of 256 MByte density per rank. However, the 256 Mbit DDR SDRAM has different characteristics from a 512 Mbit DDR SDRAM.</p>
<p id="p-0059" num="0058">A 256 Mbit DDR SDRAM (32 M&#xd7;8) has the following characteristics:</p>
<p id="p-0060" num="0059">
<tables id="TABLE-US-00003" num="00003">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="offset" colwidth="42pt" align="left"/>
<colspec colname="1" colwidth="98pt" align="left"/>
<colspec colname="2" colwidth="77pt" align="left"/>
<thead>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry/>
<entry>Configuration</entry>
<entry>8M &#xd7; 8 &#xd7; 4</entry>
</row>
<row>
<entry/>
<entry>Refresh Rate</entry>
<entry>8K</entry>
</row>
<row>
<entry/>
<entry>Row Address</entry>
<entry>A0-A12</entry>
</row>
<row>
<entry/>
<entry>Column Address</entry>
<entry>A0-A9</entry>
</row>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0061" num="0060">A 512 Mbit DDR SDRAM (64 M&#xd7;8) has the following characteristics:</p>
<p id="p-0062" num="0061">
<tables id="TABLE-US-00004" num="00004">
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="offset" colwidth="35pt" align="left"/>
<colspec colname="1" colwidth="98pt" align="left"/>
<colspec colname="2" colwidth="84pt" align="left"/>
<thead>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</thead>
<tbody valign="top">
<row>
<entry/>
<entry>Configuration</entry>
<entry>16M &#xd7; 8 &#xd7; 4</entry>
</row>
<row>
<entry/>
<entry>Refresh Rate</entry>
<entry>8K</entry>
</row>
<row>
<entry/>
<entry>Row Address</entry>
<entry>A0-A12</entry>
</row>
<row>
<entry/>
<entry>Column Address</entry>
<entry>A0-A9, A11</entry>
</row>
<row>
<entry/>
<entry namest="offset" nameend="2" align="center" rowsep="1"/>
</row>
</tbody>
</tgroup>
</table>
</tables>
</p>
<p id="p-0063" num="0062">The size of the row addresses (A0-A9) for both 256 Mbit DDR SDRAM and 512 Mbit DDR SDRAM devices match. However, the size of the column address for the 256 Mbit DDR SDRAM differ by one address line from the 512 Mbit DDR SDRAM (A11). The CPLD <b>410</b> uses the Column Address Decoding scheme to emulate a two ranks 512 Mbit based DDR SDRAM device Technology memory module with a four ranks 256 Mbit based DDR SDRAM device Technology memory module. Under this scheme, address lines A0-A12 go to module register <b>408</b> and <b>418</b> and address lines A11 goes into CPLD <b>410</b> along with CS0 and CS1 for proper decoding. Therefore, the address line A11 is used by the CPLD to determine which rank (from the four ranks) is active. The decoding is performed as previously illustrated in <figref idref="DRAWINGS">FIG. 5</figref> above. For example, if address bus (A11, A9-A0) has &#x201c;100110101010&#x201d; and CS0 is &#x201c;0&#x201d; and CS1 is &#x201c;1&#x201d;, then rank 2 is activated. In this present example, Add(n) for A11 is &#x201c;1&#x201d;. The Column Address Decoding scheme is further illustrated in <figref idref="DRAWINGS">FIG. 6B</figref>.</p>
<p id="p-0064" num="0063"><figref idref="DRAWINGS">FIG. 6B</figref> illustrates a method for decoding column addresses in accordance with one embodiment of the present invention. A module connector <b>602</b> (for example, the contact pins <b>402</b> and <b>416</b>) sends signals to the CPLD <b>604</b>, PLL <b>606</b>, and register <b>608</b>. The signals sent to CPLD <b>604</b> include CS0, CS1, Add(n&#x2212;1), CAS, RAS, WE, CLK0, and CLK0_N. The signals sent to PLL <b>606</b> include CLK0, and CLK0_N. PLL relays CLK0 and CLK0_N signals to register <b>608</b> and memory devices <b>306</b>. Register <b>608</b> also receives the following signals from module connector <b>602</b>: Add[n;0], RAS, CAS, WE, BA[1:0], CKE.</p>
<p id="p-0065" num="0064">As illustrated in the example above, the 512 Mbit memory devices has an extra column address line (A11) when compared to the 256 Mbit memory devices. Register <b>608</b> of a four rank memory module emulating a two rank memory module receives an address with an address size matching the address size of the lower density memory devices (256 Mbit), i.e. A0-A12.</p>
<p id="p-0066" num="0065">CPLD <b>604</b> also ensures that all commands for a two rank memory module conveyed by the module connector <b>602</b> are also performed on the four rank memory modules. For example, CPLD <b>604</b> generates rcs2 and rcs3, besides rcs0 and rcs1 off of CS0, CS1 and Add(n) from the memory controller side. CPLD <b>604</b> also generates rcs2 when CS0 Auto Precharge all Banks Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Auto Precharge all Banks Commands are issued. CPLD <b>604</b> also generates rcs2 when CS0 Auto Refresh Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Auto Refresh Commands are issued. CPLD <b>604</b> also generates rcs2 when CS0 Load Mode Register Commands are issued. CPLD <b>604</b> also generates rcs3 when CS1 Load Mode Register Commands are issued.</p>
<p id="p-0067" num="0066">It should be noted that the internal circuitry in the CPLD <b>410</b> for Row Address Decoding and Column Address Decoding are different. In particular, in the Column Address Decoding scheme, a unique decoding circuitry is required because in a standard DDR memory module there is only one set of address lines and memory organized as a matrix in such that in order to access an &#xd7;4, &#xd7;8 or &#xd7;16 cell, two set of addresses needs to be provided. First, the Row address needs to be provided with the proper control and command signals then on a separate cycle, the Column address needs to be provided with its proper control and command signals in order to read or write to that particular cell.</p>
<p id="p-0068" num="0067"><figref idref="DRAWINGS">FIG. 7</figref> illustrates a method for emulating a two rank memory module with a four rank memory module in accordance with one embodiment of the present invention. At <b>702</b>, the memory module receives a command signal and address signal from a memory controller. The memory controller addressed the command signal and address signal to a two rank memory module. The command signal includes CS0, CS1, CKE, CAS, RAS, and WE. The address signal includes Add(n). At <b>704</b>, the CPLD of the four rank memory module determines which rank should be active based on the address and command signals (cs0, cs1, and Add(n)). This determination was previously described using the truth table illustrated in <figref idref="DRAWINGS">FIG. 5</figref>. At <b>706</b>, the CPLD performs either a Row Address Decoding scheme or a Column Address Decoding scheme as previously described to relay the command signals.</p>
<p id="p-0069" num="0068">It should be noted that the physical address lines and logical address lines are different in this methodology. This is a non-linear addressing versus SRAM which uses linear addressing. In this methodology, a much lower number of pins are used to access the same amount of memory locations as a SRAM device with longer latency due to multiple cycle of providing the Row and Column logical addresses.</p>
<p id="p-0070" num="0069"><figref idref="DRAWINGS">FIG. 8</figref> is a block diagram schematically illustrating the internal circuitry of a CPLD used in the transparent four rank DDR memory module. CS0 signal and CS1 signal generate a CS internal signal through logical device <b>802</b>. The CS signal is transmitted to Load mode register <b>804</b>, auto refresh <b>806</b>, and auto precharge detection <b>808</b> sub circuitries.</p>
<p id="p-0071" num="0070">The Load Mode Register circuitry <b>804</b> also receives Chip Select (CS) signal, Row Address Strobe (RAS) signal, Column Address Strobe (CAS) signal, and Write Enable signal (WE). This module <b>804</b> detects load mode register cycle if inputs are asserted properly to indicate LMR command.</p>
<p id="p-0072" num="0071">The Auto Refresh circuitry <b>806</b> receives Chip Select (CS) signal, Row Address Strobe (RAS) signal, Column Address Strobe (CAS) signal, and Write Enable signal (WE). This module <b>806</b> detects auto refresh cycle if inputs are asserted properly to indicate Auto Refresh command.</p>
<p id="p-0073" num="0072">The Auto Precharge circuitry <b>808</b> receives Chip Select (CS) signal, Row Address Strobe (RAS) signal, Column Address Strobe (CAS) signal, and Write Enable (WE) signal. This module <b>808</b> detects auto precharge cycle if inputs are asserted properly to indicate auto precharge command.</p>
<p id="p-0074" num="0073">The output of all three sub circuitries (LMR <b>804</b>, auto refresh <b>806</b> and auto precharge <b>808</b>) will go to a logical device OR <b>810</b> which will drive another level of OR logic <b>812</b> and <b>814</b> along with either highest address line (<b>814</b>) or it's inverted state (<b>812</b>).</p>
<p id="p-0075" num="0074">The inverted state drives both MUX wcs0 and wcs1 blocks <b>816</b> and <b>818</b> which goes to a respective register <b>820</b> and <b>822</b> and gets fan-out into rcs0a and rcs0b or rcs1a or rcs1b eventually.</p>
<p id="p-0076" num="0075">The non-inverted state will drive both MUX wcs2 and wcs3 blocks <b>824</b> and <b>826</b> which goes to a respective register <b>828</b> and <b>830</b> and gets fan-out into rcs2a and rcs2b or rcs3a or rcs3b eventually.</p>
<p id="p-0077" num="0076">Many other families of memory devices or densities of memory devices (not shown) may be used to build the four rank memory module. Those of ordinary skill in the art will appreciate that the example of four rank memory module described above is not intended to be limiting and that other configuration can be used without departing from the inventive concepts herein disclosed.</p>
<p id="p-0078" num="0077">While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art having the benefit of this disclosure that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A memory module connectable to a computer system, the memory module comprising:
<claim-text>a board;</claim-text>
<claim-text>a first plurality of double-data-rate (DDR) memory devices mounted to the board, the first plurality of DDR memory devices arranged in a first number of ranks; and</claim-text>
<claim-text>a circuit that is coupled to said board and that receives from the computer system a set of input control signals that includes a set of first chip select signals and an address signal, and that generates a set of second chip select signals based at least in part upon values of said set of first chip select signals and a portion of the address signal;</claim-text>
<claim-text>wherein the size of the received set of first chip select signals is smaller than the size of the generated set of second chip select signals;</claim-text>
<claim-text>wherein the received set of first chip select signals includes at least two chip select signals and the generated set of second chip select signals includes at least four chip select signals;</claim-text>
<claim-text>wherein the chip select signals of the generated set of second chip select signals correspond to the first number of ranks;</claim-text>
<claim-text>wherein the chip select signals of the received set of first chip select signals correspond to a second plurality of DDR memory devices arranged in a second number of ranks;</claim-text>
<claim-text>wherein the second number of ranks is less than the first number of ranks;</claim-text>
<claim-text>wherein at least one signal of the generated set of second chip select signals has a value to select DDR memory devices of a respective rank of the first number of ranks;</claim-text>
<claim-text>wherein the circuit provides one or more of the set of input control signals to said respective selected rank;</claim-text>
<claim-text>wherein the set of input control signals includes RAS, CAS, WE, and BA;</claim-text>
<claim-text>wherein the circuit includes an emulator and a register;</claim-text>
<claim-text>wherein the emulator receives from the computer system at least a portion of the set of input control signals that includes: RAS, CAS, WE, the received set of first chip select signals, and the portion of the address signal;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals in response to at least RAS, CAS, WE, and the received set of first chip select signals;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with only one signal of the generated set of second chip signals having a value to select DDR memory devices of a respective rank of the first number of ranks, in response to a portion of the input control signals, including the portion of the address signal, received by the emulator;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with at least two signals of the generated set of second chip signals having values to select DDR memory devices of at least two respective ranks of the first number of ranks, in response to a portion of the input control signals indicating a refresh, received by the emulator;</claim-text>
<claim-text>wherein the register receives at least another portion of the set of input control signals that includes RAS, CAS, WE, BA, and the remaining portion of the address signal; and</claim-text>
<claim-text>wherein the register provides one or more of the input control signals received by the register to DDR memory devices of said at least one respective selected rank.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the number of DDR memory devices per rank in the first number of ranks is the same as the number of DDR memory devices per rank in the second number of ranks.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the number of DDR memory devices per rank in the first number of ranks and the number of DDR memory devices per rank in the second number of ranks is 9.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first number of ranks is twice the second number of ranks.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first number of ranks is four and the second number of ranks is two.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the received set of first chip select signals consists of two signals and the generated set of second chip select signals consists of four signals.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the portion of the address signal includes only a single bit.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first plurality of DDR memory devices and the second plurality of DDR memory devices have the same memory density.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the received set of first chip select signals includes a first received chip select signal and a second received chip select signal, wherein the received first and second chip select signals are configured to always have opposite digital values during generation of the set of second chip select signals for use in a read access or a write access operation.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The memory module of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the number of DDR memory devices in the first plurality of DDR memory devices mounted to the board is more than the number of DDR memory devices in the second plurality of DDR memory devices.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. A memory module connectable to a computer system, the memory module comprising:
<claim-text>a board;</claim-text>
<claim-text>a first plurality of double-data-rate (DDR) memory devices mounted to the board, the first plurality of DDR memory devices arranged in a first number of ranks; and</claim-text>
<claim-text>a circuit that is coupled to said board and that receives from the computer system a set of input control signals that includes a set of first chip select signals and an address signal, and that generates a set of second chip select signals based at least in part upon values of said set of first chip select signals and a portion of the address signal;</claim-text>
<claim-text>wherein the size of the received set of first chip select signals is smaller than the size of the generated set of second chip select signals;</claim-text>
<claim-text>wherein the received set of first chip select signals includes at least two chip select signals and the generated set of second chip select signals includes at least four chip select signals;</claim-text>
<claim-text>wherein the chip select signals of the generated set of second chip select signals correspond to the first number of ranks;</claim-text>
<claim-text>wherein the chip select signals of the received set of first chip select signals correspond to a second plurality of DDR memory devices arranged in a second number of ranks;</claim-text>
<claim-text>wherein the second number of ranks is less than the first number of ranks;</claim-text>
<claim-text>wherein the set of input control signals includes RAS, CAS, WE, and BA;</claim-text>
<claim-text>wherein the circuit includes an emulator that receives from the computer system at least a portion of the set of input control signals that includes: RAS, CAS, WE, the received set of first chip select signals, and the portion of the address signal;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals in response to at least RAS, CAS, WE, and the received set of first chip select signals;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with only one signal of the generated set of second chip signals having a value to select DDR memory devices of a respective rank of the first number of ranks, in response to a portion of the input control signals, including the portion of the address signal, received by the emulator;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with at least two signals of the generated set of second chip signals having values to select DDR memory devices of at least two respective ranks of the first number of ranks, in response to a portion of the input control signals indicating a refresh, received by the emulator;</claim-text>
<claim-text>wherein the emulator provides individual chip select signals from the generated set of second chip select signals to DDR memory devices of individual ranks of the first number of ranks; and</claim-text>
<claim-text>wherein the circuit provides one or more of RAS, CAS, WE, BA, and a remaining portion of the address signal to DDR memory devices of at least the respective selected rank of the first number of ranks.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The memory module of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the emulator allows the computer system, which provides the number of chip select signals in the received set of first chip select signals, to interface with the first number of ranks, wherein the number of chip select signals in the received set of first chip select signals corresponds to the second number of ranks, and wherein the number of chip select signals in the generated set of second chip select signals corresponds to the first number of ranks.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The memory module of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the circuit provides the one or more of RAS, CAS, WE, BA, and the remaining portion of the address signal to individual ones of the first number of ranks.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The memory module of <claim-ref idref="CLM-00011">claim 11</claim-ref>,
<claim-text>wherein the circuit includes a register;</claim-text>
<claim-text>wherein the register receives at least another portion of the set of input control signals that includes: RAS, CAS, WE, BA, and the remaining portion of the address signal; and</claim-text>
<claim-text>wherein the register provides the one or more of RAS, CAS, WE, BA, and the remaining portion of the address signal to at least the respective selected rank of the first number of ranks.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The memory module of <claim-ref idref="CLM-00011">claim 11</claim-ref>,
<claim-text>wherein the number of chip select signals of the generated set of second chip select signals corresponds to a first number of DDR memory devices arranged in the first number of ranks; and</claim-text>
<claim-text>wherein the number of chip select signals of the received set of first chip select signals corresponds to a second number of DDR memory devices arranged in the second number of ranks.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The memory module of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein the received set of first chip select signals includes a first received chip select signal and a second received chip select signal, wherein the received first and second chip select signals are configured to always have opposite digital values during generation of the set of second chip select signals for use in a read access or a write access operation.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. A memory module connectable to a computer system, the memory module comprising:
<claim-text>a board;</claim-text>
<claim-text>a first plurality of double-data-rate (DDR) memory devices mounted to the board, the first plurality of DDR memory devices arranged in a first number of ranks; and</claim-text>
<claim-text>a circuit that is coupled to said board and that receives from the computer system a set of input control signals that includes a set of first chip select signals and an address signal, and that generates a set of second chip select signals based at least in part upon values of said set of first chip select signals and a portion of the address signal;</claim-text>
<claim-text>wherein the size of the received set of first chip select signals is smaller than the size of the generated set of second chip select signals;</claim-text>
<claim-text>wherein the second number of ranks is less than the first number of ranks;</claim-text>
<claim-text>wherein the received set of first chip select signals includes a first received chip select signal and a second received chip select signal, wherein the received first and second chip select signals are configured to always have opposite digital values during generation of the set of second chip select signals for use in a read access or a write access operation;</claim-text>
<claim-text>wherein the chip select signals of the generated set of second chip select signals correspond to the first number of ranks;</claim-text>
<claim-text>wherein the chip select signals of the received set of first chip select signals correspond to a second plurality of DDR memory devices arranged in a second number of ranks;</claim-text>
<claim-text>wherein the set of input control signals includes RAS, CAS, WE, and BA;</claim-text>
<claim-text>wherein the circuit includes an emulator;</claim-text>
<claim-text>wherein the emulator allows the computer system, which provides the number of chip select signals in the received set of first chip select signals, to interface with the first number of ranks, wherein the number of chip select signals in the received set of first chip select signals corresponds to the second number of ranks, and wherein the number of chip select signals in the generated set of second chip select signals corresponds to the first number of ranks;</claim-text>
<claim-text>wherein the emulator receives from the computer system at least a portion of the set of input control signals that includes: RAS, CAS, WE, the received set of first chip select signals, and the portion of the address signal;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals in response to at least RAS, CAS, WE, and the received set of first chip select signals;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with only one signal of the generated set of second chip signals having a value to select DDR memory devices of a respective rank of the first number of ranks, in response to a portion of the input control signals, including the portion of the address signal, received by the emulator;</claim-text>
<claim-text>wherein the emulator generates the generated set of second chip select signals with at least two signals of the generated set of second chip signals having values to select DDR memory devices of at least two respective ranks of the first number of ranks, in response to a portion of the input control signals indicating a refresh, received by the emulator;</claim-text>
<claim-text>and</claim-text>
<claim-text>wherein the emulator provides individual chip select signals from the generated set of second chip select signals to DDR memory devices of individual ranks of the first number of ranks.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The memory module of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein a number of DDR memory devices in the first plurality of DDR memory devices mounted to the board is more than a number of DDR memory devices in the second plurality of DDR memory devices.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The memory module of <claim-ref idref="CLM-00017">claim 17</claim-ref>,
<claim-text>wherein the circuit includes a register that receives at least another portion of the set of input control signals that includes RAS, CAS, WE, BA, and the remaining portion of the address signal; and</claim-text>
<claim-text>wherein the register provides the one or more of RAS, CAS, WE, BA, and the remaining portion of the address signal to DDR memory devices of at least the respective selected rank of the first number of ranks.</claim-text>
</claim-text>
</claim>
</claims>
</us-patent-grant>
