;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 28/06/2020 05:25:25
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x10910000  	4241
0x0008	0x132D0000  	4909
0x000C	0x132D0000  	4909
0x0010	0x132D0000  	4909
0x0014	0x132D0000  	4909
0x0018	0x132D0000  	4909
0x001C	0x132D0000  	4909
0x0020	0x132D0000  	4909
0x0024	0x132D0000  	4909
0x0028	0x132D0000  	4909
0x002C	0x132D0000  	4909
0x0030	0x132D0000  	4909
0x0034	0x132D0000  	4909
0x0038	0x132D0000  	4909
0x003C	0x132D0000  	4909
0x0040	0x132D0000  	4909
0x0044	0x132D0000  	4909
0x0048	0x132D0000  	4909
0x004C	0x132D0000  	4909
0x0050	0x132D0000  	4909
0x0054	0x132D0000  	4909
0x0058	0x0FD90000  	4057
0x005C	0x127D0000  	4733
0x0060	0x0E950000  	3733
0x0064	0x132D0000  	4909
0x0068	0x132D0000  	4909
0x006C	0x132D0000  	4909
0x0070	0x132D0000  	4909
0x0074	0x132D0000  	4909
0x0078	0x132D0000  	4909
0x007C	0x132D0000  	4909
0x0080	0x132D0000  	4909
0x0084	0x132D0000  	4909
0x0088	0x132D0000  	4909
0x008C	0x132D0000  	4909
0x0090	0x132D0000  	4909
0x0094	0x132D0000  	4909
0x0098	0x132D0000  	4909
0x009C	0x132D0000  	4909
0x00A0	0x132D0000  	4909
0x00A4	0x132D0000  	4909
0x00A8	0x132D0000  	4909
0x00AC	0x132D0000  	4909
0x00B0	0x0F450000  	3909
0x00B4	0x132D0000  	4909
0x00B8	0x132D0000  	4909
0x00BC	0x132D0000  	4909
0x00C0	0x132D0000  	4909
0x00C4	0x132D0000  	4909
0x00C8	0x132D0000  	4909
0x00CC	0x132D0000  	4909
0x00D0	0x132D0000  	4909
0x00D4	0x132D0000  	4909
0x00D8	0x132D0000  	4909
0x00DC	0x132D0000  	4909
0x00E0	0x132D0000  	4909
0x00E4	0x132D0000  	4909
0x00E8	0x132D0000  	4909
0x00EC	0x132D0000  	4909
0x00F0	0x132D0000  	4909
0x00F4	0x132D0000  	4909
0x00F8	0x132D0000  	4909
0x00FC	0x132D0000  	4909
0x0100	0x132D0000  	4909
0x0104	0x132D0000  	4909
0x0108	0x132D0000  	4909
0x010C	0x132D0000  	4909
0x0110	0x132D0000  	4909
0x0114	0x132D0000  	4909
0x0118	0x132D0000  	4909
0x011C	0x132D0000  	4909
0x0120	0x132D0000  	4909
0x0124	0x132D0000  	4909
0x0128	0x132D0000  	4909
0x012C	0x132D0000  	4909
; end of ____SysVT
_main:
;ESC_Brushed.c, 46 :: 		void main() {
0x1090	0xB081    SUB	SP, SP, #4
0x1092	0xF000F871  BL	4472
0x1096	0xF000FA45  BL	5412
0x109A	0xF000F863  BL	4452
0x109E	0xF000FA01  BL	5284
;ESC_Brushed.c, 47 :: 		unsigned int potA = 0;
;ESC_Brushed.c, 52 :: 		| _GPIO_PINMASK_15);                             // B2 - HW95
0x10A2	0xF24F0100  MOVW	R1, #61440
;ESC_Brushed.c, 49 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_12  // A1 -  HW95
0x10A6	0x482C    LDR	R0, [PC, #176]
;ESC_Brushed.c, 52 :: 		| _GPIO_PINMASK_15);                             // B2 - HW95
0x10A8	0xF7FFFE02  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 54 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13); // // LED
0x10AC	0xF2420100  MOVW	R1, #8192
0x10B0	0x482A    LDR	R0, [PC, #168]
0x10B2	0xF7FFFDFD  BL	_GPIO_Digital_Output+0
;ESC_Brushed.c, 56 :: 		HW95_Start();
0x10B6	0xF7FFFE17  BL	_HW95_Start+0
;ESC_Brushed.c, 57 :: 		setA_Enable();
0x10BA	0xF7FFFE2F  BL	_setA_Enable+0
;ESC_Brushed.c, 58 :: 		setB_Enable();
0x10BE	0xF7FFFE05  BL	_setB_Enable+0
;ESC_Brushed.c, 60 :: 		iniciaUART();
0x10C2	0xF7FFFE39  BL	_iniciaUART+0
;ESC_Brushed.c, 62 :: 		LED = 1;
0x10C6	0x2101    MOVS	R1, #1
0x10C8	0xB249    SXTB	R1, R1
0x10CA	0x4825    LDR	R0, [PC, #148]
0x10CC	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 64 :: 		RC_Reciver_Start();
0x10CE	0xF7FFFE4B  BL	_RC_Reciver_Start+0
;ESC_Brushed.c, 68 :: 		while(1){
L_main6:
;ESC_Brushed.c, 69 :: 		LED = 0;
0x10D2	0x2100    MOVS	R1, #0
0x10D4	0xB249    SXTB	R1, R1
0x10D6	0x4822    LDR	R0, [PC, #136]
0x10D8	0x6001    STR	R1, [R0, #0]
;ESC_Brushed.c, 70 :: 		Delay_ms(25);
0x10DA	0xF2416715  MOVW	R7, #5653
0x10DE	0xF2C00705  MOVT	R7, #5
L_main8:
0x10E2	0x1E7F    SUBS	R7, R7, #1
0x10E4	0xD1FD    BNE	L_main8
0x10E6	0xBF00    NOP
0x10E8	0xBF00    NOP
0x10EA	0xBF00    NOP
0x10EC	0xBF00    NOP
;ESC_Brushed.c, 71 :: 		potA = GetCh1();
0x10EE	0xF7FFFD05  BL	_GetCh1+0
; potA start address is: 4 (R1)
0x10F2	0xB281    UXTH	R1, R0
;ESC_Brushed.c, 72 :: 		if(potA > 155){
0x10F4	0x289B    CMP	R0, #155
0x10F6	0xD90A    BLS	L_main10
;ESC_Brushed.c, 73 :: 		potA = (potA - 100);
0x10F8	0xF2A10064  SUBW	R0, R1, #100
0x10FC	0xB281    UXTH	R1, R0
;ESC_Brushed.c, 74 :: 		SetA_Front(potA);
0x10FE	0xF8AD1000  STRH	R1, [SP, #0]
0x1102	0xF7FFFD17  BL	_SetA_Front+0
0x1106	0xF8BD1000  LDRH	R1, [SP, #0]
;ESC_Brushed.c, 75 :: 		}else if (potA < 145){
0x110A	0xB288    UXTH	R0, R1
0x110C	0xE002    B	L_main11
L_main10:
0x110E	0x2991    CMP	R1, #145
0x1110	0xD2FF    BCS	L_main12
;ESC_Brushed.c, 76 :: 		}
L_main12:
0x1112	0xB288    UXTH	R0, R1
L_main11:
; potA end address is: 4 (R1)
;ESC_Brushed.c, 77 :: 		setA_Rear(potA);
; potA start address is: 0 (R0)
0x1114	0xF8AD0000  STRH	R0, [SP, #0]
0x1118	0xF7FFFD88  BL	_setA_Rear+0
0x111C	0xF8BD0000  LDRH	R0, [SP, #0]
;ESC_Brushed.c, 78 :: 		Delay_ms(2000);
0x1120	0xF24E67AA  MOVW	R7, #59050
0x1124	0xF2C01796  MOVT	R7, #406
L_main13:
0x1128	0x1E7F    SUBS	R7, R7, #1
0x112A	0xD1FD    BNE	L_main13
0x112C	0xBF00    NOP
0x112E	0xBF00    NOP
0x1130	0xBF00    NOP
0x1132	0xBF00    NOP
0x1134	0xBF00    NOP
0x1136	0xBF00    NOP
;ESC_Brushed.c, 79 :: 		SetA_Front(potA);
; potA end address is: 0 (R0)
0x1138	0xF7FFFCFC  BL	_SetA_Front+0
;ESC_Brushed.c, 80 :: 		Delay_ms(2000);
0x113C	0xF24E67AA  MOVW	R7, #59050
0x1140	0xF2C01796  MOVT	R7, #406
0x1144	0xBF00    NOP
0x1146	0xBF00    NOP
L_main15:
0x1148	0x1E7F    SUBS	R7, R7, #1
0x114A	0xD1FD    BNE	L_main15
0x114C	0xBF00    NOP
0x114E	0xBF00    NOP
0x1150	0xBF00    NOP
0x1152	0xBF00    NOP
;ESC_Brushed.c, 81 :: 		}
0x1154	0xE7BD    B	L_main6
;ESC_Brushed.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x1156	0xE7FE    B	L__main_end_loop
0x1158	0x0C004001  	GPIOB_BASE+0
0x115C	0x10004001  	GPIOC_BASE+0
0x1160	0x01B44222  	GPIOC_ODR+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0D54	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0D56	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0D5A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0D5E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0D62	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0D64	0xB001    ADD	SP, SP, #4
0x0D66	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0E58	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x0E5A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0E5E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0E62	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0E66	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0E68	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0E6C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0E6E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0E70	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0E72	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0E76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x0E7A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0E7C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0E80	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0E82	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0E84	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0E88	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0E8C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0E8E	0xB001    ADD	SP, SP, #4
0x0E90	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CB0	0xB081    SUB	SP, SP, #4
0x0CB2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0CB6	0x4A04    LDR	R2, [PC, #16]
0x0CB8	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CBA	0xF7FFFD79  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC2	0xB001    ADD	SP, SP, #4
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x07B0	0xB081    SUB	SP, SP, #4
0x07B2	0xF8CDE000  STR	LR, [SP, #0]
0x07B6	0xB28C    UXTH	R4, R1
0x07B8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x07BA	0x4B77    LDR	R3, [PC, #476]
0x07BC	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x07C0	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x07C2	0x4618    MOV	R0, R3
0x07C4	0xF7FFFFA2  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x07C8	0xF1B40FFF  CMP	R4, #255
0x07CC	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x07CE	0x4B73    LDR	R3, [PC, #460]
0x07D0	0x429D    CMP	R5, R3
0x07D2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x07D4	0xF04F3333  MOV	R3, #858993459
0x07D8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x07DA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x07DC	0x2D42    CMP	R5, #66
0x07DE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x07E0	0xF04F3344  MOV	R3, #1145324612
0x07E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x07E6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x07E8	0xF64F73FF  MOVW	R3, #65535
0x07EC	0x429C    CMP	R4, R3
0x07EE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x07F0	0x4B6A    LDR	R3, [PC, #424]
0x07F2	0x429D    CMP	R5, R3
0x07F4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x07F6	0xF04F3333  MOV	R3, #858993459
0x07FA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x07FC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x07FE	0xF04F3333  MOV	R3, #858993459
0x0802	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0804	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0806	0x2D42    CMP	R5, #66
0x0808	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x080A	0xF04F3344  MOV	R3, #1145324612
0x080E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0810	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0812	0xF04F3344  MOV	R3, #1145324612
0x0816	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0818	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x081A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x081C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x081E	0xF0050301  AND	R3, R5, #1
0x0822	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0824	0x2100    MOVS	R1, #0
0x0826	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0828	0xF0050302  AND	R3, R5, #2
0x082C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x082E	0xF40573C0  AND	R3, R5, #384
0x0832	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0834	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0836	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0838	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x083A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x083C	0xF0050304  AND	R3, R5, #4
0x0840	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0842	0xF0050320  AND	R3, R5, #32
0x0846	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0848	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x084A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x084C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x084E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0850	0xF0050308  AND	R3, R5, #8
0x0854	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0856	0xF0050320  AND	R3, R5, #32
0x085A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x085C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x085E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0860	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0862	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0864	0x4B4E    LDR	R3, [PC, #312]
0x0866	0xEA050303  AND	R3, R5, R3, LSL #0
0x086A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x086C	0x2003    MOVS	R0, #3
0x086E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0870	0xF4057300  AND	R3, R5, #512
0x0874	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0876	0x2002    MOVS	R0, #2
0x0878	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x087A	0xF4056380  AND	R3, R5, #1024
0x087E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0880	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0882	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0884	0xF005030C  AND	R3, R5, #12
0x0888	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x088A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x088C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x088E	0xF00403FF  AND	R3, R4, #255
0x0892	0xB29B    UXTH	R3, R3
0x0894	0x2B00    CMP	R3, #0
0x0896	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0898	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x089A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x089C	0xFA1FF884  UXTH	R8, R4
0x08A0	0x4632    MOV	R2, R6
0x08A2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x08A4	0x2808    CMP	R0, #8
0x08A6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x08A8	0xF04F0301  MOV	R3, #1
0x08AC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x08B0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x08B4	0x42A3    CMP	R3, R4
0x08B6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x08B8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x08BA	0xF04F030F  MOV	R3, #15
0x08BE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x08C0	0x43DB    MVN	R3, R3
0x08C2	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x08C6	0xFA01F305  LSL	R3, R1, R5
0x08CA	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x08CE	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x08D0	0xF4067381  AND	R3, R6, #258
0x08D4	0xF5B37F81  CMP	R3, #258
0x08D8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x08DA	0xF2020414  ADDW	R4, R2, #20
0x08DE	0xF04F0301  MOV	R3, #1
0x08E2	0x4083    LSLS	R3, R0
0x08E4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x08E6	0xF0060382  AND	R3, R6, #130
0x08EA	0x2B82    CMP	R3, #130
0x08EC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x08EE	0xF2020410  ADDW	R4, R2, #16
0x08F2	0xF04F0301  MOV	R3, #1
0x08F6	0x4083    LSLS	R3, R0
0x08F8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x08FA	0x462F    MOV	R7, R5
0x08FC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x08FE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0900	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0902	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0904	0xFA1FF088  UXTH	R0, R8
0x0908	0x460F    MOV	R7, R1
0x090A	0x4631    MOV	R1, R6
0x090C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x090E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0910	0x460F    MOV	R7, R1
0x0912	0x4629    MOV	R1, R5
0x0914	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0916	0xF1B00FFF  CMP	R0, #255
0x091A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x091C	0x1D33    ADDS	R3, R6, #4
0x091E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0922	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0924	0x2A08    CMP	R2, #8
0x0926	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0928	0xF2020408  ADDW	R4, R2, #8
0x092C	0xF04F0301  MOV	R3, #1
0x0930	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0934	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0938	0x42A3    CMP	R3, R4
0x093A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x093C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x093E	0xF04F030F  MOV	R3, #15
0x0942	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0944	0x43DB    MVN	R3, R3
0x0946	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x094A	0xFA07F305  LSL	R3, R7, R5
0x094E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0952	0xF4017381  AND	R3, R1, #258
0x0956	0xF5B37F81  CMP	R3, #258
0x095A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x095C	0xF2060514  ADDW	R5, R6, #20
0x0960	0xF2020408  ADDW	R4, R2, #8
0x0964	0xF04F0301  MOV	R3, #1
0x0968	0x40A3    LSLS	R3, R4
0x096A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x096C	0xF0010382  AND	R3, R1, #130
0x0970	0x2B82    CMP	R3, #130
0x0972	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0974	0xF2060510  ADDW	R5, R6, #16
0x0978	0xF2020408  ADDW	R4, R2, #8
0x097C	0xF04F0301  MOV	R3, #1
0x0980	0x40A3    LSLS	R3, R4
0x0982	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0984	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0986	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0988	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x098A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x098C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0990	0xF8DDE000  LDR	LR, [SP, #0]
0x0994	0xB001    ADD	SP, SP, #4
0x0996	0x4770    BX	LR
0x0998	0xFC00FFFF  	#-1024
0x099C	0x00140008  	#524308
0x09A0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x070C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x070E	0x4919    LDR	R1, [PC, #100]
0x0710	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0714	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0716	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0718	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x071A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x071C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x071E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0720	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0722	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0724	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0726	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0728	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x072A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x072C	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x072E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0730	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0732	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0736	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0738	0x490F    LDR	R1, [PC, #60]
0x073A	0x4288    CMP	R0, R1
0x073C	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x073E	0x490F    LDR	R1, [PC, #60]
0x0740	0x4288    CMP	R0, R1
0x0742	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0744	0x490E    LDR	R1, [PC, #56]
0x0746	0x4288    CMP	R0, R1
0x0748	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x074A	0x490E    LDR	R1, [PC, #56]
0x074C	0x4288    CMP	R0, R1
0x074E	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0750	0x490D    LDR	R1, [PC, #52]
0x0752	0x4288    CMP	R0, R1
0x0754	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0756	0x490D    LDR	R1, [PC, #52]
0x0758	0x4288    CMP	R0, R1
0x075A	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x075C	0x490C    LDR	R1, [PC, #48]
0x075E	0x4288    CMP	R0, R1
0x0760	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0762	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0764	0x490B    LDR	R1, [PC, #44]
0x0766	0x6809    LDR	R1, [R1, #0]
0x0768	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x076C	0x4909    LDR	R1, [PC, #36]
0x076E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0770	0xB001    ADD	SP, SP, #4
0x0772	0x4770    BX	LR
0x0774	0xFC00FFFF  	#-1024
0x0778	0x08004001  	#1073809408
0x077C	0x0C004001  	#1073810432
0x0780	0x10004001  	#1073811456
0x0784	0x14004001  	#1073812480
0x0788	0x18004001  	#1073813504
0x078C	0x1C004001  	#1073814528
0x0790	0x20004001  	#1073815552
0x0794	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_HW95_Start:
;motorDriveHW95.c, 41 :: 		void HW95_Start(void){
0x0CE8	0xB081    SUB	SP, SP, #4
0x0CEA	0xF8CDE000  STR	LR, [SP, #0]
;motorDriveHW95.c, 42 :: 		pwm_ratio = PWM_TIM3_Init(250000); // 100Hz Freq. do PWM
0x0CEE	0x4809    LDR	R0, [PC, #36]
0x0CF0	0xF7FFFE7E  BL	_PWM_TIM3_Init+0
0x0CF4	0x4908    LDR	R1, [PC, #32]
0x0CF6	0x8008    STRH	R0, [R1, #0]
;motorDriveHW95.c, 43 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0CF8	0x2203    MOVS	R2, #3
0x0CFA	0x2100    MOVS	R1, #0
0x0CFC	0x2000    MOVS	R0, #0
0x0CFE	0xF7FFFE85  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 44 :: 		PWM_TIM3_Set_Duty(0, _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0D02	0x2201    MOVS	R2, #1
0x0D04	0x2100    MOVS	R1, #0
0x0D06	0x2000    MOVS	R0, #0
0x0D08	0xF7FFFE80  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 45 :: 		}
L_end_HW95_Start:
0x0D0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D10	0xB001    ADD	SP, SP, #4
0x0D12	0x4770    BX	LR
0x0D14	0xD0900003  	#250000
0x0D18	0x001C2000  	_pwm_ratio+0
; end of _HW95_Start
_PWM_TIM3_Init:
;__Lib_PWM_1234.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x09F0	0xB081    SUB	SP, SP, #4
0x09F2	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234.c, 195 :: 		
0x09F6	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x09F8	0x4803    LDR	R0, [PC, #12]
0x09FA	0xF7FFFE29  BL	__Lib_PWM_1234_PWM_TIMx_Init+0
;__Lib_PWM_1234.c, 196 :: 		
L_end_PWM_TIM3_Init:
0x09FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
0x0A06	0xBF00    NOP
0x0A08	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Init
__Lib_PWM_1234_PWM_TIMx_Init:
;__Lib_PWM_1234.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0650	0xB081    SUB	SP, SP, #4
0x0652	0xF8CDE000  STR	LR, [SP, #0]
0x0656	0x460C    MOV	R4, R1
0x0658	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234.c, 39 :: 		
0x065A	0xF06F02FF  MVN	R2, #255
0x065E	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0662	0x4610    MOV	R0, R2
;__Lib_PWM_1234.c, 41 :: 		
0x0664	0xE013    B	L___Lib_PWM_1234_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234.c, 43 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init2:
;__Lib_PWM_1234.c, 44 :: 		
0x0666	0x2301    MOVS	R3, #1
0x0668	0xB25B    SXTB	R3, R3
0x066A	0x4A21    LDR	R2, [PC, #132]
0x066C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 45 :: 		
0x066E	0xE01A    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 48 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init3:
;__Lib_PWM_1234.c, 49 :: 		
0x0670	0x2301    MOVS	R3, #1
0x0672	0xB25B    SXTB	R3, R3
0x0674	0x4A1F    LDR	R2, [PC, #124]
0x0676	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 50 :: 		
0x0678	0xE015    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 53 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init4:
;__Lib_PWM_1234.c, 54 :: 		
0x067A	0x2301    MOVS	R3, #1
0x067C	0xB25B    SXTB	R3, R3
0x067E	0x4A1E    LDR	R2, [PC, #120]
0x0680	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 55 :: 		
0x0682	0xE010    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 58 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init5:
;__Lib_PWM_1234.c, 59 :: 		
0x0684	0x2301    MOVS	R3, #1
0x0686	0xB25B    SXTB	R3, R3
0x0688	0x4A1C    LDR	R2, [PC, #112]
0x068A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234.c, 60 :: 		
0x068C	0xE00B    B	L___Lib_PWM_1234_PWM_TIMx_Init1
;__Lib_PWM_1234.c, 62 :: 		
L___Lib_PWM_1234_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x068E	0x4A1C    LDR	R2, [PC, #112]
0x0690	0x4290    CMP	R0, R2
0x0692	0xD0E8    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init2
0x0694	0xF1B04F80  CMP	R0, #1073741824
0x0698	0xD0EA    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init3
0x069A	0x4A1A    LDR	R2, [PC, #104]
0x069C	0x4290    CMP	R0, R2
0x069E	0xD0EC    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init4
0x06A0	0x4A19    LDR	R2, [PC, #100]
0x06A2	0x4290    CMP	R0, R2
0x06A4	0xD0EE    BEQ	L___Lib_PWM_1234_PWM_TIMx_Init5
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234_PWM_TIMx_Init1:
;__Lib_PWM_1234.c, 64 :: 		
0x06A6	0xF7FFFE15  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234.c, 66 :: 		
0x06AA	0x680B    LDR	R3, [R1, #0]
0x06AC	0xF06F0210  MVN	R2, #16
0x06B0	0xEA030202  AND	R2, R3, R2, LSL #0
0x06B4	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234.c, 68 :: 		
0x06B6	0xF24032E8  MOVW	R2, #1000
0x06BA	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x06BC	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x06C0	0x4618    MOV	R0, R3
;__Lib_PWM_1234.c, 69 :: 		
0x06C2	0xF64F72FF  MOVW	R2, #65535
0x06C6	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x06CA	0x4614    MOV	R4, R2
;__Lib_PWM_1234.c, 70 :: 		
0x06CC	0xF2010328  ADDW	R3, R1, #40
0x06D0	0xB292    UXTH	R2, R2
0x06D2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234.c, 72 :: 		
0x06D4	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x06D6	0xFBB0F2F2  UDIV	R2, R0, R2
0x06DA	0x4610    MOV	R0, R2
;__Lib_PWM_1234.c, 74 :: 		
0x06DC	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x06E0	0xB292    UXTH	R2, R2
0x06E2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234.c, 76 :: 		
0x06E4	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234.c, 77 :: 		
L_end_PWM_TIMx_Init:
0x06E6	0xF8DDE000  LDR	LR, [SP, #0]
0x06EA	0xB001    ADD	SP, SP, #4
0x06EC	0x4770    BX	LR
0x06EE	0xBF00    NOP
0x06F0	0x032C4242  	RCC_APB2ENR+0
0x06F4	0x03804242  	RCC_APB1ENR+0
0x06F8	0x03844242  	RCC_APB1ENR+0
0x06FC	0x03884242  	RCC_APB1ENR+0
0x0700	0x2C004001  	#1073818624
0x0704	0x04004000  	#1073742848
0x0708	0x08004000  	#1073743872
; end of __Lib_PWM_1234_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02D4	0x4801    LDR	R0, [PC, #4]
0x02D6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02D8	0x4770    BX	LR
0x02DA	0xBF00    NOP
0x02DC	0x00202000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM3_Set_Duty:
;__Lib_PWM_1234.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0A0C	0xB081    SUB	SP, SP, #4
0x0A0E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234.c, 199 :: 		
0x0A12	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0A14	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0A16	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0A18	0x4803    LDR	R0, [PC, #12]
0x0A1A	0xF7FFFCB5  BL	__Lib_PWM_1234_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234.c, 200 :: 		
L_end_PWM_TIM3_Set_Duty:
0x0A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A22	0xB001    ADD	SP, SP, #4
0x0A24	0x4770    BX	LR
0x0A26	0xBF00    NOP
0x0A28	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Set_Duty
__Lib_PWM_1234_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234.c, 81 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0388	0xB081    SUB	SP, SP, #4
0x038A	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234.c, 86 :: 		
0x038C	0xF2000420  ADDW	R4, R0, #32
0x0390	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234.c, 87 :: 		
0x0392	0x2D01    CMP	R5, #1
0x0394	0xD108    BNE	L___Lib_PWM_1234_PWM_TIMx_Set_Duty6
; inverted end address is: 20 (R5)
;__Lib_PWM_1234.c, 88 :: 		
0x0396	0x009C    LSLS	R4, R3, #2
0x0398	0xB224    SXTH	R4, R4
0x039A	0x1C65    ADDS	R5, R4, #1
0x039C	0xB22D    SXTH	R5, R5
0x039E	0xF04F0401  MOV	R4, #1
0x03A2	0x40AC    LSLS	R4, R5
0x03A4	0x4322    ORRS	R2, R4
0x03A6	0xE008    B	L___Lib_PWM_1234_PWM_TIMx_Set_Duty7
L___Lib_PWM_1234_PWM_TIMx_Set_Duty6:
;__Lib_PWM_1234.c, 90 :: 		
0x03A8	0x009C    LSLS	R4, R3, #2
0x03AA	0xB224    SXTH	R4, R4
0x03AC	0x1C65    ADDS	R5, R4, #1
0x03AE	0xB22D    SXTH	R5, R5
0x03B0	0xF04F0401  MOV	R4, #1
0x03B4	0x40AC    LSLS	R4, R5
0x03B6	0x43E4    MVN	R4, R4
0x03B8	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234_PWM_TIMx_Set_Duty7:
;__Lib_PWM_1234.c, 91 :: 		
; tmpLong start address is: 8 (R2)
0x03BA	0xF2000420  ADDW	R4, R0, #32
0x03BE	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234.c, 94 :: 		
0x03C0	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x03C4	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x03C6	0x192C    ADDS	R4, R5, R4
0x03C8	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234.c, 95 :: 		
L_end_PWM_TIMx_Set_Duty:
0x03CA	0xB001    ADD	SP, SP, #4
0x03CC	0x4770    BX	LR
; end of __Lib_PWM_1234_PWM_TIMx_Set_Duty
_setA_Enable:
;motorDriveHW95.c, 47 :: 		void setA_Enable(void){
0x0D1C	0xB081    SUB	SP, SP, #4
0x0D1E	0xF8CDE000  STR	LR, [SP, #0]
;motorDriveHW95.c, 48 :: 		PWM_TIM3_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM3_CH4_PB1);
0x0D22	0x4904    LDR	R1, [PC, #16]
0x0D24	0x2003    MOVS	R0, #3
0x0D26	0xF7FFFE9F  BL	_PWM_TIM3_Start+0
;motorDriveHW95.c, 49 :: 		}
L_end_setA_Enable:
0x0D2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D2E	0xB001    ADD	SP, SP, #4
0x0D30	0x4770    BX	LR
0x0D32	0xBF00    NOP
0x0D34	0x13A00000  	__GPIO_MODULE_TIM3_CH4_PB1+0
; end of _setA_Enable
_PWM_TIM3_Start:
;__Lib_PWM_1234.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0A68	0xB081    SUB	SP, SP, #4
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234.c, 203 :: 		
0x0A6E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0A70	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0A72	0x4803    LDR	R0, [PC, #12]
0x0A74	0xF7FFFCAC  BL	__Lib_PWM_1234_PWM_TIMx_Start+0
;__Lib_PWM_1234.c, 204 :: 		
L_end_PWM_TIM3_Start:
0x0A78	0xF8DDE000  LDR	LR, [SP, #0]
0x0A7C	0xB001    ADD	SP, SP, #4
0x0A7E	0x4770    BX	LR
0x0A80	0x04004000  	TIM3_CR1+0
; end of _PWM_TIM3_Start
__Lib_PWM_1234_PWM_TIMx_Start:
;__Lib_PWM_1234.c, 99 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
0x03D6	0x4683    MOV	R11, R0
0x03D8	0xFA5FFC81  UXTB	R12, R1
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 44 (R11)
; channel start address is: 48 (R12)
; module start address is: 8 (R2)
;__Lib_PWM_1234.c, 102 :: 		
0x03DC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x03DE	0xF7FFFEF1  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_PWM_1234.c, 105 :: 		
0x03E2	0xF10B0320  ADD	R3, R11, #32
0x03E6	0x6818    LDR	R0, [R3, #0]
; tmpLong start address is: 0 (R0)
;__Lib_PWM_1234.c, 106 :: 		
0x03E8	0xEA4F048C  LSL	R4, R12, #2
0x03EC	0xB224    SXTH	R4, R4
0x03EE	0xF04F0301  MOV	R3, #1
0x03F2	0x40A3    LSLS	R3, R4
0x03F4	0x4318    ORRS	R0, R3
;__Lib_PWM_1234.c, 107 :: 		
0x03F6	0xF10B0320  ADD	R3, R11, #32
0x03FA	0x6018    STR	R0, [R3, #0]
; tmpLong end address is: 0 (R0)
;__Lib_PWM_1234.c, 110 :: 		
0x03FC	0xF10B0444  ADD	R4, R11, #68
0x0400	0x6823    LDR	R3, [R4, #0]
0x0402	0xF4434300  ORR	R3, R3, #32768
0x0406	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234.c, 112 :: 		
0x0408	0xF10B0018  ADD	R0, R11, #24
; tmpLongPtr start address is: 0 (R0)
;__Lib_PWM_1234.c, 114 :: 		
0x040C	0xF1BC0F01  CMP	R12, #1
0x0410	0xD901    BLS	L___Lib_PWM_1234_PWM_TIMx_Start11
;__Lib_PWM_1234.c, 115 :: 		
0x0412	0x1D00    ADDS	R0, R0, #4
; tmpLongPtr end address is: 0 (R0)
0x0414	0xE7FF    B	L___Lib_PWM_1234_PWM_TIMx_Start8
L___Lib_PWM_1234_PWM_TIMx_Start11:
;__Lib_PWM_1234.c, 114 :: 		
;__Lib_PWM_1234.c, 115 :: 		
L___Lib_PWM_1234_PWM_TIMx_Start8:
;__Lib_PWM_1234.c, 117 :: 		
; tmpLongPtr start address is: 0 (R0)
0x0416	0xEA4F035C  LSR	R3, R12, #1
0x041A	0xB2DB    UXTB	R3, R3
0x041C	0x005B    LSLS	R3, R3, #1
0x041E	0xB21B    SXTH	R3, R3
0x0420	0x4563    CMP	R3, R12
0x0422	0xD00A    BEQ	L___Lib_PWM_1234_PWM_TIMx_Start9
; channel end address is: 48 (R12)
;__Lib_PWM_1234.c, 119 :: 		
0x0424	0x6804    LDR	R4, [R0, #0]
0x0426	0xF46F53D8  MVN	R3, #6912
0x042A	0xEA040303  AND	R3, R4, R3, LSL #0
0x042E	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234.c, 121 :: 		
0x0430	0x6803    LDR	R3, [R0, #0]
0x0432	0xF44343C0  ORR	R3, R3, #24576
0x0436	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_1234.c, 122 :: 		
0x0438	0xE009    B	L___Lib_PWM_1234_PWM_TIMx_Start10
L___Lib_PWM_1234_PWM_TIMx_Start9:
;__Lib_PWM_1234.c, 125 :: 		
; tmpLongPtr start address is: 0 (R0)
0x043A	0x6804    LDR	R4, [R0, #0]
0x043C	0xF06F031B  MVN	R3, #27
0x0440	0xEA040303  AND	R3, R4, R3, LSL #0
0x0444	0x6003    STR	R3, [R0, #0]
;__Lib_PWM_1234.c, 127 :: 		
0x0446	0x6803    LDR	R3, [R0, #0]
0x0448	0xF0430360  ORR	R3, R3, #96
0x044C	0x6003    STR	R3, [R0, #0]
; tmpLongPtr end address is: 0 (R0)
;__Lib_PWM_1234.c, 128 :: 		
L___Lib_PWM_1234_PWM_TIMx_Start10:
;__Lib_PWM_1234.c, 131 :: 		
0x044E	0xF8DB3000  LDR	R3, [R11, #0]
0x0452	0xF0430301  ORR	R3, R3, #1
0x0456	0xF8CB3000  STR	R3, [R11, #0]
; PWM_Base end address is: 44 (R11)
;__Lib_PWM_1234.c, 132 :: 		
L_end_PWM_TIMx_Start:
0x045A	0xF8DDE000  LDR	LR, [SP, #0]
0x045E	0xB001    ADD	SP, SP, #4
0x0460	0x4770    BX	LR
; end of __Lib_PWM_1234_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x01C4	0xB081    SUB	SP, SP, #4
0x01C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x01CA	0x2201    MOVS	R2, #1
0x01CC	0xB252    SXTB	R2, R2
0x01CE	0x493E    LDR	R1, [PC, #248]
0x01D0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x01D2	0xF2000168  ADDW	R1, R0, #104
0x01D6	0x680B    LDR	R3, [R1, #0]
0x01D8	0xF06F6100  MVN	R1, #134217728
0x01DC	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x01E0	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x01E2	0xF0036100  AND	R1, R3, #134217728
0x01E6	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x01E8	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x01EA	0xF0024100  AND	R1, R2, #-2147483648
0x01EE	0xF1B14F00  CMP	R1, #-2147483648
0x01F2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x01F4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x01F6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x01F8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x01FA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x01FC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x01FE	0xF4042170  AND	R1, R4, #983040
0x0202	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0204	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0206	0xF64F71FF  MOVW	R1, #65535
0x020A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x020E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0210	0xF4041140  AND	R1, R4, #3145728
0x0214	0xF5B11F40  CMP	R1, #3145728
0x0218	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x021A	0xF06F6170  MVN	R1, #251658240
0x021E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0222	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0224	0x492A    LDR	R1, [PC, #168]
0x0226	0x680A    LDR	R2, [R1, #0]
0x0228	0xF06F6170  MVN	R1, #251658240
0x022C	0x400A    ANDS	R2, R1
0x022E	0x4928    LDR	R1, [PC, #160]
0x0230	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0232	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0234	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0236	0xF4041180  AND	R1, R4, #1048576
0x023A	0xF5B11F80  CMP	R1, #1048576
0x023E	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0240	0xF04F0103  MOV	R1, #3
0x0244	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0246	0x43C9    MVN	R1, R1
0x0248	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x024C	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0250	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0252	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0254	0x0D61    LSRS	R1, R4, #21
0x0256	0x0109    LSLS	R1, R1, #4
0x0258	0xFA05F101  LSL	R1, R5, R1
0x025C	0x43C9    MVN	R1, R1
0x025E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0260	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0264	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0266	0x0D61    LSRS	R1, R4, #21
0x0268	0x0109    LSLS	R1, R1, #4
0x026A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x026E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0270	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0272	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0276	0xF1B14F00  CMP	R1, #-2147483648
0x027A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x027C	0x4913    LDR	R1, [PC, #76]
0x027E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0280	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0282	0x4913    LDR	R1, [PC, #76]
0x0284	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0286	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x028A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x028C	0xEA4F018A  LSL	R1, R10, #2
0x0290	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0294	0x6809    LDR	R1, [R1, #0]
0x0296	0xF1B13FFF  CMP	R1, #-1
0x029A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x029C	0xF1090134  ADD	R1, R9, #52
0x02A0	0xEA4F038A  LSL	R3, R10, #2
0x02A4	0x18C9    ADDS	R1, R1, R3
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0x460A    MOV	R2, R1
0x02AA	0xEB090103  ADD	R1, R9, R3, LSL #0
0x02AE	0x6809    LDR	R1, [R1, #0]
0x02B0	0x4608    MOV	R0, R1
0x02B2	0x4611    MOV	R1, R2
0x02B4	0xF7FFFF3C  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x02B8	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x02BC	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02BE	0xF8DDE000  LDR	LR, [SP, #0]
0x02C2	0xB001    ADD	SP, SP, #4
0x02C4	0x4770    BX	LR
0x02C6	0xBF00    NOP
0x02C8	0x03004242  	RCC_APB2ENRbits+0
0x02CC	0x001C4001  	AFIO_MAPR2+0
0x02D0	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0130	0xB083    SUB	SP, SP, #12
0x0132	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0136	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x013A	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x013C	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x013E	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0142	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0144	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0146	0x4A18    LDR	R2, [PC, #96]
0x0148	0x9202    STR	R2, [SP, #8]
0x014A	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x014C	0x4A17    LDR	R2, [PC, #92]
0x014E	0x9202    STR	R2, [SP, #8]
0x0150	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0152	0x4A17    LDR	R2, [PC, #92]
0x0154	0x9202    STR	R2, [SP, #8]
0x0156	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0158	0x4A16    LDR	R2, [PC, #88]
0x015A	0x9202    STR	R2, [SP, #8]
0x015C	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x015E	0x4A16    LDR	R2, [PC, #88]
0x0160	0x9202    STR	R2, [SP, #8]
0x0162	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0164	0x4A15    LDR	R2, [PC, #84]
0x0166	0x9202    STR	R2, [SP, #8]
0x0168	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x016A	0x4A15    LDR	R2, [PC, #84]
0x016C	0x9202    STR	R2, [SP, #8]
0x016E	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0170	0x2800    CMP	R0, #0
0x0172	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0174	0x2801    CMP	R0, #1
0x0176	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0178	0x2802    CMP	R0, #2
0x017A	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x017C	0x2803    CMP	R0, #3
0x017E	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0180	0x2804    CMP	R0, #4
0x0182	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0184	0x2805    CMP	R0, #5
0x0186	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0188	0x2806    CMP	R0, #6
0x018A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x018C	0x2201    MOVS	R2, #1
0x018E	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0190	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0194	0x9802    LDR	R0, [SP, #8]
0x0196	0x460A    MOV	R2, R1
0x0198	0xF8BD1004  LDRH	R1, [SP, #4]
0x019C	0xF000FB08  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01A0	0xF8DDE000  LDR	LR, [SP, #0]
0x01A4	0xB003    ADD	SP, SP, #12
0x01A6	0x4770    BX	LR
0x01A8	0x08004001  	#1073809408
0x01AC	0x0C004001  	#1073810432
0x01B0	0x10004001  	#1073811456
0x01B4	0x14004001  	#1073812480
0x01B8	0x18004001  	#1073813504
0x01BC	0x1C004001  	#1073814528
0x01C0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_setB_Enable:
;motorDriveHW95.c, 51 :: 		void setB_Enable(void){
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
;motorDriveHW95.c, 52 :: 		PWM_TIM3_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM3_CH2_PB5);
0x0CD2	0x4904    LDR	R1, [PC, #16]
0x0CD4	0x2001    MOVS	R0, #1
0x0CD6	0xF7FFFEC7  BL	_PWM_TIM3_Start+0
;motorDriveHW95.c, 53 :: 		}
L_end_setB_Enable:
0x0CDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDE	0xB001    ADD	SP, SP, #4
0x0CE0	0x4770    BX	LR
0x0CE2	0xBF00    NOP
0x0CE4	0x140C0000  	__GPIO_MODULE_TIM3_CH2_PB5+0
; end of _setB_Enable
_iniciaUART:
;ESC_Brushed.c, 9 :: 		void iniciaUART(){
0x0D38	0xB081    SUB	SP, SP, #4
0x0D3A	0xF8CDE000  STR	LR, [SP, #0]
;ESC_Brushed.c, 10 :: 		UART1_Init(9600);
0x0D3E	0xF2425080  MOVW	R0, #9600
0x0D42	0xF7FFFE2F  BL	_UART1_Init+0
;ESC_Brushed.c, 11 :: 		UART1_Enable();
0x0D46	0xF7FFFD27  BL	_UART1_Enable+0
;ESC_Brushed.c, 12 :: 		}
L_end_iniciaUART:
0x0D4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D4E	0xB001    ADD	SP, SP, #4
0x0D50	0x4770    BX	LR
; end of _iniciaUART
_UART1_Init:
;__Lib_UART_123.c, 304 :: 		
; baud_rate start address is: 0 (R0)
0x09A4	0xB081    SUB	SP, SP, #4
0x09A6	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123.c, 305 :: 		
0x09AA	0x4A09    LDR	R2, [PC, #36]
0x09AC	0xF2400100  MOVW	R1, #0
0x09B0	0xB404    PUSH	(R2)
0x09B2	0xB402    PUSH	(R1)
0x09B4	0xF2400300  MOVW	R3, #0
0x09B8	0xF2400200  MOVW	R2, #0
0x09BC	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x09BE	0x4805    LDR	R0, [PC, #20]
0x09C0	0xF7FFFD68  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x09C4	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 306 :: 		
L_end_UART1_Init:
0x09C6	0xF8DDE000  LDR	LR, [SP, #0]
0x09CA	0xB001    ADD	SP, SP, #4
0x09CC	0x4770    BX	LR
0x09CE	0xBF00    NOP
0x09D0	0x13340000  	__GPIO_MODULE_USART1_PA9_10+0
0x09D4	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x0494	0xB08A    SUB	SP, SP, #40
0x0496	0xF8CDE000  STR	LR, [SP, #0]
0x049A	0x9108    STR	R1, [SP, #32]
0x049C	0xF8AD3024  STRH	R3, [SP, #36]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x04A0	0xF8BD4028  LDRH	R4, [SP, #40]
0x04A4	0xF8AD4028  STRH	R4, [SP, #40]
; module start address is: 24 (R6)
0x04A8	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_123.c, 230 :: 		
0x04AA	0xAC03    ADD	R4, SP, #12
0x04AC	0x9001    STR	R0, [SP, #4]
0x04AE	0x4620    MOV	R0, R4
0x04B0	0xF7FFFF16  BL	_RCC_GetClocksFrequency+0
0x04B4	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x04B6	0x4C50    LDR	R4, [PC, #320]
0x04B8	0x42A0    CMP	R0, R4
0x04BA	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x04BC	0x2501    MOVS	R5, #1
0x04BE	0xB26D    SXTB	R5, R5
0x04C0	0x4C4E    LDR	R4, [PC, #312]
0x04C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x04C4	0x4D4E    LDR	R5, [PC, #312]
0x04C6	0x4C4F    LDR	R4, [PC, #316]
0x04C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x04CA	0x4D4F    LDR	R5, [PC, #316]
0x04CC	0x4C4F    LDR	R4, [PC, #316]
0x04CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x04D0	0x4D4F    LDR	R5, [PC, #316]
0x04D2	0x4C50    LDR	R4, [PC, #320]
0x04D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x04D6	0x4D50    LDR	R5, [PC, #320]
0x04D8	0x4C50    LDR	R4, [PC, #320]
0x04DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x04DC	0x9C06    LDR	R4, [SP, #24]
0x04DE	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x04E0	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x04E2	0x4C4F    LDR	R4, [PC, #316]
0x04E4	0x42A0    CMP	R0, R4
0x04E6	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x04E8	0x2501    MOVS	R5, #1
0x04EA	0xB26D    SXTB	R5, R5
0x04EC	0x4C4D    LDR	R4, [PC, #308]
0x04EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x04F0	0x4D4D    LDR	R5, [PC, #308]
0x04F2	0x4C44    LDR	R4, [PC, #272]
0x04F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x04F6	0x4D4D    LDR	R5, [PC, #308]
0x04F8	0x4C44    LDR	R4, [PC, #272]
0x04FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x04FC	0x4D4C    LDR	R5, [PC, #304]
0x04FE	0x4C45    LDR	R4, [PC, #276]
0x0500	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x0502	0x4D4C    LDR	R5, [PC, #304]
0x0504	0x4C45    LDR	R4, [PC, #276]
0x0506	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x0508	0x9C05    LDR	R4, [SP, #20]
0x050A	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x050C	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x050E	0x4C4A    LDR	R4, [PC, #296]
0x0510	0x42A0    CMP	R0, R4
0x0512	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x0514	0x2501    MOVS	R5, #1
0x0516	0xB26D    SXTB	R5, R5
0x0518	0x4C48    LDR	R4, [PC, #288]
0x051A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x051C	0x4D48    LDR	R5, [PC, #288]
0x051E	0x4C39    LDR	R4, [PC, #228]
0x0520	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x0522	0x4D48    LDR	R5, [PC, #288]
0x0524	0x4C39    LDR	R4, [PC, #228]
0x0526	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x0528	0x4D47    LDR	R5, [PC, #284]
0x052A	0x4C3A    LDR	R4, [PC, #232]
0x052C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x052E	0x4D47    LDR	R5, [PC, #284]
0x0530	0x4C3A    LDR	R4, [PC, #232]
0x0532	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x0534	0x9C05    LDR	R4, [SP, #20]
0x0536	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x0538	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x053A	0x4630    MOV	R0, R6
0x053C	0xF7FFFE42  BL	_GPIO_Alternate_Function_Enable+0
0x0540	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x0542	0xF2000510  ADDW	R5, R0, #16
0x0546	0x2400    MOVS	R4, #0
0x0548	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x054A	0xF2000610  ADDW	R6, R0, #16
0x054E	0x6835    LDR	R5, [R6, #0]
0x0550	0xF8BD4028  LDRH	R4, [SP, #40]
0x0554	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0558	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x055A	0xF200050C  ADDW	R5, R0, #12
0x055E	0x2400    MOVS	R4, #0
0x0560	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x0562	0xF8BD4024  LDRH	R4, [SP, #36]
0x0566	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x0568	0xF8BD4024  LDRH	R4, [SP, #36]
0x056C	0xF4446480  ORR	R4, R4, #1024
0x0570	0xF8AD4024  STRH	R4, [SP, #36]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x0574	0xF200060C  ADDW	R6, R0, #12
0x0578	0x6835    LDR	R5, [R6, #0]
0x057A	0xF8BD4024  LDRH	R4, [SP, #36]
0x057E	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0582	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x0584	0xF200060C  ADDW	R6, R0, #12
0x0588	0x2501    MOVS	R5, #1
0x058A	0x6834    LDR	R4, [R6, #0]
0x058C	0xF365344D  BFI	R4, R5, #13, #1
0x0590	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x0592	0xF200060C  ADDW	R6, R0, #12
0x0596	0x2501    MOVS	R5, #1
0x0598	0x6834    LDR	R4, [R6, #0]
0x059A	0xF36504C3  BFI	R4, R5, #3, #1
0x059E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x05A0	0xF200060C  ADDW	R6, R0, #12
0x05A4	0x2501    MOVS	R5, #1
0x05A6	0x6834    LDR	R4, [R6, #0]
0x05A8	0xF3650482  BFI	R4, R5, #2, #1
0x05AC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x05AE	0xF2000514  ADDW	R5, R0, #20
0x05B2	0x2400    MOVS	R4, #0
0x05B4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x05B6	0x9D02    LDR	R5, [SP, #8]
0x05B8	0x2419    MOVS	R4, #25
0x05BA	0x4365    MULS	R5, R4, R5
0x05BC	0x9C08    LDR	R4, [SP, #32]
0x05BE	0x00A4    LSLS	R4, R4, #2
0x05C0	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123.c, 278 :: 		
0x05C4	0x2464    MOVS	R4, #100
0x05C6	0xFBB7F4F4  UDIV	R4, R7, R4
0x05CA	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123.c, 280 :: 		
0x05CC	0x0935    LSRS	R5, R6, #4
0x05CE	0x2464    MOVS	R4, #100
0x05D0	0x436C    MULS	R4, R5, R4
0x05D2	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123.c, 281 :: 		
0x05D4	0x0124    LSLS	R4, R4, #4
0x05D6	0xF2040532  ADDW	R5, R4, #50
0x05DA	0x2464    MOVS	R4, #100
0x05DC	0xFBB5F4F4  UDIV	R4, R5, R4
0x05E0	0xF004040F  AND	R4, R4, #15
0x05E4	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123.c, 283 :: 		
0x05E8	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x05EC	0xB2A4    UXTH	R4, R4
0x05EE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x05F0	0xF8DDE000  LDR	LR, [SP, #0]
0x05F4	0xB00A    ADD	SP, SP, #40
0x05F6	0x4770    BX	LR
0x05F8	0x38004001  	USART1_SR+0
0x05FC	0x03384242  	RCC_APB2ENR+0
0x0600	0xFFFFFFFF  	_UART1_Write+0
0x0604	0x00242000  	_UART_Wr_Ptr+0
0x0608	0xFFFFFFFF  	_UART1_Read+0
0x060C	0x00282000  	_UART_Rd_Ptr+0
0x0610	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0614	0x002C2000  	_UART_Rdy_Ptr+0
0x0618	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x061C	0x00302000  	_UART_Tx_Idle_Ptr+0
0x0620	0x44004000  	USART2_SR+0
0x0624	0x03C44242  	RCC_APB1ENR+0
0x0628	0xFFFFFFFF  	_UART2_Write+0
0x062C	0xFFFFFFFF  	_UART2_Read+0
0x0630	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0634	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0638	0x48004000  	USART3_SR+0
0x063C	0x03C84242  	RCC_APB1ENR+0
0x0640	0xFFFFFFFF  	_UART3_Write+0
0x0644	0xFFFFFFFF  	_UART3_Read+0
0x0648	0xFFFFFFFF  	_UART3_Data_Ready+0
0x064C	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 444 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02E0	0xB082    SUB	SP, SP, #8
0x02E2	0xF8CDE000  STR	LR, [SP, #0]
0x02E6	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 447 :: 		
0x02E8	0x1D19    ADDS	R1, R3, #4
0x02EA	0x9101    STR	R1, [SP, #4]
0x02EC	0xF7FFFFF2  BL	_Get_Fosc_kHz+0
0x02F0	0xF24031E8  MOVW	R1, #1000
0x02F4	0xFB00F201  MUL	R2, R0, R1
0x02F8	0x9901    LDR	R1, [SP, #4]
0x02FA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 450 :: 		
0x02FC	0x491F    LDR	R1, [PC, #124]
0x02FE	0x7809    LDRB	R1, [R1, #0]
0x0300	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0304	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 451 :: 		
0x0306	0x491E    LDR	R1, [PC, #120]
0x0308	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x030A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x030C	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 453 :: 		
0x030E	0x1D19    ADDS	R1, R3, #4
0x0310	0x6809    LDR	R1, [R1, #0]
0x0312	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x0314	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 455 :: 		
0x0316	0x4919    LDR	R1, [PC, #100]
0x0318	0x8809    LDRH	R1, [R1, #0]
0x031A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x031E	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 456 :: 		
0x0320	0x4917    LDR	R1, [PC, #92]
0x0322	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0324	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0326	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 458 :: 		
0x0328	0xF2030208  ADDW	R2, R3, #8
0x032C	0x1D19    ADDS	R1, R3, #4
0x032E	0x6809    LDR	R1, [R1, #0]
0x0330	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0332	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 460 :: 		
0x0334	0x4911    LDR	R1, [PC, #68]
0x0336	0x8809    LDRH	R1, [R1, #0]
0x0338	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x033C	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 461 :: 		
0x033E	0x4910    LDR	R1, [PC, #64]
0x0340	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0342	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0344	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 463 :: 		
0x0346	0xF203020C  ADDW	R2, R3, #12
0x034A	0x1D19    ADDS	R1, R3, #4
0x034C	0x6809    LDR	R1, [R1, #0]
0x034E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0350	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 465 :: 		
0x0352	0x490A    LDR	R1, [PC, #40]
0x0354	0x8809    LDRH	R1, [R1, #0]
0x0356	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x035A	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 466 :: 		
0x035C	0x4909    LDR	R1, [PC, #36]
0x035E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0360	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0362	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 468 :: 		
0x0364	0xF2030210  ADDW	R2, R3, #16
0x0368	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x036C	0x6809    LDR	R1, [R1, #0]
0x036E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0372	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 469 :: 		
L_end_RCC_GetClocksFrequency:
0x0374	0xF8DDE000  LDR	LR, [SP, #0]
0x0378	0xB002    ADD	SP, SP, #8
0x037A	0x4770    BX	LR
0x037C	0x10044002  	RCC_CFGRbits+0
0x0380	0x14940000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0384	0x108C0000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_UART1_Enable:
;__Lib_UART_123.c, 209 :: 		
0x0798	0xB081    SUB	SP, SP, #4
0x079A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 210 :: 		
0x079E	0x4803    LDR	R0, [PC, #12]
0x07A0	0xF7FFFE60  BL	__Lib_UART_123_UARTx_Enable+0
;__Lib_UART_123.c, 211 :: 		
L_end_UART1_Enable:
0x07A4	0xF8DDE000  LDR	LR, [SP, #0]
0x07A8	0xB001    ADD	SP, SP, #4
0x07AA	0x4770    BX	LR
0x07AC	0x38004001  	USART1_SR+0
; end of _UART1_Enable
__Lib_UART_123_UARTx_Enable:
;__Lib_UART_123.c, 201 :: 		
; UART_Base start address is: 0 (R0)
0x0464	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123.c, 203 :: 		
0x0466	0xF200030C  ADDW	R3, R0, #12
0x046A	0x2201    MOVS	R2, #1
0x046C	0x6819    LDR	R1, [R3, #0]
0x046E	0xF362314D  BFI	R1, R2, #13, #1
0x0472	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 204 :: 		
0x0474	0xF200030C  ADDW	R3, R0, #12
0x0478	0x2201    MOVS	R2, #1
0x047A	0x6819    LDR	R1, [R3, #0]
0x047C	0xF36201C3  BFI	R1, R2, #3, #1
0x0480	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 205 :: 		
0x0482	0xF200030C  ADDW	R3, R0, #12
; UART_Base end address is: 0 (R0)
0x0486	0x2201    MOVS	R2, #1
0x0488	0x6819    LDR	R1, [R3, #0]
0x048A	0xF3620182  BFI	R1, R2, #2, #1
0x048E	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123.c, 206 :: 		
L_end_UARTx_Enable:
0x0490	0xB001    ADD	SP, SP, #4
0x0492	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Enable
_RC_Reciver_Start:
;libJ3_RC_Reciver.c, 47 :: 		void RC_Reciver_Start(void){
0x0D68	0xB081    SUB	SP, SP, #4
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
;libJ3_RC_Reciver.c, 50 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_0, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0D6E	0xF44F7281  MOV	R2, #258
0x0D72	0xF2400101  MOVW	R1, #1
0x0D76	0x482E    LDR	R0, [PC, #184]
0x0D78	0xF7FFFD1A  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 52 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_1, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0D7C	0xF44F7281  MOV	R2, #258
0x0D80	0xF2400102  MOVW	R1, #2
0x0D84	0x482A    LDR	R0, [PC, #168]
0x0D86	0xF7FFFD13  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 54 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_2, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0D8A	0xF44F7281  MOV	R2, #258
0x0D8E	0xF2400104  MOVW	R1, #4
0x0D92	0x4827    LDR	R0, [PC, #156]
0x0D94	0xF7FFFD0C  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 56 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_3, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0D98	0xF44F7281  MOV	R2, #258
0x0D9C	0xF2400108  MOVW	R1, #8
0x0DA0	0x4823    LDR	R0, [PC, #140]
0x0DA2	0xF7FFFD05  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 58 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_4, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0DA6	0xF44F7281  MOV	R2, #258
0x0DAA	0xF2400110  MOVW	R1, #16
0x0DAE	0x4820    LDR	R0, [PC, #128]
0x0DB0	0xF7FFFCFE  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 60 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_5, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_DOWN);
0x0DB4	0xF44F7281  MOV	R2, #258
0x0DB8	0xF2400120  MOVW	R1, #32
0x0DBC	0x481C    LDR	R0, [PC, #112]
0x0DBE	0xF7FFFCF7  BL	_GPIO_Config+0
;libJ3_RC_Reciver.c, 62 :: 		InitTimer2(); /* Configura o Timer2 para 10us = 80MHz */
0x0DC2	0xF7FFFE33  BL	_InitTimer2+0
;libJ3_RC_Reciver.c, 64 :: 		ch1_flag = 1;  /* 1 ch no esta contado sinal esta em down */
0x0DC6	0x2101    MOVS	R1, #1
0x0DC8	0x481A    LDR	R0, [PC, #104]
0x0DCA	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 65 :: 		ch2_flag = 1;
0x0DCC	0x2101    MOVS	R1, #1
0x0DCE	0x481A    LDR	R0, [PC, #104]
0x0DD0	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 66 :: 		ch3_flag = 1;
0x0DD2	0x2101    MOVS	R1, #1
0x0DD4	0x4819    LDR	R0, [PC, #100]
0x0DD6	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 67 :: 		ch4_flag = 1;
0x0DD8	0x2101    MOVS	R1, #1
0x0DDA	0x4819    LDR	R0, [PC, #100]
0x0DDC	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 68 :: 		ch5_flag = 1;
0x0DDE	0x2101    MOVS	R1, #1
0x0DE0	0x4818    LDR	R0, [PC, #96]
0x0DE2	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 69 :: 		ch6_flag = 1;
0x0DE4	0x2101    MOVS	R1, #1
0x0DE6	0x4818    LDR	R0, [PC, #96]
0x0DE8	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 70 :: 		EXTI_RTSR |= 0x00000007;  // Set com 1
0x0DEA	0x4818    LDR	R0, [PC, #96]
0x0DEC	0x6800    LDR	R0, [R0, #0]
0x0DEE	0xF0400107  ORR	R1, R0, #7
0x0DF2	0x4816    LDR	R0, [PC, #88]
0x0DF4	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 71 :: 		EXTI_FTSR &= 0xFFFFFFF8;  // Set com 0
0x0DF6	0x4816    LDR	R0, [PC, #88]
0x0DF8	0x6801    LDR	R1, [R0, #0]
0x0DFA	0xF06F0007  MVN	R0, #7
0x0DFE	0x4001    ANDS	R1, R0
0x0E00	0x4813    LDR	R0, [PC, #76]
0x0E02	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 72 :: 		EXTI_IMR  |= 0x00000007;  // Set com 1
0x0E04	0x4813    LDR	R0, [PC, #76]
0x0E06	0x6800    LDR	R0, [R0, #0]
0x0E08	0xF0400107  ORR	R1, R0, #7
0x0E0C	0x4811    LDR	R0, [PC, #68]
0x0E0E	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 75 :: 		NVIC_IntEnable(IVT_INT_EXTI0);    // ch1
0x0E10	0xF2400016  MOVW	R0, #22
0x0E14	0xF7FFFE36  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 76 :: 		NVIC_IntEnable(IVT_INT_EXTI1);    // ch2
0x0E18	0xF2400017  MOVW	R0, #23
0x0E1C	0xF7FFFE32  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 77 :: 		NVIC_IntEnable(IVT_INT_EXTI2);    // ch3
0x0E20	0xF2400018  MOVW	R0, #24
0x0E24	0xF7FFFE2E  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 83 :: 		}
L_end_RC_Reciver_Start:
0x0E28	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2C	0xB001    ADD	SP, SP, #4
0x0E2E	0x4770    BX	LR
0x0E30	0x08004001  	GPIOA_BASE+0
0x0E34	0x00002000  	_ch1_flag+0
0x0E38	0x00012000  	_ch2_flag+0
0x0E3C	0x00022000  	_ch3_flag+0
0x0E40	0x00032000  	_ch4_flag+0
0x0E44	0x00042000  	_ch5_flag+0
0x0E48	0x00052000  	_ch6_flag+0
0x0E4C	0x04084001  	EXTI_RTSR+0
0x0E50	0x040C4001  	EXTI_FTSR+0
0x0E54	0x04004001  	EXTI_IMR+0
; end of _RC_Reciver_Start
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 198 :: 		
; ivt start address is: 0 (R0)
0x0A84	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 210 :: 		
0x0A86	0x2804    CMP	R0, #4
0x0A88	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 215 :: 		
0x0A8A	0x4919    LDR	R1, [PC, #100]
0x0A8C	0x6809    LDR	R1, [R1, #0]
0x0A8E	0xF4413280  ORR	R2, R1, #65536
0x0A92	0x4917    LDR	R1, [PC, #92]
0x0A94	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 216 :: 		
0x0A96	0xE028    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 217 :: 		
; ivt start address is: 0 (R0)
0x0A98	0x2805    CMP	R0, #5
0x0A9A	0xD106    BNE	L_NVIC_IntEnable14
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 222 :: 		
0x0A9C	0x4914    LDR	R1, [PC, #80]
0x0A9E	0x6809    LDR	R1, [R1, #0]
0x0AA0	0xF4413200  ORR	R2, R1, #131072
0x0AA4	0x4912    LDR	R1, [PC, #72]
0x0AA6	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 223 :: 		
0x0AA8	0xE01F    B	L_NVIC_IntEnable15
L_NVIC_IntEnable14:
;__Lib_System_101_102_103.c, 224 :: 		
; ivt start address is: 0 (R0)
0x0AAA	0x2806    CMP	R0, #6
0x0AAC	0xD106    BNE	L_NVIC_IntEnable16
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 229 :: 		
0x0AAE	0x4910    LDR	R1, [PC, #64]
0x0AB0	0x6809    LDR	R1, [R1, #0]
0x0AB2	0xF4412280  ORR	R2, R1, #262144
0x0AB6	0x490E    LDR	R1, [PC, #56]
0x0AB8	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 230 :: 		
0x0ABA	0xE016    B	L_NVIC_IntEnable17
L_NVIC_IntEnable16:
;__Lib_System_101_102_103.c, 231 :: 		
; ivt start address is: 0 (R0)
0x0ABC	0x280F    CMP	R0, #15
0x0ABE	0xD106    BNE	L_NVIC_IntEnable18
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 236 :: 		
0x0AC0	0x490C    LDR	R1, [PC, #48]
0x0AC2	0x6809    LDR	R1, [R1, #0]
0x0AC4	0xF0410202  ORR	R2, R1, #2
0x0AC8	0x490A    LDR	R1, [PC, #40]
0x0ACA	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 237 :: 		
0x0ACC	0xE00D    B	L_NVIC_IntEnable19
L_NVIC_IntEnable18:
;__Lib_System_101_102_103.c, 238 :: 		
; ivt start address is: 0 (R0)
0x0ACE	0x2810    CMP	R0, #16
0x0AD0	0xD30B    BCC	L_NVIC_IntEnable20
;__Lib_System_101_102_103.c, 243 :: 		
0x0AD2	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0AD6	0x0961    LSRS	R1, R4, #5
0x0AD8	0x008A    LSLS	R2, R1, #2
0x0ADA	0x4907    LDR	R1, [PC, #28]
0x0ADC	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 244 :: 		
0x0ADE	0xF004021F  AND	R2, R4, #31
0x0AE2	0xF04F0101  MOV	R1, #1
0x0AE6	0x4091    LSLS	R1, R2
0x0AE8	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 245 :: 		
L_NVIC_IntEnable20:
L_NVIC_IntEnable19:
L_NVIC_IntEnable17:
L_NVIC_IntEnable15:
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 246 :: 		
L_end_NVIC_IntEnable:
0x0AEA	0xB001    ADD	SP, SP, #4
0x0AEC	0x4770    BX	LR
0x0AEE	0xBF00    NOP
0x0AF0	0xED24E000  	SCB_SHCRS+0
0x0AF4	0xE010E000  	STK_CTRL+0
0x0AF8	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_InitTimer2:
;libJ3_RC_Reciver.c, 136 :: 		void InitTimer2(){
;libJ3_RC_Reciver.c, 137 :: 		RCC_APB1ENR.TIM2EN = 1;
0x0A2C	0x2201    MOVS	R2, #1
0x0A2E	0xB252    SXTB	R2, R2
0x0A30	0x4808    LDR	R0, [PC, #32]
0x0A32	0x6002    STR	R2, [R0, #0]
;libJ3_RC_Reciver.c, 138 :: 		TIM2_CR1.CEN = 0;
0x0A34	0x2100    MOVS	R1, #0
0x0A36	0xB249    SXTB	R1, R1
0x0A38	0x4807    LDR	R0, [PC, #28]
0x0A3A	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 139 :: 		TIM2_PSC = 0;
0x0A3C	0x2100    MOVS	R1, #0
0x0A3E	0x4807    LDR	R0, [PC, #28]
0x0A40	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 140 :: 		TIM2_ARR = 199;
0x0A42	0x21C7    MOVS	R1, #199
0x0A44	0x4806    LDR	R0, [PC, #24]
0x0A46	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 142 :: 		TIM2_DIER.UIE = 1;
0x0A48	0x4806    LDR	R0, [PC, #24]
0x0A4A	0x6002    STR	R2, [R0, #0]
;libJ3_RC_Reciver.c, 143 :: 		TIM2_CR1.CEN = 1;
0x0A4C	0x4802    LDR	R0, [PC, #8]
0x0A4E	0x6002    STR	R2, [R0, #0]
;libJ3_RC_Reciver.c, 144 :: 		}
L_end_InitTimer2:
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0x03804242  	RCC_APB1ENR+0
0x0A58	0x00004200  	TIM2_CR1+0
0x0A5C	0x00284000  	TIM2_PSC+0
0x0A60	0x002C4000  	TIM2_ARR+0
0x0A64	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_GetCh1:
;libJ3_RC_Reciver.c, 85 :: 		unsigned int GetCh1(void){
;libJ3_RC_Reciver.c, 86 :: 		unsigned int ch1 = ch1_val_final;
0x0AFC	0x4A0A    LDR	R2, [PC, #40]
; ch1 start address is: 12 (R3)
0x0AFE	0x8813    LDRH	R3, [R2, #0]
;libJ3_RC_Reciver.c, 87 :: 		if (ch1 < ch1_val_min)
0x0B00	0x480A    LDR	R0, [PC, #40]
0x0B02	0x8801    LDRH	R1, [R0, #0]
0x0B04	0x4610    MOV	R0, R2
0x0B06	0x8800    LDRH	R0, [R0, #0]
0x0B08	0x4288    CMP	R0, R1
0x0B0A	0xD202    BCS	L__GetCh130
; ch1 end address is: 12 (R3)
;libJ3_RC_Reciver.c, 88 :: 		ch1 = ch1_val_min;
0x0B0C	0x4807    LDR	R0, [PC, #28]
; ch1 start address is: 4 (R1)
0x0B0E	0x8801    LDRH	R1, [R0, #0]
; ch1 end address is: 4 (R1)
0x0B10	0xE000    B	L_GetCh12
L__GetCh130:
;libJ3_RC_Reciver.c, 87 :: 		if (ch1 < ch1_val_min)
0x0B12	0xB299    UXTH	R1, R3
;libJ3_RC_Reciver.c, 88 :: 		ch1 = ch1_val_min;
L_GetCh12:
;libJ3_RC_Reciver.c, 89 :: 		if (ch1 > ch1_val_max)
; ch1 start address is: 4 (R1)
0x0B14	0x4806    LDR	R0, [PC, #24]
0x0B16	0x8800    LDRH	R0, [R0, #0]
0x0B18	0x4281    CMP	R1, R0
0x0B1A	0xD903    BLS	L__GetCh131
; ch1 end address is: 4 (R1)
;libJ3_RC_Reciver.c, 90 :: 		ch1 = ch1_val_max;
0x0B1C	0x4804    LDR	R0, [PC, #16]
; ch1 start address is: 4 (R1)
0x0B1E	0x8801    LDRH	R1, [R0, #0]
; ch1 end address is: 4 (R1)
0x0B20	0xB288    UXTH	R0, R1
0x0B22	0xE000    B	L_GetCh13
L__GetCh131:
;libJ3_RC_Reciver.c, 89 :: 		if (ch1 > ch1_val_max)
0x0B24	0xB288    UXTH	R0, R1
;libJ3_RC_Reciver.c, 90 :: 		ch1 = ch1_val_max;
L_GetCh13:
;libJ3_RC_Reciver.c, 91 :: 		return ch1;
; ch1 start address is: 0 (R0)
; ch1 end address is: 0 (R0)
;libJ3_RC_Reciver.c, 92 :: 		}
L_end_GetCh1:
0x0B26	0x4770    BX	LR
0x0B28	0x00062000  	_ch1_val_final+0
0x0B2C	0x00082000  	_ch1_val_min+0
0x0B30	0x000A2000  	_ch1_val_max+0
; end of _GetCh1
_SetA_Front:
;motorDriveHW95.c, 63 :: 		void SetA_Front(unsigned int _pwm){
; _pwm start address is: 0 (R0)
0x0B34	0xB081    SUB	SP, SP, #4
0x0B36	0xF8CDE000  STR	LR, [SP, #0]
; _pwm end address is: 0 (R0)
; _pwm start address is: 0 (R0)
;motorDriveHW95.c, 64 :: 		HW95_A1 = 1;
0x0B3A	0x2201    MOVS	R2, #1
0x0B3C	0xB252    SXTB	R2, R2
0x0B3E	0x4908    LDR	R1, [PC, #32]
0x0B40	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 65 :: 		HW95_A2 = 0;
0x0B42	0x2200    MOVS	R2, #0
0x0B44	0xB252    SXTB	R2, R2
0x0B46	0x4907    LDR	R1, [PC, #28]
0x0B48	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 66 :: 		PWM_TIM3_Set_Duty(CalcDuty(_pwm), _PWM_NON_INVERTED, _PWM_CHANNEL4);
; _pwm end address is: 0 (R0)
0x0B4A	0xF7FFFF45  BL	_CalcDuty+0
0x0B4E	0x2203    MOVS	R2, #3
0x0B50	0x2100    MOVS	R1, #0
0x0B52	0xF7FFFF5B  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 67 :: 		}
L_end_SetA_Front:
0x0B56	0xF8DDE000  LDR	LR, [SP, #0]
0x0B5A	0xB001    ADD	SP, SP, #4
0x0B5C	0x4770    BX	LR
0x0B5E	0xBF00    NOP
0x0B60	0x81B04221  	GPIOB_ODR+0
0x0B64	0x81B44221  	GPIOB_ODR+0
; end of _SetA_Front
_CalcDuty:
;motorDriveHW95.c, 36 :: 		unsigned int CalcDuty(unsigned int _duty){
; _duty start address is: 0 (R0)
; _duty end address is: 0 (R0)
; _duty start address is: 0 (R0)
;motorDriveHW95.c, 38 :: 		return (_duty * pwm_ratio / 100);
0x09D8	0x4904    LDR	R1, [PC, #16]
0x09DA	0x8809    LDRH	R1, [R1, #0]
0x09DC	0xFB00F201  MUL	R2, R0, R1
0x09E0	0xB292    UXTH	R2, R2
; _duty end address is: 0 (R0)
0x09E2	0x2164    MOVS	R1, #100
0x09E4	0xFBB2F1F1  UDIV	R1, R2, R1
0x09E8	0xB288    UXTH	R0, R1
;motorDriveHW95.c, 39 :: 		}
L_end_CalcDuty:
0x09EA	0x4770    BX	LR
0x09EC	0x001C2000  	_pwm_ratio+0
; end of _CalcDuty
_setA_Rear:
;motorDriveHW95.c, 69 :: 		void setA_Rear(unsigned  int _pwm){
; _pwm start address is: 0 (R0)
0x0C2C	0xB081    SUB	SP, SP, #4
0x0C2E	0xF8CDE000  STR	LR, [SP, #0]
; _pwm end address is: 0 (R0)
; _pwm start address is: 0 (R0)
;motorDriveHW95.c, 70 :: 		HW95_A1 = 0;
0x0C32	0x2200    MOVS	R2, #0
0x0C34	0xB252    SXTB	R2, R2
0x0C36	0x4908    LDR	R1, [PC, #32]
0x0C38	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 71 :: 		HW95_A2 = 1;
0x0C3A	0x2201    MOVS	R2, #1
0x0C3C	0xB252    SXTB	R2, R2
0x0C3E	0x4907    LDR	R1, [PC, #28]
0x0C40	0x600A    STR	R2, [R1, #0]
;motorDriveHW95.c, 72 :: 		PWM_TIM3_Set_Duty(CalcDuty(_pwm), _PWM_NON_INVERTED, _PWM_CHANNEL4);
; _pwm end address is: 0 (R0)
0x0C42	0xF7FFFEC9  BL	_CalcDuty+0
0x0C46	0x2203    MOVS	R2, #3
0x0C48	0x2100    MOVS	R1, #0
0x0C4A	0xF7FFFEDF  BL	_PWM_TIM3_Set_Duty+0
;motorDriveHW95.c, 73 :: 		}
L_end_setA_Rear:
0x0C4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C52	0xB001    ADD	SP, SP, #4
0x0C54	0x4770    BX	LR
0x0C56	0xBF00    NOP
0x0C58	0x81B04221  	GPIOB_ODR+0
0x0C5C	0x81B44221  	GPIOB_ODR+0
; end of _setA_Rear
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x1178	0xB082    SUB	SP, SP, #8
0x117A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x117E	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1180	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x1182	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x1184	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x1188	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x118A	0x4837    LDR	R0, [PC, #220]
0x118C	0x1840    ADDS	R0, R0, R1
0x118E	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x1190	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x1194	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x1196	0xF64B3080  MOVW	R0, #48000
0x119A	0x4281    CMP	R1, R0
0x119C	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x119E	0x4833    LDR	R0, [PC, #204]
0x11A0	0x6800    LDR	R0, [R0, #0]
0x11A2	0xF0400102  ORR	R1, R0, #2
0x11A6	0x4831    LDR	R0, [PC, #196]
0x11A8	0x6001    STR	R1, [R0, #0]
0x11AA	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x11AC	0xF64550C0  MOVW	R0, #24000
0x11B0	0x4284    CMP	R4, R0
0x11B2	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x11B4	0x482D    LDR	R0, [PC, #180]
0x11B6	0x6800    LDR	R0, [R0, #0]
0x11B8	0xF0400101  ORR	R1, R0, #1
0x11BC	0x482B    LDR	R0, [PC, #172]
0x11BE	0x6001    STR	R1, [R0, #0]
0x11C0	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x11C2	0x482A    LDR	R0, [PC, #168]
0x11C4	0x6801    LDR	R1, [R0, #0]
0x11C6	0xF06F0007  MVN	R0, #7
0x11CA	0x4001    ANDS	R1, R0
0x11CC	0x4827    LDR	R0, [PC, #156]
0x11CE	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x11D0	0xF7FFFD46  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x11D4	0x4826    LDR	R0, [PC, #152]
0x11D6	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x11D8	0x4826    LDR	R0, [PC, #152]
0x11DA	0xEA020100  AND	R1, R2, R0, LSL #0
0x11DE	0x4826    LDR	R0, [PC, #152]
0x11E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x11E2	0xF0020001  AND	R0, R2, #1
0x11E6	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x11E8	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11EA	0x4823    LDR	R0, [PC, #140]
0x11EC	0x6800    LDR	R0, [R0, #0]
0x11EE	0xF0000002  AND	R0, R0, #2
0x11F2	0x2800    CMP	R0, #0
0x11F4	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x11F6	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x11F8	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x11FA	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11FC	0xF4023080  AND	R0, R2, #65536
0x1200	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1202	0x481D    LDR	R0, [PC, #116]
0x1204	0x6800    LDR	R0, [R0, #0]
0x1206	0xF4003000  AND	R0, R0, #131072
0x120A	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x120C	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x120E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1210	0x460A    MOV	R2, R1
0x1212	0x9901    LDR	R1, [SP, #4]
0x1214	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x1216	0x9101    STR	R1, [SP, #4]
0x1218	0x4611    MOV	R1, R2
0x121A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x121C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1220	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x1222	0x4815    LDR	R0, [PC, #84]
0x1224	0x6800    LDR	R0, [R0, #0]
0x1226	0xF0407180  ORR	R1, R0, #16777216
0x122A	0x4813    LDR	R0, [PC, #76]
0x122C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x122E	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x1230	0x4811    LDR	R0, [PC, #68]
0x1232	0x6800    LDR	R0, [R0, #0]
0x1234	0xF0007000  AND	R0, R0, #33554432
0x1238	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x123A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x123C	0x460A    MOV	R2, R1
0x123E	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x1240	0x480B    LDR	R0, [PC, #44]
0x1242	0x6800    LDR	R0, [R0, #0]
0x1244	0xF000010C  AND	R1, R0, #12
0x1248	0x0090    LSLS	R0, R2, #2
0x124A	0xF000000C  AND	R0, R0, #12
0x124E	0x4281    CMP	R1, R0
0x1250	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1252	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x1254	0xF8DDE000  LDR	LR, [SP, #0]
0x1258	0xB002    ADD	SP, SP, #8
0x125A	0x4770    BX	LR
0x125C	0x00800101  	#16842880
0x1260	0x36020021  	#2176514
0x1264	0x38800001  	#80000
0x1268	0x14940000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x126C	0x20004002  	FLASH_ACR+0
0x1270	0x10044002  	RCC_CFGR+0
0x1274	0xFFFF000F  	#1048575
0x1278	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x0C60	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x0C62	0x480F    LDR	R0, [PC, #60]
0x0C64	0x6800    LDR	R0, [R0, #0]
0x0C66	0xF0400101  ORR	R1, R0, #1
0x0C6A	0x480D    LDR	R0, [PC, #52]
0x0C6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x0C6E	0x490D    LDR	R1, [PC, #52]
0x0C70	0x480D    LDR	R0, [PC, #52]
0x0C72	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x0C74	0x480A    LDR	R0, [PC, #40]
0x0C76	0x6801    LDR	R1, [R0, #0]
0x0C78	0x480C    LDR	R0, [PC, #48]
0x0C7A	0x4001    ANDS	R1, R0
0x0C7C	0x4808    LDR	R0, [PC, #32]
0x0C7E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x0C80	0x4807    LDR	R0, [PC, #28]
0x0C82	0x6801    LDR	R1, [R0, #0]
0x0C84	0xF46F2080  MVN	R0, #262144
0x0C88	0x4001    ANDS	R1, R0
0x0C8A	0x4805    LDR	R0, [PC, #20]
0x0C8C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x0C8E	0x4806    LDR	R0, [PC, #24]
0x0C90	0x6801    LDR	R1, [R0, #0]
0x0C92	0xF46F00FE  MVN	R0, #8323072
0x0C96	0x4001    ANDS	R1, R0
0x0C98	0x4803    LDR	R0, [PC, #12]
0x0C9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x0C9C	0xB001    ADD	SP, SP, #4
0x0C9E	0x4770    BX	LR
0x0CA0	0x10004002  	RCC_CR+0
0x0CA4	0x0000F8FF  	#-117506048
0x0CA8	0x10044002  	RCC_CFGR+0
0x0CAC	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x1164	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x1166	0x4902    LDR	R1, [PC, #8]
0x1168	0x4802    LDR	R0, [PC, #8]
0x116A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x116C	0xB001    ADD	SP, SP, #4
0x116E	0x4770    BX	LR
0x1170	0x38800001  	#80000
0x1174	0x00202000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x132C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x132E	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x1330	0xB001    ADD	SP, SP, #4
0x1332	0x4770    BX	LR
; end of ___GenExcept
0x14A4	0xB500    PUSH	(R14)
0x14A6	0xF8DFB014  LDR	R11, [PC, #20]
0x14AA	0xF8DFA014  LDR	R10, [PC, #20]
0x14AE	0xF8DFC014  LDR	R12, [PC, #20]
0x14B2	0xF7FFFC4F  BL	3412
0x14B6	0xBD00    POP	(R15)
0x14B8	0x4770    BX	LR
0x14BA	0xBF00    NOP
0x14BC	0x00002000  	#536870912
0x14C0	0x001C2000  	#536870940
0x14C4	0x14780000  	#5240
0x1524	0xB500    PUSH	(R14)
0x1526	0xF8DFB010  LDR	R11, [PC, #16]
0x152A	0xF8DFA010  LDR	R10, [PC, #16]
0x152E	0xF7FFFC93  BL	3672
0x1532	0xBD00    POP	(R15)
0x1534	0x4770    BX	LR
0x1536	0xBF00    NOP
0x1538	0x00002000  	#536870912
0x153C	0x00342000  	#536870964
_external_interrupt_PA1:
;libJ3_RC_Reciver.c, 191 :: 		void external_interrupt_PA1() iv IVT_INT_EXTI1 ics ICS_AUTO
0x127C	0xF84D4D04  PUSH	(R4)
0x1280	0xB081    SUB	SP, SP, #4
0x1282	0xF8CDE000  STR	LR, [SP, #0]
;libJ3_RC_Reciver.c, 193 :: 		if((EXTI_PR & 0x00000002) != 0) {   // PA1 (pending register PA1 set)
0x1286	0x4823    LDR	R0, [PC, #140]
0x1288	0x6800    LDR	R0, [R0, #0]
0x128A	0xF0000002  AND	R0, R0, #2
0x128E	0x2800    CMP	R0, #0
0x1290	0xD039    BEQ	L_external_interrupt_PA124
;libJ3_RC_Reciver.c, 194 :: 		if(ch2_flag == 1){
0x1292	0x4821    LDR	R0, [PC, #132]
0x1294	0x7800    LDRB	R0, [R0, #0]
0x1296	0x2801    CMP	R0, #1
0x1298	0xD117    BNE	L_external_interrupt_PA125
;libJ3_RC_Reciver.c, 195 :: 		ch2_flag = 0;
0x129A	0x2100    MOVS	R1, #0
0x129C	0x481E    LDR	R0, [PC, #120]
0x129E	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 196 :: 		EXTI_RTSR = EXTI_RTSR & 0xFFFFFFFD;       // rising edge: 4800 = 0100 1000 0000 0000 (line 14 + 11)
0x12A0	0x481E    LDR	R0, [PC, #120]
0x12A2	0x6801    LDR	R1, [R0, #0]
0x12A4	0xF06F0002  MVN	R0, #2
0x12A8	0x4001    ANDS	R1, R0
0x12AA	0x481C    LDR	R0, [PC, #112]
0x12AC	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 197 :: 		EXTI_FTSR = EXTI_FTSR | 0x00000002;
0x12AE	0x481C    LDR	R0, [PC, #112]
0x12B0	0x6800    LDR	R0, [R0, #0]
0x12B2	0xF0400102  ORR	R1, R0, #2
0x12B6	0x481A    LDR	R0, [PC, #104]
0x12B8	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 198 :: 		ch2_val = 0;
0x12BA	0x2100    MOVS	R1, #0
0x12BC	0x4819    LDR	R0, [PC, #100]
0x12BE	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 199 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x12C0	0xF240002C  MOVW	R0, #44
0x12C4	0xF7FFFBDE  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 200 :: 		}
0x12C8	0xE017    B	L_external_interrupt_PA126
L_external_interrupt_PA125:
;libJ3_RC_Reciver.c, 202 :: 		ch2_flag = 1;
0x12CA	0x2101    MOVS	R1, #1
0x12CC	0x4812    LDR	R0, [PC, #72]
0x12CE	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 203 :: 		EXTI_RTSR = EXTI_RTSR | 0x00000002;       // rising edge: 4800 = 0100 1000 0000 0000 (line 14 + 11)
0x12D0	0x4812    LDR	R0, [PC, #72]
0x12D2	0x6800    LDR	R0, [R0, #0]
0x12D4	0xF0400102  ORR	R1, R0, #2
0x12D8	0x4810    LDR	R0, [PC, #64]
0x12DA	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 204 :: 		EXTI_FTSR = EXTI_FTSR & 0xFFFFFFFD;
0x12DC	0x4810    LDR	R0, [PC, #64]
0x12DE	0x6801    LDR	R1, [R0, #0]
0x12E0	0xF06F0002  MVN	R0, #2
0x12E4	0x4001    ANDS	R1, R0
0x12E6	0x480E    LDR	R0, [PC, #56]
0x12E8	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 205 :: 		NVIC_IntDisable(IVT_INT_TIM2);
0x12EA	0xF240002C  MOVW	R0, #44
0x12EE	0xF7FFFC3B  BL	_NVIC_IntDisable+0
;libJ3_RC_Reciver.c, 206 :: 		ch2_val_final = ch2_val;
0x12F2	0x480C    LDR	R0, [PC, #48]
0x12F4	0x8801    LDRH	R1, [R0, #0]
0x12F6	0x480C    LDR	R0, [PC, #48]
0x12F8	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 207 :: 		}
L_external_interrupt_PA126:
;libJ3_RC_Reciver.c, 208 :: 		EXTI_PR  |= 0x00000002;          // reset pending register PR11
0x12FA	0x4806    LDR	R0, [PC, #24]
0x12FC	0x6800    LDR	R0, [R0, #0]
0x12FE	0xF0400102  ORR	R1, R0, #2
0x1302	0x4804    LDR	R0, [PC, #16]
0x1304	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 209 :: 		}
L_external_interrupt_PA124:
;libJ3_RC_Reciver.c, 210 :: 		}
L_end_external_interrupt_PA1:
0x1306	0xF8DDE000  LDR	LR, [SP, #0]
0x130A	0xB001    ADD	SP, SP, #4
0x130C	0xF85D4B04  POP	(R4)
0x1310	0x4770    BX	LR
0x1312	0xBF00    NOP
0x1314	0x04144001  	EXTI_PR+0
0x1318	0x00012000  	_ch2_flag+0
0x131C	0x04084001  	EXTI_RTSR+0
0x1320	0x040C4001  	EXTI_FTSR+0
0x1324	0x000C2000  	_ch2_val+0
0x1328	0x000E2000  	_ch2_val_final+0
; end of _external_interrupt_PA1
_NVIC_IntDisable:
;__Lib_System_101_102_103.c, 261 :: 		
; ivt start address is: 0 (R0)
0x0B68	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 273 :: 		
0x0B6A	0x2804    CMP	R0, #4
0x0B6C	0xD107    BNE	L_NVIC_IntDisable21
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 278 :: 		
0x0B6E	0x491B    LDR	R1, [PC, #108]
0x0B70	0x680A    LDR	R2, [R1, #0]
0x0B72	0xF46F3180  MVN	R1, #65536
0x0B76	0x400A    ANDS	R2, R1
0x0B78	0x4918    LDR	R1, [PC, #96]
0x0B7A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 279 :: 		
0x0B7C	0xE02B    B	L_NVIC_IntDisable22
L_NVIC_IntDisable21:
;__Lib_System_101_102_103.c, 280 :: 		
; ivt start address is: 0 (R0)
0x0B7E	0x2805    CMP	R0, #5
0x0B80	0xD107    BNE	L_NVIC_IntDisable23
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 285 :: 		
0x0B82	0x4916    LDR	R1, [PC, #88]
0x0B84	0x680A    LDR	R2, [R1, #0]
0x0B86	0xF46F3100  MVN	R1, #131072
0x0B8A	0x400A    ANDS	R2, R1
0x0B8C	0x4913    LDR	R1, [PC, #76]
0x0B8E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 286 :: 		
0x0B90	0xE021    B	L_NVIC_IntDisable24
L_NVIC_IntDisable23:
;__Lib_System_101_102_103.c, 287 :: 		
; ivt start address is: 0 (R0)
0x0B92	0x2806    CMP	R0, #6
0x0B94	0xD107    BNE	L_NVIC_IntDisable25
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 292 :: 		
0x0B96	0x4911    LDR	R1, [PC, #68]
0x0B98	0x680A    LDR	R2, [R1, #0]
0x0B9A	0xF46F2180  MVN	R1, #262144
0x0B9E	0x400A    ANDS	R2, R1
0x0BA0	0x490E    LDR	R1, [PC, #56]
0x0BA2	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 293 :: 		
0x0BA4	0xE017    B	L_NVIC_IntDisable26
L_NVIC_IntDisable25:
;__Lib_System_101_102_103.c, 294 :: 		
; ivt start address is: 0 (R0)
0x0BA6	0x280F    CMP	R0, #15
0x0BA8	0xD107    BNE	L_NVIC_IntDisable27
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 299 :: 		
0x0BAA	0x490D    LDR	R1, [PC, #52]
0x0BAC	0x680A    LDR	R2, [R1, #0]
0x0BAE	0xF06F0102  MVN	R1, #2
0x0BB2	0x400A    ANDS	R2, R1
0x0BB4	0x490A    LDR	R1, [PC, #40]
0x0BB6	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 300 :: 		
0x0BB8	0xE00D    B	L_NVIC_IntDisable28
L_NVIC_IntDisable27:
;__Lib_System_101_102_103.c, 301 :: 		
; ivt start address is: 0 (R0)
0x0BBA	0x2810    CMP	R0, #16
0x0BBC	0xD30B    BCC	L_NVIC_IntDisable29
;__Lib_System_101_102_103.c, 306 :: 		
0x0BBE	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0BC2	0x0961    LSRS	R1, R4, #5
0x0BC4	0x008A    LSLS	R2, R1, #2
0x0BC6	0x4907    LDR	R1, [PC, #28]
0x0BC8	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 307 :: 		
0x0BCA	0xF004021F  AND	R2, R4, #31
0x0BCE	0xF04F0101  MOV	R1, #1
0x0BD2	0x4091    LSLS	R1, R2
0x0BD4	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 308 :: 		
L_NVIC_IntDisable29:
L_NVIC_IntDisable28:
L_NVIC_IntDisable26:
L_NVIC_IntDisable24:
L_NVIC_IntDisable22:
;__Lib_System_101_102_103.c, 309 :: 		
L_end_NVIC_IntDisable:
0x0BD6	0xB001    ADD	SP, SP, #4
0x0BD8	0x4770    BX	LR
0x0BDA	0xBF00    NOP
0x0BDC	0xED24E000  	SCB_SHCRS+0
0x0BE0	0xE010E000  	STK_CTRL+0
0x0BE4	0xE180E000  	NVIC_ICER0+0
; end of _NVIC_IntDisable
_external_interrupt_PA2:
;libJ3_RC_Reciver.c, 212 :: 		void external_interrupt_PA2() iv IVT_INT_EXTI2 ics ICS_AUTO
0x0E94	0xF84D4D04  PUSH	(R4)
0x0E98	0xB081    SUB	SP, SP, #4
0x0E9A	0xF8CDE000  STR	LR, [SP, #0]
;libJ3_RC_Reciver.c, 214 :: 		if((EXTI_PR & 0x00000004) != 0) {
0x0E9E	0x4823    LDR	R0, [PC, #140]
0x0EA0	0x6800    LDR	R0, [R0, #0]
0x0EA2	0xF0000004  AND	R0, R0, #4
0x0EA6	0x2800    CMP	R0, #0
0x0EA8	0xD039    BEQ	L_external_interrupt_PA227
;libJ3_RC_Reciver.c, 215 :: 		if(ch3_flag == 1){
0x0EAA	0x4821    LDR	R0, [PC, #132]
0x0EAC	0x7800    LDRB	R0, [R0, #0]
0x0EAE	0x2801    CMP	R0, #1
0x0EB0	0xD117    BNE	L_external_interrupt_PA228
;libJ3_RC_Reciver.c, 216 :: 		ch3_flag = 0;
0x0EB2	0x2100    MOVS	R1, #0
0x0EB4	0x481E    LDR	R0, [PC, #120]
0x0EB6	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 217 :: 		EXTI_RTSR = EXTI_RTSR & 0xFFFFFFFB;
0x0EB8	0x481E    LDR	R0, [PC, #120]
0x0EBA	0x6801    LDR	R1, [R0, #0]
0x0EBC	0xF06F0004  MVN	R0, #4
0x0EC0	0x4001    ANDS	R1, R0
0x0EC2	0x481C    LDR	R0, [PC, #112]
0x0EC4	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 218 :: 		EXTI_FTSR = EXTI_FTSR | 0x00000004;
0x0EC6	0x481C    LDR	R0, [PC, #112]
0x0EC8	0x6800    LDR	R0, [R0, #0]
0x0ECA	0xF0400104  ORR	R1, R0, #4
0x0ECE	0x481A    LDR	R0, [PC, #104]
0x0ED0	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 219 :: 		ch3_val = 0;
0x0ED2	0x2100    MOVS	R1, #0
0x0ED4	0x4819    LDR	R0, [PC, #100]
0x0ED6	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 220 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x0ED8	0xF240002C  MOVW	R0, #44
0x0EDC	0xF7FFFDD2  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 221 :: 		}
0x0EE0	0xE017    B	L_external_interrupt_PA229
L_external_interrupt_PA228:
;libJ3_RC_Reciver.c, 223 :: 		ch3_flag = 1;
0x0EE2	0x2101    MOVS	R1, #1
0x0EE4	0x4812    LDR	R0, [PC, #72]
0x0EE6	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 224 :: 		EXTI_RTSR = EXTI_RTSR | 0x00000004;
0x0EE8	0x4812    LDR	R0, [PC, #72]
0x0EEA	0x6800    LDR	R0, [R0, #0]
0x0EEC	0xF0400104  ORR	R1, R0, #4
0x0EF0	0x4810    LDR	R0, [PC, #64]
0x0EF2	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 225 :: 		EXTI_FTSR = EXTI_FTSR & 0xFFFFFFFB;   // 1011b = 0xB
0x0EF4	0x4810    LDR	R0, [PC, #64]
0x0EF6	0x6801    LDR	R1, [R0, #0]
0x0EF8	0xF06F0004  MVN	R0, #4
0x0EFC	0x4001    ANDS	R1, R0
0x0EFE	0x480E    LDR	R0, [PC, #56]
0x0F00	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 226 :: 		NVIC_IntDisable(IVT_INT_TIM2);
0x0F02	0xF240002C  MOVW	R0, #44
0x0F06	0xF7FFFE2F  BL	_NVIC_IntDisable+0
;libJ3_RC_Reciver.c, 227 :: 		ch3_val_final = ch3_val;
0x0F0A	0x480C    LDR	R0, [PC, #48]
0x0F0C	0x8801    LDRH	R1, [R0, #0]
0x0F0E	0x480C    LDR	R0, [PC, #48]
0x0F10	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 228 :: 		}
L_external_interrupt_PA229:
;libJ3_RC_Reciver.c, 229 :: 		EXTI_PR  |= 0x00000004;          // 0100b = 0x4
0x0F12	0x4806    LDR	R0, [PC, #24]
0x0F14	0x6800    LDR	R0, [R0, #0]
0x0F16	0xF0400104  ORR	R1, R0, #4
0x0F1A	0x4804    LDR	R0, [PC, #16]
0x0F1C	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 230 :: 		}
L_external_interrupt_PA227:
;libJ3_RC_Reciver.c, 231 :: 		}
L_end_external_interrupt_PA2:
0x0F1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F22	0xB001    ADD	SP, SP, #4
0x0F24	0xF85D4B04  POP	(R4)
0x0F28	0x4770    BX	LR
0x0F2A	0xBF00    NOP
0x0F2C	0x04144001  	EXTI_PR+0
0x0F30	0x00022000  	_ch3_flag+0
0x0F34	0x04084001  	EXTI_RTSR+0
0x0F38	0x040C4001  	EXTI_FTSR+0
0x0F3C	0x00102000  	_ch3_val+0
0x0F40	0x00122000  	_ch3_val_final+0
; end of _external_interrupt_PA2
_Timer2_interrupt:
;libJ3_RC_Reciver.c, 147 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;libJ3_RC_Reciver.c, 148 :: 		TIM2_SR.UIF = 0;
0x0F44	0x2100    MOVS	R1, #0
0x0F46	0xB249    SXTB	R1, R1
0x0F48	0x4816    LDR	R0, [PC, #88]
0x0F4A	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 150 :: 		if (ch1_flag == 0)
0x0F4C	0x4816    LDR	R0, [PC, #88]
0x0F4E	0x7800    LDRB	R0, [R0, #0]
0x0F50	0xB918    CBNZ	R0, L_Timer2_interrupt14
;libJ3_RC_Reciver.c, 151 :: 		ch1_val++;
0x0F52	0x4916    LDR	R1, [PC, #88]
0x0F54	0x8808    LDRH	R0, [R1, #0]
0x0F56	0x1C40    ADDS	R0, R0, #1
0x0F58	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt14:
;libJ3_RC_Reciver.c, 153 :: 		if (ch2_flag == 0)
0x0F5A	0x4815    LDR	R0, [PC, #84]
0x0F5C	0x7800    LDRB	R0, [R0, #0]
0x0F5E	0xB918    CBNZ	R0, L_Timer2_interrupt15
;libJ3_RC_Reciver.c, 154 :: 		ch2_val++;
0x0F60	0x4914    LDR	R1, [PC, #80]
0x0F62	0x8808    LDRH	R0, [R1, #0]
0x0F64	0x1C40    ADDS	R0, R0, #1
0x0F66	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt15:
;libJ3_RC_Reciver.c, 156 :: 		if (ch3_flag == 0)
0x0F68	0x4813    LDR	R0, [PC, #76]
0x0F6A	0x7800    LDRB	R0, [R0, #0]
0x0F6C	0xB918    CBNZ	R0, L_Timer2_interrupt16
;libJ3_RC_Reciver.c, 157 :: 		ch3_val++;
0x0F6E	0x4913    LDR	R1, [PC, #76]
0x0F70	0x8808    LDRH	R0, [R1, #0]
0x0F72	0x1C40    ADDS	R0, R0, #1
0x0F74	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt16:
;libJ3_RC_Reciver.c, 159 :: 		if (ch4_flag == 0)
0x0F76	0x4812    LDR	R0, [PC, #72]
0x0F78	0x7800    LDRB	R0, [R0, #0]
0x0F7A	0xB918    CBNZ	R0, L_Timer2_interrupt17
;libJ3_RC_Reciver.c, 160 :: 		ch4_val++;
0x0F7C	0x4911    LDR	R1, [PC, #68]
0x0F7E	0x8808    LDRH	R0, [R1, #0]
0x0F80	0x1C40    ADDS	R0, R0, #1
0x0F82	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt17:
;libJ3_RC_Reciver.c, 162 :: 		if (ch5_flag == 0)
0x0F84	0x4810    LDR	R0, [PC, #64]
0x0F86	0x7800    LDRB	R0, [R0, #0]
0x0F88	0xB918    CBNZ	R0, L_Timer2_interrupt18
;libJ3_RC_Reciver.c, 163 :: 		ch5_val++;
0x0F8A	0x4910    LDR	R1, [PC, #64]
0x0F8C	0x8808    LDRH	R0, [R1, #0]
0x0F8E	0x1C40    ADDS	R0, R0, #1
0x0F90	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt18:
;libJ3_RC_Reciver.c, 165 :: 		if (ch6_flag == 0)
0x0F92	0x480F    LDR	R0, [PC, #60]
0x0F94	0x7800    LDRB	R0, [R0, #0]
0x0F96	0xB918    CBNZ	R0, L_Timer2_interrupt19
;libJ3_RC_Reciver.c, 166 :: 		ch6_val++;
0x0F98	0x490E    LDR	R1, [PC, #56]
0x0F9A	0x8808    LDRH	R0, [R1, #0]
0x0F9C	0x1C40    ADDS	R0, R0, #1
0x0F9E	0x8008    STRH	R0, [R1, #0]
L_Timer2_interrupt19:
;libJ3_RC_Reciver.c, 167 :: 		}
L_end_Timer2_interrupt:
0x0FA0	0x4770    BX	LR
0x0FA2	0xBF00    NOP
0x0FA4	0x02004200  	TIM2_SR+0
0x0FA8	0x00002000  	_ch1_flag+0
0x0FAC	0x00142000  	_ch1_val+0
0x0FB0	0x00012000  	_ch2_flag+0
0x0FB4	0x000C2000  	_ch2_val+0
0x0FB8	0x00022000  	_ch3_flag+0
0x0FBC	0x00102000  	_ch3_val+0
0x0FC0	0x00032000  	_ch4_flag+0
0x0FC4	0x00162000  	_ch4_val+0
0x0FC8	0x00042000  	_ch5_flag+0
0x0FCC	0x00182000  	_ch5_val+0
0x0FD0	0x00052000  	_ch6_flag+0
0x0FD4	0x001A2000  	_ch6_val+0
; end of _Timer2_interrupt
_external_interrupt_PA0:
;libJ3_RC_Reciver.c, 169 :: 		void external_interrupt_PA0() iv IVT_INT_EXTI0 ics ICS_AUTO
0x0FD8	0xF84D4D04  PUSH	(R4)
0x0FDC	0xB081    SUB	SP, SP, #4
0x0FDE	0xF8CDE000  STR	LR, [SP, #0]
;libJ3_RC_Reciver.c, 171 :: 		if((EXTI_PR & 0x00000001) != 0) {   // Interrupcao em PA0
0x0FE2	0x4824    LDR	R0, [PC, #144]
0x0FE4	0x6800    LDR	R0, [R0, #0]
0x0FE6	0xF0000001  AND	R0, R0, #1
0x0FEA	0x2800    CMP	R0, #0
0x0FEC	0xD03C    BEQ	L_external_interrupt_PA020
;libJ3_RC_Reciver.c, 172 :: 		if(ch1_flag == 1){                       // se o sinal foi de subida
0x0FEE	0x4822    LDR	R0, [PC, #136]
0x0FF0	0x7800    LDRB	R0, [R0, #0]
0x0FF2	0x2801    CMP	R0, #1
0x0FF4	0xD117    BNE	L_external_interrupt_PA021
;libJ3_RC_Reciver.c, 173 :: 		ch1_flag = 0;                          // flag = 0  vai detectar borda de descida
0x0FF6	0x2100    MOVS	R1, #0
0x0FF8	0x481F    LDR	R0, [PC, #124]
0x0FFA	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 174 :: 		EXTI_RTSR = EXTI_RTSR & 0xFFFFFFFE;    // No detectar borda de subida set 0 zero
0x0FFC	0x481F    LDR	R0, [PC, #124]
0x0FFE	0x6801    LDR	R1, [R0, #0]
0x1000	0xF06F0001  MVN	R0, #1
0x1004	0x4001    ANDS	R1, R0
0x1006	0x481D    LDR	R0, [PC, #116]
0x1008	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 175 :: 		EXTI_FTSR = EXTI_FTSR | 0x00000001;    // 1 Liga detectar a bora de subida
0x100A	0x481D    LDR	R0, [PC, #116]
0x100C	0x6800    LDR	R0, [R0, #0]
0x100E	0xF0400101  ORR	R1, R0, #1
0x1012	0x481B    LDR	R0, [PC, #108]
0x1014	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 176 :: 		ch1_val = 0;                           // Zera contador
0x1016	0x2100    MOVS	R1, #0
0x1018	0x481A    LDR	R0, [PC, #104]
0x101A	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 177 :: 		NVIC_IntEnable(IVT_INT_TIM2);          // Habilita o timer da contagem
0x101C	0xF240002C  MOVW	R0, #44
0x1020	0xF7FFFD30  BL	_NVIC_IntEnable+0
;libJ3_RC_Reciver.c, 178 :: 		}
0x1024	0xE01A    B	L_external_interrupt_PA022
L_external_interrupt_PA021:
;libJ3_RC_Reciver.c, 180 :: 		ch1_flag = 1;
0x1026	0x2101    MOVS	R1, #1
0x1028	0x4813    LDR	R0, [PC, #76]
0x102A	0x7001    STRB	R1, [R0, #0]
;libJ3_RC_Reciver.c, 181 :: 		EXTI_RTSR = EXTI_RTSR | 0x00000001;   // Detectar borda de subida
0x102C	0x4813    LDR	R0, [PC, #76]
0x102E	0x6800    LDR	R0, [R0, #0]
0x1030	0xF0400101  ORR	R1, R0, #1
0x1034	0x4811    LDR	R0, [PC, #68]
0x1036	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 182 :: 		EXTI_FTSR = EXTI_FTSR & 0xFFFFFFFE;   // No detectar borada de decida
0x1038	0x4811    LDR	R0, [PC, #68]
0x103A	0x6801    LDR	R1, [R0, #0]
0x103C	0xF06F0001  MVN	R0, #1
0x1040	0x4001    ANDS	R1, R0
0x1042	0x480F    LDR	R0, [PC, #60]
0x1044	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 183 :: 		if(!TimerEmUso())                     // Se nao tiver em uso
0x1046	0xF7FFFDCF  BL	_TimerEmUso+0
0x104A	0xB918    CBNZ	R0, L_external_interrupt_PA023
;libJ3_RC_Reciver.c, 184 :: 		NVIC_IntDisable(IVT_INT_TIM2);      // Desabilita o timer da contagem
0x104C	0xF240002C  MOVW	R0, #44
0x1050	0xF7FFFD8A  BL	_NVIC_IntDisable+0
L_external_interrupt_PA023:
;libJ3_RC_Reciver.c, 185 :: 		ch1_val_final = ch1_val;              // Salva o contador na variavel principal
0x1054	0x480B    LDR	R0, [PC, #44]
0x1056	0x8801    LDRH	R1, [R0, #0]
0x1058	0x480B    LDR	R0, [PC, #44]
0x105A	0x8001    STRH	R1, [R0, #0]
;libJ3_RC_Reciver.c, 186 :: 		}
L_external_interrupt_PA022:
;libJ3_RC_Reciver.c, 187 :: 		EXTI_PR  |= 0x00000001;          // set pending register
0x105C	0x4805    LDR	R0, [PC, #20]
0x105E	0x6800    LDR	R0, [R0, #0]
0x1060	0xF0400101  ORR	R1, R0, #1
0x1064	0x4803    LDR	R0, [PC, #12]
0x1066	0x6001    STR	R1, [R0, #0]
;libJ3_RC_Reciver.c, 188 :: 		}
L_external_interrupt_PA020:
;libJ3_RC_Reciver.c, 189 :: 		}
L_end_external_interrupt_PA0:
0x1068	0xF8DDE000  LDR	LR, [SP, #0]
0x106C	0xB001    ADD	SP, SP, #4
0x106E	0xF85D4B04  POP	(R4)
0x1072	0x4770    BX	LR
0x1074	0x04144001  	EXTI_PR+0
0x1078	0x00002000  	_ch1_flag+0
0x107C	0x04084001  	EXTI_RTSR+0
0x1080	0x040C4001  	EXTI_FTSR+0
0x1084	0x00142000  	_ch1_val+0
0x1088	0x00062000  	_ch1_val_final+0
; end of _external_interrupt_PA0
_TimerEmUso:
;libJ3_RC_Reciver.c, 41 :: 		char TimerEmUso(void){
;libJ3_RC_Reciver.c, 42 :: 		return (ch1_flag == 0) || (ch2_flag == 0)
0x0BE8	0x480A    LDR	R0, [PC, #40]
0x0BEA	0x7800    LDRB	R0, [R0, #0]
0x0BEC	0xB180    CBZ	R0, L_TimerEmUso1
0x0BEE	0x480A    LDR	R0, [PC, #40]
0x0BF0	0x7800    LDRB	R0, [R0, #0]
0x0BF2	0xB168    CBZ	R0, L_TimerEmUso1
;libJ3_RC_Reciver.c, 43 :: 		|| (ch3_flag == 0) || (ch4_flag == 0)
0x0BF4	0x4809    LDR	R0, [PC, #36]
0x0BF6	0x7800    LDRB	R0, [R0, #0]
0x0BF8	0xB150    CBZ	R0, L_TimerEmUso1
0x0BFA	0x4809    LDR	R0, [PC, #36]
0x0BFC	0x7800    LDRB	R0, [R0, #0]
0x0BFE	0xB138    CBZ	R0, L_TimerEmUso1
;libJ3_RC_Reciver.c, 44 :: 		|| (ch5_flag == 0) || (ch6_flag == 0);
0x0C00	0x4808    LDR	R0, [PC, #32]
0x0C02	0x7800    LDRB	R0, [R0, #0]
0x0C04	0xB120    CBZ	R0, L_TimerEmUso1
0x0C06	0x4808    LDR	R0, [PC, #32]
0x0C08	0x7800    LDRB	R0, [R0, #0]
0x0C0A	0xB108    CBZ	R0, L_TimerEmUso1
0x0C0C	0x2000    MOVS	R0, #0
0x0C0E	0xE000    B	L_TimerEmUso0
L_TimerEmUso1:
0x0C10	0x2001    MOVS	R0, #1
L_TimerEmUso0:
;libJ3_RC_Reciver.c, 45 :: 		}
L_end_TimerEmUso:
0x0C12	0x4770    BX	LR
0x0C14	0x00002000  	_ch1_flag+0
0x0C18	0x00012000  	_ch2_flag+0
0x0C1C	0x00022000  	_ch3_flag+0
0x0C20	0x00032000  	_ch4_flag+0
0x0C24	0x00042000  	_ch5_flag+0
0x0C28	0x00052000  	_ch6_flag+0
; end of _TimerEmUso
;__Lib_System_101_102_103.c,383 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x108C	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1334	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1338	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x133C	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1340	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1344	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1348	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x134C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1350	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1354	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1358	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x135C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1360	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1364	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1368	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x136C	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1370	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1374	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1378	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x137C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1380	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1384	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1388	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x138C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1390	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1394	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1398	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x139C	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,419 :: __GPIO_MODULE_TIM3_CH4_PB1 [108]
0x13A0	0x00000011 ;__GPIO_MODULE_TIM3_CH4_PB1+0
0x13A4	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH4_PB1+4
0x13A8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+8
0x13AC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+12
0x13B0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+16
0x13B4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+20
0x13B8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+24
0x13BC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+28
0x13C0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+32
0x13C4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+36
0x13C8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+40
0x13CC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+44
0x13D0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+48
0x13D4	0x00000818 ;__GPIO_MODULE_TIM3_CH4_PB1+52
0x13D8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+56
0x13DC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+60
0x13E0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+64
0x13E4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+68
0x13E8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+72
0x13EC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+76
0x13F0	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+80
0x13F4	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+84
0x13F8	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+88
0x13FC	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+92
0x1400	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+96
0x1404	0x00000000 ;__GPIO_MODULE_TIM3_CH4_PB1+100
0x1408	0x001A0C00 ;__GPIO_MODULE_TIM3_CH4_PB1+104
; end of __GPIO_MODULE_TIM3_CH4_PB1
;__Lib_GPIO_32F10x_Defs.c,449 :: __GPIO_MODULE_TIM3_CH2_PB5 [108]
0x140C	0x00000015 ;__GPIO_MODULE_TIM3_CH2_PB5+0
0x1410	0xFFFFFFFF ;__GPIO_MODULE_TIM3_CH2_PB5+4
0x1414	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+8
0x1418	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+12
0x141C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+16
0x1420	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+20
0x1424	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+24
0x1428	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+28
0x142C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+32
0x1430	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+36
0x1434	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+40
0x1438	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+44
0x143C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+48
0x1440	0x00000818 ;__GPIO_MODULE_TIM3_CH2_PB5+52
0x1444	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+56
0x1448	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+60
0x144C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+64
0x1450	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+68
0x1454	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+72
0x1458	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+76
0x145C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+80
0x1460	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+84
0x1464	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+88
0x1468	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+92
0x146C	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+96
0x1470	0x00000000 ;__GPIO_MODULE_TIM3_CH2_PB5+100
0x1474	0x081A0800 ;__GPIO_MODULE_TIM3_CH2_PB5+104
; end of __GPIO_MODULE_TIM3_CH2_PB5
;,0 :: _initBlock_4 [2]
; Containing: ?ICS_ch1_flag [1]
;             ?ICS_ch2_flag [1]
0x1478	0x0000 ;_initBlock_4+0 : ?ICS_ch1_flag at 0x1478 : ?ICS_ch2_flag at 0x1479
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS_ch3_flag [1]
;             ?ICS_ch4_flag [1]
0x147A	0x0000 ;_initBlock_5+0 : ?ICS_ch3_flag at 0x147A : ?ICS_ch4_flag at 0x147B
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS_ch5_flag [1]
;             ?ICS_ch6_flag [1]
0x147C	0x0000 ;_initBlock_6+0 : ?ICS_ch5_flag at 0x147C : ?ICS_ch6_flag at 0x147D
; end of _initBlock_6
;libJ3_RC_Reciver.c,0 :: ?ICS_ch1_val_final [2]
0x147E	0x0000 ;?ICS_ch1_val_final+0
; end of ?ICS_ch1_val_final
;libJ3_RC_Reciver.c,0 :: ?ICS_ch1_val_min [2]
0x1480	0x0064 ;?ICS_ch1_val_min+0
; end of ?ICS_ch1_val_min
;libJ3_RC_Reciver.c,0 :: ?ICS_ch1_val_max [2]
0x1482	0x00C8 ;?ICS_ch1_val_max+0
; end of ?ICS_ch1_val_max
;libJ3_RC_Reciver.c,0 :: ?ICS_ch2_val [2]
0x1484	0x0000 ;?ICS_ch2_val+0
; end of ?ICS_ch2_val
;libJ3_RC_Reciver.c,0 :: ?ICS_ch2_val_final [2]
0x1486	0x0000 ;?ICS_ch2_val_final+0
; end of ?ICS_ch2_val_final
;libJ3_RC_Reciver.c,0 :: ?ICS_ch3_val [2]
0x1488	0x0000 ;?ICS_ch3_val+0
; end of ?ICS_ch3_val
;libJ3_RC_Reciver.c,0 :: ?ICS_ch3_val_final [2]
0x148A	0x0000 ;?ICS_ch3_val_final+0
; end of ?ICS_ch3_val_final
;libJ3_RC_Reciver.c,0 :: ?ICS_ch1_val [2]
0x148C	0x0000 ;?ICS_ch1_val+0
; end of ?ICS_ch1_val
;libJ3_RC_Reciver.c,0 :: ?ICS_ch4_val [2]
0x148E	0x0000 ;?ICS_ch4_val+0
; end of ?ICS_ch4_val
;libJ3_RC_Reciver.c,0 :: ?ICS_ch5_val [2]
0x1490	0x0000 ;?ICS_ch5_val+0
; end of ?ICS_ch5_val
;libJ3_RC_Reciver.c,0 :: ?ICS_ch6_val [2]
0x1492	0x0000 ;?ICS_ch6_val+0
; end of ?ICS_ch6_val
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x1494	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x1498	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x149C	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x14A0	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01C4     [272]    _GPIO_Alternate_Function_Enable
0x02D4      [12]    _Get_Fosc_kHz
0x02E0     [168]    _RCC_GetClocksFrequency
0x0388      [70]    __Lib_PWM_1234_PWM_TIMx_Set_Duty
0x03D0     [146]    __Lib_PWM_1234_PWM_TIMx_Start
0x0464      [48]    __Lib_UART_123_UARTx_Enable
0x0494     [444]    __Lib_UART_123_UARTx_Init_Advanced
0x0650     [188]    __Lib_PWM_1234_PWM_TIMx_Init
0x070C     [140]    _GPIO_Clk_Enable
0x0798      [24]    _UART1_Enable
0x07B0     [500]    _GPIO_Config
0x09A4      [52]    _UART1_Init
0x09D8      [24]    _CalcDuty
0x09F0      [28]    _PWM_TIM3_Init
0x0A0C      [32]    _PWM_TIM3_Set_Duty
0x0A2C      [60]    _InitTimer2
0x0A68      [28]    _PWM_TIM3_Start
0x0A84     [120]    _NVIC_IntEnable
0x0AFC      [56]    _GetCh1
0x0B34      [52]    _SetA_Front
0x0B68     [128]    _NVIC_IntDisable
0x0BE8      [68]    _TimerEmUso
0x0C2C      [52]    _setA_Rear
0x0C60      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0CB0      [28]    _GPIO_Digital_Output
0x0CCC      [28]    _setB_Enable
0x0CE8      [52]    _HW95_Start
0x0D1C      [28]    _setA_Enable
0x0D38      [26]    _iniciaUART
0x0D54      [20]    ___CC2DW
0x0D68     [240]    _RC_Reciver_Start
0x0E58      [58]    ___FillZeros
0x0E94     [176]    _external_interrupt_PA2
0x0F44     [148]    _Timer2_interrupt
0x0FD8     [180]    _external_interrupt_PA0
0x1090     [212]    _main
0x1164      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x1178     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x127C     [176]    _external_interrupt_PA1
0x132C       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _ch1_flag
0x20000001       [1]    _ch2_flag
0x20000002       [1]    _ch3_flag
0x20000003       [1]    _ch4_flag
0x20000004       [1]    _ch5_flag
0x20000005       [1]    _ch6_flag
0x20000006       [2]    _ch1_val_final
0x20000008       [2]    _ch1_val_min
0x2000000A       [2]    _ch1_val_max
0x2000000C       [2]    _ch2_val
0x2000000E       [2]    _ch2_val_final
0x20000010       [2]    _ch3_val
0x20000012       [2]    _ch3_val_final
0x20000014       [2]    _ch1_val
0x20000016       [2]    _ch4_val
0x20000018       [2]    _ch5_val
0x2000001A       [2]    _ch6_val
0x2000001C       [2]    _pwm_ratio
0x20000020       [4]    ___System_CLOCK_IN_KHZ
0x20000024       [4]    _UART_Wr_Ptr
0x20000028       [4]    _UART_Rd_Ptr
0x2000002C       [4]    _UART_Rdy_Ptr
0x20000030       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x108C       [4]    __Lib_System_101_102_103_ADCPrescTable
0x1334     [108]    __GPIO_MODULE_USART1_PA9_10
0x13A0     [108]    __GPIO_MODULE_TIM3_CH4_PB1
0x140C     [108]    __GPIO_MODULE_TIM3_CH2_PB5
0x1478       [1]    ?ICS_ch1_flag
0x1479       [1]    ?ICS_ch2_flag
0x147A       [1]    ?ICS_ch3_flag
0x147B       [1]    ?ICS_ch4_flag
0x147C       [1]    ?ICS_ch5_flag
0x147D       [1]    ?ICS_ch6_flag
0x147E       [2]    ?ICS_ch1_val_final
0x1480       [2]    ?ICS_ch1_val_min
0x1482       [2]    ?ICS_ch1_val_max
0x1484       [2]    ?ICS_ch2_val
0x1486       [2]    ?ICS_ch2_val_final
0x1488       [2]    ?ICS_ch3_val
0x148A       [2]    ?ICS_ch3_val_final
0x148C       [2]    ?ICS_ch1_val
0x148E       [2]    ?ICS_ch4_val
0x1490       [2]    ?ICS_ch5_val
0x1492       [2]    ?ICS_ch6_val
0x1494      [16]    __Lib_System_101_102_103_APBAHBPrescTable
