// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=119,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=1517,HLS_SYN_LUT=2624}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A
);

parameter    ap_ST_fsm_state1 = 8'b1;
parameter    ap_ST_fsm_pp0_stage0 = 8'b10;
parameter    ap_ST_fsm_pp0_stage1 = 8'b100;
parameter    ap_ST_fsm_pp0_stage2 = 8'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 8'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 8'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 8'b1000000;
parameter    ap_ST_fsm_state30 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv61_2 = 61'b10;
parameter    ap_const_lv59_0 = 59'b00000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_14 = 5'b10100;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv32_7 = 32'b111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg[3:0] a_1_WEN_A;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_254;
reg   [2:0] i_reg_265;
reg   [2:0] j_reg_276;
reg   [31:0] reg_297;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1262;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_5_reg_1345;
wire   [31:0] grp_fu_288_p2;
reg   [31:0] reg_301;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1262;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1262;
wire   [0:0] exitcond_flatten_fu_307_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1262;
wire   [4:0] indvar_flatten_next_fu_313_p2;
reg   [4:0] indvar_flatten_next_reg_1266;
wire   [0:0] exitcond_fu_325_p2;
reg   [0:0] exitcond_reg_1271;
wire   [0:0] tmp_mid2_fu_343_p3;
reg   [0:0] tmp_mid2_reg_1276;
wire   [2:0] i2_mid2_v_fu_351_p3;
reg   [2:0] i2_mid2_v_reg_1296;
reg   [2:0] ap_pipeline_reg_pp0_iter1_i2_mid2_v_reg_1296;
reg   [2:0] ap_pipeline_reg_pp0_iter2_i2_mid2_v_reg_1296;
reg   [2:0] ap_pipeline_reg_pp0_iter3_i2_mid2_v_reg_1296;
wire   [4:0] tmp_1_fu_359_p3;
reg   [4:0] tmp_1_reg_1302;
wire   [2:0] j_mid2_fu_372_p3;
reg   [2:0] j_mid2_reg_1314;
reg   [2:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_1314;
reg   [2:0] ap_pipeline_reg_pp0_iter2_j_mid2_reg_1314;
reg   [2:0] ap_pipeline_reg_pp0_iter3_j_mid2_reg_1314;
reg   [2:0] ap_pipeline_reg_pp0_iter4_j_mid2_reg_1314;
wire   [1:0] tmp_fu_388_p1;
reg   [1:0] tmp_reg_1329;
wire   [0:0] tmp_5_fu_418_p2;
wire   [0:0] sel_tmp_fu_423_p2;
reg   [0:0] sel_tmp_reg_1353;
wire   [0:0] sel_tmp2_fu_436_p2;
reg   [0:0] sel_tmp2_reg_1363;
wire   [0:0] sel_tmp4_fu_449_p2;
reg   [0:0] sel_tmp4_reg_1376;
wire   [31:0] tmp_3_fu_538_p6;
reg   [31:0] tmp_3_reg_1392;
wire   [31:0] a_row_load_fu_574_p3;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [31:0] tmp_6_fu_722_p6;
reg   [31:0] tmp_6_reg_1417;
wire   [31:0] a_row_load_1_fu_784_p3;
wire   [31:0] tmp_7_fu_897_p6;
reg   [31:0] tmp_7_reg_1437;
wire   [2:0] j_1_fu_910_p2;
reg   [2:0] j_1_reg_1442;
wire   [31:0] a_row_load_3_fu_958_p3;
reg   [31:0] a_row_load_3_reg_1447;
wire   [31:0] a_row_load_2_fu_965_p3;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] tmp_s_reg_1457;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] tmp_9_fu_1064_p6;
reg   [31:0] tmp_9_reg_1462;
reg   [31:0] tmp_11_1_reg_1467;
reg   [31:0] tmp_11_2_reg_1472;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1472;
reg   [31:0] tmp_11_3_reg_1477;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_1477;
reg   [31:0] tmp_4_reg_1482;
reg   [31:0] tmp_12_1_reg_1487;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] indvar_flatten_phi_fu_258_p4;
reg   [2:0] i_phi_fu_269_p4;
reg   [2:0] j_phi_fu_280_p4;
wire   [63:0] tmp_10_fu_367_p1;
wire   [63:0] tmp_18_fu_379_p3;
wire   [63:0] tmp_12_fu_409_p3;
wire   [63:0] tmp_20_cast_fu_591_p1;
wire   [63:0] tmp_14_fu_618_p3;
wire   [63:0] tmp_8_fu_627_p1;
wire   [63:0] tmp_16_fu_775_p3;
wire   [63:0] tmp_21_cast_fu_801_p1;
wire   [63:0] tmp_22_cast_fu_1137_p1;
reg   [31:0] a_row_load_s_fu_94;
reg   [31:0] a_row_load_9_fu_98;
reg   [31:0] a_row_load_8_fu_102;
reg   [31:0] a_row_load_7_fu_106;
reg   [31:0] b_copy_0_3_11_fu_110;
wire   [31:0] b_copy_0_3_18_fu_531_p3;
reg   [31:0] b_copy_0_3_8_fu_114;
wire   [31:0] b_copy_0_3_17_fu_524_p3;
reg   [31:0] b_copy_0_3_12_fu_118;
wire   [31:0] b_copy_0_3_16_fu_517_p3;
reg   [31:0] b_copy_0_3_1_fu_122;
wire   [31:0] b_copy_0_3_3_fu_510_p3;
reg   [31:0] b_copy_1_3_11_fu_126;
wire   [31:0] b_copy_1_3_18_fu_715_p3;
reg   [31:0] b_copy_1_3_8_fu_130;
wire   [31:0] b_copy_1_3_17_fu_708_p3;
reg   [31:0] b_copy_1_3_12_fu_134;
wire   [31:0] b_copy_1_3_16_fu_701_p3;
reg   [31:0] b_copy_1_3_1_fu_138;
wire   [31:0] b_copy_1_3_3_fu_694_p3;
reg   [31:0] b_copy_2_3_11_fu_142;
wire   [31:0] b_copy_2_3_18_fu_890_p3;
reg   [31:0] b_copy_2_3_8_fu_146;
wire   [31:0] b_copy_2_3_17_fu_883_p3;
reg   [31:0] b_copy_2_3_12_fu_150;
wire   [31:0] b_copy_2_3_16_fu_876_p3;
reg   [31:0] b_copy_2_3_1_fu_154;
wire   [31:0] b_copy_2_3_3_fu_869_p3;
reg   [31:0] b_copy_3_3_11_fu_158;
wire   [31:0] b_copy_3_3_18_fu_1057_p3;
reg   [31:0] b_copy_3_3_8_fu_162;
wire   [31:0] b_copy_3_3_17_fu_1050_p3;
reg   [31:0] b_copy_3_3_12_fu_166;
wire   [31:0] b_copy_3_3_16_fu_1043_p3;
reg   [31:0] b_copy_3_3_1_fu_170;
wire   [31:0] b_copy_3_3_3_fu_1036_p3;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] grp_fu_288_p0;
reg   [31:0] grp_fu_288_p1;
reg   [31:0] grp_fu_293_p0;
reg   [31:0] grp_fu_293_p1;
wire   [2:0] i_1_fu_319_p2;
wire   [0:0] tmp_mid1_fu_331_p2;
wire   [0:0] tmp1_fu_337_p2;
wire   [4:0] tmp_11_fu_404_p2;
wire   [31:0] b_copy_0_3_fu_428_p3;
wire   [31:0] b_copy_0_3_4_fu_441_p3;
wire   [31:0] b_copy_0_3_5_fu_462_p3;
wire   [31:0] b_copy_0_3_6_fu_470_p3;
wire   [31:0] b_copy_0_3_9_fu_486_p3;
wire   [31:0] b_copy_0_3_2_fu_454_p3;
wire   [31:0] b_copy_0_3_7_fu_478_p3;
wire   [31:0] b_copy_0_3_14_fu_494_p3;
wire   [31:0] b_copy_0_3_15_fu_502_p3;
wire   [31:0] tmp_3_fu_538_p1;
wire   [31:0] tmp_3_fu_538_p2;
wire   [31:0] tmp_3_fu_538_p3;
wire   [31:0] tmp_3_fu_538_p4;
wire   [4:0] tmp_8_cast_fu_582_p1;
wire   [4:0] tmp_19_fu_585_p2;
wire   [4:0] tmp_13_fu_613_p2;
wire   [31:0] b_copy_1_3_fu_631_p3;
wire   [31:0] b_copy_1_3_4_fu_638_p3;
wire   [31:0] b_copy_1_3_5_fu_652_p3;
wire   [31:0] b_copy_1_3_6_fu_659_p3;
wire   [31:0] b_copy_1_3_9_fu_673_p3;
wire   [31:0] b_copy_1_3_2_fu_645_p3;
wire   [31:0] b_copy_1_3_7_fu_666_p3;
wire   [31:0] b_copy_1_3_14_fu_680_p3;
wire   [31:0] b_copy_1_3_15_fu_687_p3;
wire   [31:0] tmp_6_fu_722_p1;
wire   [31:0] tmp_6_fu_722_p2;
wire   [31:0] tmp_6_fu_722_p3;
wire   [31:0] tmp_6_fu_722_p4;
wire   [4:0] tmp_15_fu_770_p2;
wire   [3:0] tmp_8_cast5_fu_792_p1;
wire   [3:0] tmp_20_fu_795_p2;
wire   [31:0] b_copy_2_3_fu_806_p3;
wire   [31:0] b_copy_2_3_4_fu_813_p3;
wire   [31:0] b_copy_2_3_5_fu_827_p3;
wire   [31:0] b_copy_2_3_6_fu_834_p3;
wire   [31:0] b_copy_2_3_9_fu_848_p3;
wire   [31:0] b_copy_2_3_2_fu_820_p3;
wire   [31:0] b_copy_2_3_7_fu_841_p3;
wire   [31:0] b_copy_2_3_14_fu_855_p3;
wire   [31:0] b_copy_2_3_15_fu_862_p3;
wire   [31:0] tmp_7_fu_897_p1;
wire   [31:0] tmp_7_fu_897_p2;
wire   [31:0] tmp_7_fu_897_p3;
wire   [31:0] tmp_7_fu_897_p4;
wire   [31:0] b_copy_3_3_fu_973_p3;
wire   [31:0] b_copy_3_3_4_fu_980_p3;
wire   [31:0] b_copy_3_3_5_fu_994_p3;
wire   [31:0] b_copy_3_3_6_fu_1001_p3;
wire   [31:0] b_copy_3_3_9_fu_1015_p3;
wire   [31:0] b_copy_3_3_2_fu_987_p3;
wire   [31:0] b_copy_3_3_7_fu_1008_p3;
wire   [31:0] b_copy_3_3_14_fu_1022_p3;
wire   [31:0] b_copy_3_3_15_fu_1029_p3;
wire   [31:0] tmp_9_fu_1064_p1;
wire   [31:0] tmp_9_fu_1064_p2;
wire   [31:0] tmp_9_fu_1064_p3;
wire   [31:0] tmp_9_fu_1064_p4;
wire   [3:0] grp_fu_1114_p0;
wire   [3:0] grp_fu_1114_p2;
wire   [5:0] tmp_17_fu_1120_p3;
wire   [5:0] tmp_8_cast6_fu_1128_p1;
wire   [5:0] tmp_21_fu_1131_p2;
wire   [0:0] ap_CS_fsm_state30;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

matmul_hw_fadd_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_288_p0),
    .din1(grp_fu_288_p1),
    .ce(1'b1),
    .dout(grp_fu_288_p2)
);

matmul_hw_fmul_32cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32cud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_293_p0),
    .din1(grp_fu_293_p1),
    .ce(1'b1),
    .dout(grp_fu_293_p2)
);

matmul_hw_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matmul_hw_mux_42_dEe_U3(
    .din1(tmp_3_fu_538_p1),
    .din2(tmp_3_fu_538_p2),
    .din3(tmp_3_fu_538_p3),
    .din4(tmp_3_fu_538_p4),
    .din5(tmp_reg_1329),
    .dout(tmp_3_fu_538_p6)
);

matmul_hw_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matmul_hw_mux_42_dEe_U4(
    .din1(tmp_6_fu_722_p1),
    .din2(tmp_6_fu_722_p2),
    .din3(tmp_6_fu_722_p3),
    .din4(tmp_6_fu_722_p4),
    .din5(tmp_reg_1329),
    .dout(tmp_6_fu_722_p6)
);

matmul_hw_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matmul_hw_mux_42_dEe_U5(
    .din1(tmp_7_fu_897_p1),
    .din2(tmp_7_fu_897_p2),
    .din3(tmp_7_fu_897_p3),
    .din4(tmp_7_fu_897_p4),
    .din5(tmp_reg_1329),
    .dout(tmp_7_fu_897_p6)
);

matmul_hw_mux_42_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
matmul_hw_mux_42_dEe_U6(
    .din1(tmp_9_fu_1064_p1),
    .din2(tmp_9_fu_1064_p2),
    .din3(tmp_9_fu_1064_p3),
    .din4(tmp_9_fu_1064_p4),
    .din5(tmp_reg_1329),
    .dout(tmp_9_fu_1064_p6)
);

matmul_hw_urem_4neOg #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
matmul_hw_urem_4neOg_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1114_p0),
    .din1(ap_const_lv4_6),
    .ce(1'b1),
    .dout(grp_fu_1114_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_307_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(exitcond_flatten_reg_1262 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_265 <= i2_mid2_v_reg_1296;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_265 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_254 <= indvar_flatten_next_reg_1266;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_254 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_276 <= j_1_reg_1442;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_276 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_3_reg_1447 <= a_row_load_3_fu_958_p3;
        tmp_9_reg_1462 <= tmp_9_fu_1064_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_7_fu_106 <= a_row_load_3_fu_958_p3;
        a_row_load_8_fu_102 <= a_row_load_2_fu_965_p3;
        b_copy_3_3_11_fu_158 <= b_copy_3_3_18_fu_1057_p3;
        b_copy_3_3_12_fu_166 <= b_copy_3_3_16_fu_1043_p3;
        b_copy_3_3_1_fu_170 <= b_copy_3_3_3_fu_1036_p3;
        b_copy_3_3_8_fu_162 <= b_copy_3_3_17_fu_1050_p3;
        tmp_s_reg_1457 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_9_fu_98 <= a_row_load_1_fu_784_p3;
        b_copy_2_3_11_fu_142 <= b_copy_2_3_18_fu_890_p3;
        b_copy_2_3_12_fu_150 <= b_copy_2_3_16_fu_876_p3;
        b_copy_2_3_1_fu_154 <= b_copy_2_3_3_fu_869_p3;
        b_copy_2_3_8_fu_146 <= b_copy_2_3_17_fu_883_p3;
        j_1_reg_1442 <= j_1_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_s_fu_94 <= a_row_load_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262 <= exitcond_flatten_reg_1262;
        ap_pipeline_reg_pp0_iter1_i2_mid2_v_reg_1296 <= i2_mid2_v_reg_1296;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1262 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262;
        ap_pipeline_reg_pp0_iter2_i2_mid2_v_reg_1296 <= ap_pipeline_reg_pp0_iter1_i2_mid2_v_reg_1296;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1262 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1262;
        ap_pipeline_reg_pp0_iter3_i2_mid2_v_reg_1296 <= ap_pipeline_reg_pp0_iter2_i2_mid2_v_reg_1296;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1262 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1262;
        exitcond_flatten_reg_1262 <= exitcond_flatten_fu_307_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_1314 <= j_mid2_reg_1314;
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_1314 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_1314;
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_1314 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_1314;
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_1314 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_1314;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1472 <= tmp_11_2_reg_1472;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_1477 <= tmp_11_3_reg_1477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        b_copy_0_3_11_fu_110 <= b_copy_0_3_18_fu_531_p3;
        b_copy_0_3_12_fu_118 <= b_copy_0_3_16_fu_517_p3;
        b_copy_0_3_1_fu_122 <= b_copy_0_3_3_fu_510_p3;
        b_copy_0_3_8_fu_114 <= b_copy_0_3_17_fu_524_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        b_copy_1_3_11_fu_126 <= b_copy_1_3_18_fu_715_p3;
        b_copy_1_3_12_fu_134 <= b_copy_1_3_16_fu_701_p3;
        b_copy_1_3_1_fu_138 <= b_copy_1_3_3_fu_694_p3;
        b_copy_1_3_8_fu_130 <= b_copy_1_3_17_fu_708_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_307_p2))) begin
        exitcond_reg_1271 <= exitcond_fu_325_p2;
        tmp_1_reg_1302[4 : 2] <= tmp_1_fu_359_p3[4 : 2];
        tmp_mid2_reg_1276 <= tmp_mid2_fu_343_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_307_p2))) begin
        i2_mid2_v_reg_1296 <= i2_mid2_v_fu_351_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1266 <= indvar_flatten_next_fu_313_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_1262 == 1'b0))) begin
        j_mid2_reg_1314 <= j_mid2_fu_372_p3;
        tmp_reg_1329 <= tmp_fu_388_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_5_reg_1345)))) begin
        reg_297 <= a_0_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1262)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1262)))) begin
        reg_301 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sel_tmp2_reg_1363 <= sel_tmp2_fu_436_p2;
        sel_tmp4_reg_1376 <= sel_tmp4_fu_449_p2;
        sel_tmp_reg_1353 <= sel_tmp_fu_423_p2;
        tmp_3_reg_1392 <= tmp_3_fu_538_p6;
        tmp_5_reg_1345 <= tmp_5_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262))) begin
        tmp_11_1_reg_1467 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262))) begin
        tmp_11_2_reg_1472 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262))) begin
        tmp_11_3_reg_1477 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1262))) begin
        tmp_12_1_reg_1487 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1262))) begin
        tmp_4_reg_1482 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_6_reg_1417 <= tmp_6_fu_722_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_7_reg_1437 <= tmp_7_fu_897_p6;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_16_fu_775_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_14_fu_618_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_20_cast_fu_591_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_12_fu_409_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_18_fu_379_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_10_fu_367_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        a_1_Addr_A_orig = tmp_22_cast_fu_1137_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_Addr_A_orig = tmp_21_cast_fu_801_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_Addr_A_orig = tmp_8_fu_627_p1;
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1262))) begin
        a_1_WEN_A = ap_const_lv4_F;
    end else begin
        a_1_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_288_p0 = reg_301;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_288_p0 = tmp_12_1_reg_1487;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_288_p0 = tmp_4_reg_1482;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_288_p0 = tmp_s_reg_1457;
    end else begin
        grp_fu_288_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_288_p1 = ap_pipeline_reg_pp0_iter2_tmp_11_3_reg_1477;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_288_p1 = ap_pipeline_reg_pp0_iter2_tmp_11_2_reg_1472;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_288_p1 = tmp_11_1_reg_1467;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_288_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_288_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_293_p0 = a_row_load_3_reg_1447;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_293_p0 = a_row_load_2_fu_965_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_293_p0 = a_row_load_1_fu_784_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_293_p0 = a_row_load_fu_574_p3;
    end else begin
        grp_fu_293_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_293_p1 = tmp_9_reg_1462;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_293_p1 = tmp_7_reg_1437;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_293_p1 = tmp_6_reg_1417;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_293_p1 = tmp_3_reg_1392;
    end else begin
        grp_fu_293_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_269_p4 = i2_mid2_v_reg_1296;
    end else begin
        i_phi_fu_269_p4 = i_reg_265;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_258_p4 = indvar_flatten_next_reg_1266;
    end else begin
        indvar_flatten_phi_fu_258_p4 = indvar_flatten_reg_254;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1262 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_280_p4 = j_1_reg_1442;
    end else begin
        j_phi_fu_280_p4 = j_reg_276;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_307_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4) & ~(1'b1 == ap_enable_reg_pp0_iter3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = reg_301;

assign a_1_Rst_A = ap_rst;

assign a_row_load_1_fu_784_p3 = ((tmp_5_reg_1345[0:0] === 1'b1) ? reg_297 : a_row_load_9_fu_98);

assign a_row_load_2_fu_965_p3 = ((tmp_5_reg_1345[0:0] === 1'b1) ? reg_297 : a_row_load_8_fu_102);

assign a_row_load_3_fu_958_p3 = ((tmp_5_reg_1345[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_7_fu_106);

assign a_row_load_fu_574_p3 = ((tmp_5_reg_1345[0:0] === 1'b1) ? reg_297 : a_row_load_s_fu_94);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state30 = ap_CS_fsm[ap_const_lv32_7];

assign b_copy_0_3_14_fu_494_p3 = ((sel_tmp4_fu_449_p2[0:0] === 1'b1) ? b_copy_0_3_8_fu_114 : b_copy_0_3_9_fu_486_p3);

assign b_copy_0_3_15_fu_502_p3 = ((sel_tmp4_fu_449_p2[0:0] === 1'b1) ? a_0_Dout_A : b_copy_0_3_11_fu_110);

assign b_copy_0_3_16_fu_517_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_7_fu_478_p3 : b_copy_0_3_12_fu_118);

assign b_copy_0_3_17_fu_524_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_14_fu_494_p3 : b_copy_0_3_8_fu_114);

assign b_copy_0_3_18_fu_531_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_15_fu_502_p3 : b_copy_0_3_11_fu_110);

assign b_copy_0_3_2_fu_454_p3 = ((sel_tmp4_fu_449_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : b_copy_0_3_4_fu_441_p3);

assign b_copy_0_3_3_fu_510_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_2_fu_454_p3 : b_copy_0_3_1_fu_122);

assign b_copy_0_3_4_fu_441_p3 = ((sel_tmp2_fu_436_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : b_copy_0_3_fu_428_p3);

assign b_copy_0_3_5_fu_462_p3 = ((sel_tmp_fu_423_p2[0:0] === 1'b1) ? a_0_Dout_A : b_copy_0_3_12_fu_118);

assign b_copy_0_3_6_fu_470_p3 = ((sel_tmp2_fu_436_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_118 : b_copy_0_3_5_fu_462_p3);

assign b_copy_0_3_7_fu_478_p3 = ((sel_tmp4_fu_449_p2[0:0] === 1'b1) ? b_copy_0_3_12_fu_118 : b_copy_0_3_6_fu_470_p3);

assign b_copy_0_3_9_fu_486_p3 = ((sel_tmp2_fu_436_p2[0:0] === 1'b1) ? a_0_Dout_A : b_copy_0_3_8_fu_114);

assign b_copy_0_3_fu_428_p3 = ((sel_tmp_fu_423_p2[0:0] === 1'b1) ? b_copy_0_3_1_fu_122 : a_0_Dout_A);

assign b_copy_1_3_14_fu_680_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_1_3_8_fu_130 : b_copy_1_3_9_fu_673_p3);

assign b_copy_1_3_15_fu_687_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? a_0_Dout_A : b_copy_1_3_11_fu_126);

assign b_copy_1_3_16_fu_701_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_7_fu_666_p3 : b_copy_1_3_12_fu_134);

assign b_copy_1_3_17_fu_708_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_14_fu_680_p3 : b_copy_1_3_8_fu_130);

assign b_copy_1_3_18_fu_715_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_15_fu_687_p3 : b_copy_1_3_11_fu_126);

assign b_copy_1_3_2_fu_645_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : b_copy_1_3_4_fu_638_p3);

assign b_copy_1_3_3_fu_694_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_2_fu_645_p3 : b_copy_1_3_1_fu_138);

assign b_copy_1_3_4_fu_638_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : b_copy_1_3_fu_631_p3);

assign b_copy_1_3_5_fu_652_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? a_0_Dout_A : b_copy_1_3_12_fu_134);

assign b_copy_1_3_6_fu_659_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_1_3_12_fu_134 : b_copy_1_3_5_fu_652_p3);

assign b_copy_1_3_7_fu_666_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_1_3_12_fu_134 : b_copy_1_3_6_fu_659_p3);

assign b_copy_1_3_9_fu_673_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? a_0_Dout_A : b_copy_1_3_8_fu_130);

assign b_copy_1_3_fu_631_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? b_copy_1_3_1_fu_138 : a_0_Dout_A);

assign b_copy_2_3_14_fu_855_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_2_3_8_fu_146 : b_copy_2_3_9_fu_848_p3);

assign b_copy_2_3_15_fu_862_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? a_1_Dout_A : b_copy_2_3_11_fu_142);

assign b_copy_2_3_16_fu_876_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_7_fu_841_p3 : b_copy_2_3_12_fu_150);

assign b_copy_2_3_17_fu_883_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_14_fu_855_p3 : b_copy_2_3_8_fu_146);

assign b_copy_2_3_18_fu_890_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_15_fu_862_p3 : b_copy_2_3_11_fu_142);

assign b_copy_2_3_2_fu_820_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : b_copy_2_3_4_fu_813_p3);

assign b_copy_2_3_3_fu_869_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_2_fu_820_p3 : b_copy_2_3_1_fu_154);

assign b_copy_2_3_4_fu_813_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : b_copy_2_3_fu_806_p3);

assign b_copy_2_3_5_fu_827_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? a_1_Dout_A : b_copy_2_3_12_fu_150);

assign b_copy_2_3_6_fu_834_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_2_3_12_fu_150 : b_copy_2_3_5_fu_827_p3);

assign b_copy_2_3_7_fu_841_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_2_3_12_fu_150 : b_copy_2_3_6_fu_834_p3);

assign b_copy_2_3_9_fu_848_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? a_1_Dout_A : b_copy_2_3_8_fu_146);

assign b_copy_2_3_fu_806_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? b_copy_2_3_1_fu_154 : a_1_Dout_A);

assign b_copy_3_3_14_fu_1022_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_3_3_8_fu_162 : b_copy_3_3_9_fu_1015_p3);

assign b_copy_3_3_15_fu_1029_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? a_1_Dout_A : b_copy_3_3_11_fu_158);

assign b_copy_3_3_16_fu_1043_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_7_fu_1008_p3 : b_copy_3_3_12_fu_166);

assign b_copy_3_3_17_fu_1050_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_14_fu_1022_p3 : b_copy_3_3_8_fu_162);

assign b_copy_3_3_18_fu_1057_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_15_fu_1029_p3 : b_copy_3_3_11_fu_158);

assign b_copy_3_3_2_fu_987_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : b_copy_3_3_4_fu_980_p3);

assign b_copy_3_3_3_fu_1036_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_2_fu_987_p3 : b_copy_3_3_1_fu_170);

assign b_copy_3_3_4_fu_980_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : b_copy_3_3_fu_973_p3);

assign b_copy_3_3_5_fu_994_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? a_1_Dout_A : b_copy_3_3_12_fu_166);

assign b_copy_3_3_6_fu_1001_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? b_copy_3_3_12_fu_166 : b_copy_3_3_5_fu_994_p3);

assign b_copy_3_3_7_fu_1008_p3 = ((sel_tmp4_reg_1376[0:0] === 1'b1) ? b_copy_3_3_12_fu_166 : b_copy_3_3_6_fu_1001_p3);

assign b_copy_3_3_9_fu_1015_p3 = ((sel_tmp2_reg_1363[0:0] === 1'b1) ? a_1_Dout_A : b_copy_3_3_8_fu_162);

assign b_copy_3_3_fu_973_p3 = ((sel_tmp_reg_1353[0:0] === 1'b1) ? b_copy_3_3_1_fu_170 : a_1_Dout_A);

assign exitcond_flatten_fu_307_p2 = ((indvar_flatten_phi_fu_258_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_325_p2 = ((j_phi_fu_280_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign grp_fu_1114_p0 = {{1'b1}, {ap_pipeline_reg_pp0_iter3_i2_mid2_v_reg_1296}};

assign i2_mid2_v_fu_351_p3 = ((exitcond_fu_325_p2[0:0] === 1'b1) ? i_1_fu_319_p2 : i_phi_fu_269_p4);

assign i_1_fu_319_p2 = (ap_const_lv3_1 + i_phi_fu_269_p4);

assign indvar_flatten_next_fu_313_p2 = (indvar_flatten_phi_fu_258_p4 + ap_const_lv5_1);

assign j_1_fu_910_p2 = (ap_const_lv3_1 + j_mid2_reg_1314);

assign j_mid2_fu_372_p3 = ((exitcond_reg_1271[0:0] === 1'b1) ? ap_const_lv3_0 : j_reg_276);

assign sel_tmp2_fu_436_p2 = ((tmp_reg_1329 == ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_449_p2 = ((tmp_reg_1329 == ap_const_lv2_0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_423_p2 = ((tmp_reg_1329 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp1_fu_337_p2 = ((i_phi_fu_269_p4 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_367_p1 = tmp_1_fu_359_p3;

assign tmp_11_fu_404_p2 = (tmp_1_reg_1302 | ap_const_lv5_1);

assign tmp_12_fu_409_p3 = {{ap_const_lv59_0}, {tmp_11_fu_404_p2}};

assign tmp_13_fu_613_p2 = (tmp_1_reg_1302 | ap_const_lv5_2);

assign tmp_14_fu_618_p3 = {{ap_const_lv59_0}, {tmp_13_fu_613_p2}};

assign tmp_15_fu_770_p2 = (tmp_1_reg_1302 | ap_const_lv5_3);

assign tmp_16_fu_775_p3 = {{ap_const_lv59_0}, {tmp_15_fu_770_p2}};

assign tmp_17_fu_1120_p3 = {{grp_fu_1114_p2}, {ap_const_lv2_0}};

assign tmp_18_fu_379_p3 = {{ap_const_lv61_2}, {j_mid2_fu_372_p3}};

assign tmp_19_fu_585_p2 = ($signed(ap_const_lv5_14) + $signed(tmp_8_cast_fu_582_p1));

assign tmp_1_fu_359_p3 = {{i2_mid2_v_fu_351_p3}, {ap_const_lv2_0}};

assign tmp_20_cast_fu_591_p1 = tmp_19_fu_585_p2;

assign tmp_20_fu_795_p2 = (ap_const_lv4_4 + tmp_8_cast5_fu_792_p1);

assign tmp_21_cast_fu_801_p1 = tmp_20_fu_795_p2;

assign tmp_21_fu_1131_p2 = (tmp_17_fu_1120_p3 + tmp_8_cast6_fu_1128_p1);

assign tmp_22_cast_fu_1137_p1 = tmp_21_fu_1131_p2;

assign tmp_3_fu_538_p1 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_15_fu_502_p3 : b_copy_0_3_11_fu_110);

assign tmp_3_fu_538_p2 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_14_fu_494_p3 : b_copy_0_3_8_fu_114);

assign tmp_3_fu_538_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_7_fu_478_p3 : b_copy_0_3_12_fu_118);

assign tmp_3_fu_538_p4 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_0_3_2_fu_454_p3 : b_copy_0_3_1_fu_122);

assign tmp_5_fu_418_p2 = ((j_mid2_reg_1314 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_6_fu_722_p1 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_15_fu_687_p3 : b_copy_1_3_11_fu_126);

assign tmp_6_fu_722_p2 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_14_fu_680_p3 : b_copy_1_3_8_fu_130);

assign tmp_6_fu_722_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_7_fu_666_p3 : b_copy_1_3_12_fu_134);

assign tmp_6_fu_722_p4 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_1_3_2_fu_645_p3 : b_copy_1_3_1_fu_138);

assign tmp_7_fu_897_p1 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_15_fu_862_p3 : b_copy_2_3_11_fu_142);

assign tmp_7_fu_897_p2 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_14_fu_855_p3 : b_copy_2_3_8_fu_146);

assign tmp_7_fu_897_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_7_fu_841_p3 : b_copy_2_3_12_fu_150);

assign tmp_7_fu_897_p4 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_2_3_2_fu_820_p3 : b_copy_2_3_1_fu_154);

assign tmp_8_cast5_fu_792_p1 = j_mid2_reg_1314;

assign tmp_8_cast6_fu_1128_p1 = ap_pipeline_reg_pp0_iter4_j_mid2_reg_1314;

assign tmp_8_cast_fu_582_p1 = j_mid2_reg_1314;

assign tmp_8_fu_627_p1 = j_mid2_reg_1314;

assign tmp_9_fu_1064_p1 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_15_fu_1029_p3 : b_copy_3_3_11_fu_158);

assign tmp_9_fu_1064_p2 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_14_fu_1022_p3 : b_copy_3_3_8_fu_162);

assign tmp_9_fu_1064_p3 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_7_fu_1008_p3 : b_copy_3_3_12_fu_166);

assign tmp_9_fu_1064_p4 = ((tmp_mid2_reg_1276[0:0] === 1'b1) ? b_copy_3_3_2_fu_987_p3 : b_copy_3_3_1_fu_170);

assign tmp_fu_388_p1 = j_mid2_fu_372_p3[1:0];

assign tmp_mid1_fu_331_p2 = ((i_1_fu_319_p2 == ap_const_lv3_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_343_p3 = ((exitcond_fu_325_p2[0:0] === 1'b1) ? tmp_mid1_fu_331_p2 : tmp1_fu_337_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_1302[1:0] <= 2'b00;
end

endmodule //matmul_hw
