{
  "Top": "hls_xfft2real",
  "RtlTop": "hls_xfft2real",
  "RtlPrefix": "",
  "RtlSubPrefix": "hls_xfft2real_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<xfft_axis_t<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0> >, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_V",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dout": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<xfft_axis_t<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0> >, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top hls_xfft2real -name hls_xfft2real"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hls_xfft2real"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1293"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_xfft2real",
    "Version": "1.0",
    "DisplayName": "Hls_xfft2real",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hls_xfft2real_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/Downloads\/HLS\/ug871-design-files\/ug871-design-files-updated\/Using_IP_with_Zynq\/lab2\/hls_designs\/xfft2real.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.vhd",
      "impl\/vhdl\/hls_xfft2real_descramble_buf_0_M_real_V.vhd",
      "impl\/vhdl\/hls_xfft2real_descramble_buf_0_M_real_V_memcore.vhd",
      "impl\/vhdl\/hls_xfft2real_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/hls_xfft2real_Loop_realfft_be_buffer_proc3.vhd",
      "impl\/vhdl\/hls_xfft2real_Loop_realfft_be_descramble_proc4.vhd",
      "impl\/vhdl\/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5.vhd",
      "impl\/vhdl\/hls_xfft2real_Loop_realfft_be_stream_output_proc6.vhd",
      "impl\/vhdl\/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.vhd",
      "impl\/vhdl\/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/hls_xfft2real_mul_mul_16s_15ns_31_4_1.vhd",
      "impl\/vhdl\/hls_xfft2real_mul_mul_16s_16s_31_4_1.vhd",
      "impl\/vhdl\/hls_xfft2real_regslice_both.vhd",
      "impl\/vhdl\/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.vhd",
      "impl\/vhdl\/hls_xfft2real_twid_rom_M_imag_V.vhd",
      "impl\/vhdl\/hls_xfft2real_twid_rom_M_imag_V_memcore.vhd",
      "impl\/vhdl\/hls_xfft2real_twid_rom_M_real_V.vhd",
      "impl\/vhdl\/hls_xfft2real_twid_rom_M_real_V_memcore.vhd",
      "impl\/vhdl\/hls_xfft2real.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_xfft2real_Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc.v",
      "impl\/verilog\/hls_xfft2real_descramble_buf_0_M_real_V.v",
      "impl\/verilog\/hls_xfft2real_descramble_buf_0_M_real_V_memcore.v",
      "impl\/verilog\/hls_xfft2real_fifo_w32_d8_S.v",
      "impl\/verilog\/hls_xfft2real_Loop_realfft_be_buffer_proc3.v",
      "impl\/verilog\/hls_xfft2real_Loop_realfft_be_descramble_proc4.v",
      "impl\/verilog\/hls_xfft2real_Loop_realfft_be_rev_real_hi_proc5.v",
      "impl\/verilog\/hls_xfft2real_Loop_realfft_be_stream_output_proc6.v",
      "impl\/verilog\/hls_xfft2real_mac_muladd_16s_15ns_31s_31_4_1.v",
      "impl\/verilog\/hls_xfft2real_mac_mulsub_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/hls_xfft2real_mul_mul_16s_15ns_31_4_1.v",
      "impl\/verilog\/hls_xfft2real_mul_mul_16s_16s_31_4_1.v",
      "impl\/verilog\/hls_xfft2real_regslice_both.v",
      "impl\/verilog\/hls_xfft2real_start_for_Loop_realfft_be_stream_output_proc6_U0.v",
      "impl\/verilog\/hls_xfft2real_twid_rom_M_imag_V.v",
      "impl\/verilog\/hls_xfft2real_twid_rom_M_imag_V_memcore.v",
      "impl\/verilog\/hls_xfft2real_twid_rom_M_real_V.v",
      "impl\/verilog\/hls_xfft2real_twid_rom_M_real_V_memcore.v",
      "impl\/verilog\/hls_xfft2real.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/hls_xfft2real.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/ethan_kvm\/AppData\/Roaming\/Xilinx\/Vitis\/zynq_lab_2_2020_be\/solution1\/.debug\/hls_xfft2real.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "din_V:dout_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "din_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "48",
      "portPrefix": "din_V_",
      "ports": [
        "din_V_TDATA",
        "din_V_TREADY",
        "din_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din"
        }]
    },
    "dout_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "48",
      "portPrefix": "dout_V_",
      "ports": [
        "dout_V_TDATA",
        "dout_V_TREADY",
        "dout_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "din_V_TDATA": {
      "dir": "in",
      "width": "48"
    },
    "din_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dout_V_TDATA": {
      "dir": "out",
      "width": "48"
    },
    "dout_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_xfft2real",
      "Instances": [
        {
          "ModuleName": "Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc",
          "InstanceName": "Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc_U0"
        },
        {
          "ModuleName": "Loop_realfft_be_descramble_proc4",
          "InstanceName": "Loop_realfft_be_descramble_proc4_U0"
        },
        {
          "ModuleName": "Loop_realfft_be_stream_output_proc6",
          "InstanceName": "Loop_realfft_be_stream_output_proc6_U0"
        },
        {
          "ModuleName": "Loop_realfft_be_rev_real_hi_proc5",
          "InstanceName": "Loop_realfft_be_rev_real_hi_proc5_U0"
        },
        {
          "ModuleName": "Loop_realfft_be_buffer_proc3",
          "InstanceName": "Loop_realfft_be_buffer_proc3_U0"
        }
      ]
    },
    "Info": {
      "Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_realfft_be_buffer_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_realfft_be_descramble_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_realfft_be_rev_real_hi_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_realfft_be_stream_output_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hls_xfft2real": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc": {
        "Latency": {
          "LatencyBest": "127",
          "LatencyAvg": "127",
          "LatencyWorst": "127",
          "PipelineII": "127",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.254"
        },
        "Area": {
          "FF": "129",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "6131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_realfft_be_buffer_proc3": {
        "Latency": {
          "LatencyBest": "511",
          "LatencyAvg": "511",
          "LatencyWorst": "512",
          "PipelineIIMin": "511",
          "PipelineIIMax": "512",
          "PipelineII": "511 ~ 512",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "realfft_be_buffer",
            "TripCount": "512",
            "Latency": "511",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "70",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_realfft_be_descramble_proc4": {
        "Latency": {
          "LatencyBest": "266",
          "LatencyAvg": "266",
          "LatencyWorst": "266",
          "PipelineII": "266",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.139"
        },
        "Loops": [{
            "Name": "realfft_be_descramble",
            "TripCount": "256",
            "Latency": "263",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "877",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1217",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_realfft_be_rev_real_hi_proc5": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.803"
        },
        "Loops": [{
            "Name": "realfft_be_rev_real_hi",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_realfft_be_stream_output_proc6": {
        "Latency": {
          "LatencyBest": "513",
          "LatencyAvg": "513",
          "LatencyWorst": "514",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.137"
        },
        "Loops": [{
            "Name": "realfft_be_stream_output",
            "TripCount": "512",
            "Latency": "513",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hls_xfft2real": {
        "Latency": {
          "LatencyBest": "1293",
          "LatencyAvg": "1293",
          "LatencyWorst": "1295",
          "PipelineII": "512",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.139"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1268",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "7934",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-15 15:55:07 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
