// Seed: 992568489
module module_0 (
    input uwire id_0,
    output supply1 id_1
    , id_21,
    output wand id_2,
    output tri0 id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6
    , id_22,
    input tri id_7,
    output wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri id_16,
    output wand id_17,
    input uwire id_18,
    input supply1 id_19
);
  assign id_15 = 1;
endmodule
program module_1 (
    output logic id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output wire id_8,
    input wand id_9,
    output wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    inout wire id_15,
    input wire id_16,
    output tri id_17,
    output tri0 id_18,
    output uwire id_19,
    output tri0 id_20
);
  always @(posedge 1 or posedge id_12) begin
    id_17 = (id_7) - 1'h0 == {id_13 == 1{id_16}};
  end
  assign id_15 = id_5;
  always @(posedge 1'd0) @(1 or posedge 1'b0) id_0 <= 1 & 1;
  module_0(
      id_7,
      id_15,
      id_14,
      id_8,
      id_3,
      id_15,
      id_6,
      id_12,
      id_14,
      id_16,
      id_14,
      id_12,
      id_18,
      id_4,
      id_11,
      id_17,
      id_11,
      id_19,
      id_1,
      id_1
  );
  assign id_20 = 1;
  assign id_8  = 1'b0;
endprogram
