
*** Running vivado
    with args -log main_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_control.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main_control.tcl -notrace
Command: synth_design -top main_control -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.3) has a newer major version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 778.656 ; gain = 234.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_control' [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/main_control.sv:19]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'anim_gen' [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:18]
	Parameter topbar_t bound to: 20 - type: integer 
	Parameter topbar_thickness bound to: 10 - type: integer 
	Parameter topbar_w bound to: 120 - type: integer 
	Parameter topbar_v bound to: 10 - type: integer 
	Parameter bottombar_t bound to: 460 - type: integer 
	Parameter bottombar_thickness bound to: 10 - type: integer 
	Parameter bottombar_w bound to: 120 - type: integer 
	Parameter bottombar_v bound to: 10 - type: integer 
	Parameter ball_default_c_t bound to: 300 - type: integer 
	Parameter ball_default_c_l bound to: 300 - type: integer 
	Parameter ball_r bound to: 8 - type: integer 
	Parameter horizontal_velocity bound to: 3 - type: integer 
	Parameter vertical_velocity bound to: 3 - type: integer 
	Parameter refresh_constant bound to: 830000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:266]
WARNING: [Synth 8-567] referenced signal 'scorer' should be on the sensitivity list [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:224]
WARNING: [Synth 8-567] referenced signal 'bottombar_l' should be on the sensitivity list [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:224]
WARNING: [Synth 8-567] referenced signal 'topbar_l' should be on the sensitivity list [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:310]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:315]
WARNING: [Synth 8-5788] Register scorer_reg in module anim_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:162]
INFO: [Synth 8-6155] done synthesizing module 'anim_gen' (2#1) [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:18]
INFO: [Synth 8-6157] synthesizing module 'sync_mod' [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:17]
	Parameter HR bound to: 640 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter HT bound to: 96 - type: integer 
	Parameter VR bound to: 480 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VBP bound to: 33 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:200]
WARNING: [Synth 8-5788] Register x_counter_reg in module sync_mod is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:109]
WARNING: [Synth 8-5788] Register y_counter_reg in module sync_mod is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:110]
WARNING: [Synth 8-5788] Register vertical_scanning_buffer_reg in module sync_mod is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'sync_mod' (3#1) [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/SevenSegment.sv:34]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (4#1) [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/SevenSegment.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (5#1) [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/main_control.sv:19]
WARNING: [Synth 8-3331] design anim_gen has unconnected port y_control[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 851.703 ; gain = 307.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 851.703 ; gain = 307.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 851.703 ; gain = 307.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 851.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line59'
Finished Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line59'
Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/constrs_1/imports/constraints/pong_game.xdc]
Finished Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/constrs_1/imports/constraints/pong_game.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/constrs_1/imports/constraints/pong_game.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 957.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 957.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 957.777 ; gain = 413.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 957.777 ; gain = 413.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/.Xil/Vivado-37184-LAPTOP-FQ5SKUKF/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line59. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 957.777 ; gain = 413.562
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:208]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:187]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 957.777 ; gain = 413.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
Module anim_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module sync_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/user/HardwareDesign/pong_master/pong_master.srcs/sources_1/imports/sources/new/anim_gen.sv:295]
DSP Report: Generating DSP display_ball1, operation Mode is: A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: Generating DSP display_ball1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
DSP Report: operator display_ball1 is absorbed into DSP display_ball1.
WARNING: [Synth 8-3917] design main_control has port dp driven by constant 1
WARNING: [Synth 8-3331] design anim_gen has unconnected port y_control[9]
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[2]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[3]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[4]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[5]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[6]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[7]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[8]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[9]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[10]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[11]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[12]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[13]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[14]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[15]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[16]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[17]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[18]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[19]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[20]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[21]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[22]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[23]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[24]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[25]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[26]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[27]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[28]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[29]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/horizontal_velocity_reg_reg[30]' (FDCE) to 'nolabel_line62/horizontal_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[2]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[3]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[4]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[5]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[6]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[7]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[8]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[9]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[10]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[11]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[12]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[13]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[14]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[15]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[16]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[17]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[18]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[19]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[20]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[21]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[22]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[23]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[24]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[25]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[26]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[27]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[28]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[29]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'nolabel_line62/vertical_velocity_reg_reg[30]' (FDCE) to 'nolabel_line62/vertical_velocity_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\nolabel_line62/bottombar_l_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\nolabel_line62/topbar_l_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 957.777 ; gain = 413.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|anim_gen    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|anim_gen    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 981.875 ; gain = 437.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1036.855 ; gain = 492.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1036.855 ; gain = 492.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   185|
|3     |DSP48E1   |     6|
|4     |LUT1      |   118|
|5     |LUT2      |   552|
|6     |LUT3      |    85|
|7     |LUT4      |   180|
|8     |LUT5      |    26|
|9     |LUT6      |    57|
|10    |FDCE      |   150|
|11    |FDPE      |    12|
|12    |FDRE      |    74|
|13    |IBUF      |     7|
|14    |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |  1470|
|2     |  nolabel_line62 |anim_gen     |  1214|
|3     |  nolabel_line65 |sync_mod     |   174|
|4     |  nolabel_line86 |SevenSegment |    39|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1041.395 ; gain = 497.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1041.395 ; gain = 391.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1041.395 ; gain = 497.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1041.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main_control' is not ideal for floorplanning, since the cellview 'anim_gen' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1041.395 ; gain = 743.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1041.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/HardwareDesign/pong_master/pong_master.runs/synth_1/main_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_control_utilization_synth.rpt -pb main_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 02:44:27 2023...
