/* SPDX-License-Identifier: GPL-2.0-only */

/* CPUSim
 *
 * Copyright Â© 2021 by Eliane Schmidli <seliane.github@gmail.com> and Yves Boillat <yvbo@protonmail.com>
 * Modified 2022 by Michael Schneider <michael.schneider@hispeed.com> and Tobias Petter <tobiaspetter@chello.at>
 *
 * This file is part of CPUSim
 *
 * CPUSim is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, version 2 of the License only.
 *
 * CPUSim is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with CPUSim.  If not, see <https://www.gnu.org/licenses/>.
 */

export enum RegisterOperand {
  AH = 'AH',
  AL = 'AL',
  AX = 'AX',
  BH = 'BH',
  BL = 'BL',
  BP = 'BP',
  BPL = 'BPL',
  BX = 'BX',
  CH = 'CH',
  CL = 'CL',
  CS = 'CS',
  CX = 'CX',
  DH = 'DH',
  DI = 'DI',
  DIL = 'DIL',
  DL = 'DL',
  DS = 'DS',
  DX = 'DX',
  EAX = 'EAX',
  EBP = 'EBP',
  EBX = 'EBX',
  ECX = 'ECX',
  EDI = 'EDI',
  EDX = 'EDX',
  EFLAGS = 'EFLAGS',
  EIP = 'EIP',
  EIZ = 'EIZ',
  ES = 'ES',
  ESI = 'ESI',
  ESP = 'ESP',
  FPSW = 'FPSW',
  FS = 'FS',
  GS = 'GS',
  IP = 'IP',
  RAX = 'RAX',
  RBP = 'RBP',
  RBX = 'RBX',
  RCX = 'RCX',
  RDI = 'RDI',
  RDX = 'RDX',
  RIP = 'RIP',
  RIZ = 'RIZ',
  RSI = 'RSI',
  RSP = 'RSP',
  SI = 'SI',
  SIL = 'SIL',
  SP = 'SP',
  SPL = 'SPL',
  SS = 'SS',
  CR0 = 'CR0',
  CR1 = 'CR1',
  CR2 = 'CR2',
  CR3 = 'CR3',
  CR4 = 'CR4',
  CR5 = 'CR5',
  CR6 = 'CR6',
  CR7 = 'CR7',
  CR8 = 'CR8',
  CR9 = 'CR9',
  CR10 = 'CR10',
  CR11 = 'CR11',
  CR12 = 'CR12',
  CR13 = 'CR13',
  CR14 = 'CR14',
  CR15 = 'CR15',
  DR0 = 'DR0',
  DR1 = 'DR1',
  DR2 = 'DR2',
  DR3 = 'DR3',
  DR4 = 'DR4',
  DR5 = 'DR5',
  DR6 = 'DR6',
  DR7 = 'DR7',
  DR8 = 'DR8',
  DR9 = 'DR9',
  DR10 = 'DR10',
  DR11 = 'DR11',
  DR12 = 'DR12',
  DR13 = 'DR13',
  DR14 = 'DR14',
  DR15 = 'DR15',
  FP0 = 'FP0',
  FP1 = 'FP1',
  FP2 = 'FP2',
  FP3 = 'FP3',
  FP4 = 'FP4',
  FP5 = 'FP5',
  FP6 = 'FP6',
  FP7 = 'FP7',
  K0 = 'K0',
  K1 = 'K1',
  K2 = 'K2',
  K3 = 'K3',
  K4 = 'K4',
  K5 = 'K5',
  K6 = 'K6',
  K7 = 'K7',
  MM0 = 'MM0',
  MM1 = 'MM1',
  MM2 = 'MM2',
  MM3 = 'MM3',
  MM4 = 'MM4',
  MM5 = 'MM5',
  MM6 = 'MM6',
  MM7 = 'MM7',
  R8 = 'R8',
  R9 = 'R9',
  R10 = 'R10',
  R11 = 'R11',
  R12 = 'R12',
  R13 = 'R13',
  R14 = 'R14',
  R15 = 'R15',
  ST0 = 'ST0',
  ST1 = 'ST1',
  ST2 = 'ST2',
  ST3 = 'ST3',
  ST4 = 'ST4',
  ST5 = 'ST5',
  ST6 = 'ST6',
  ST7 = 'ST7',
  XMM0 = 'XMM0',
  XMM1 = 'XMM1',
  XMM2 = 'XMM2',
  XMM3 = 'XMM3',
  XMM4 = 'XMM4',
  XMM5 = 'XMM5',
  XMM6 = 'XMM6',
  XMM7 = 'XMM7',
  XMM8 = 'XMM8',
  XMM9 = 'XMM9',
  XMM10 = 'XMM10',
  XMM11 = 'XMM11',
  XMM12 = 'XMM12',
  XMM13 = 'XMM13',
  XMM14 = 'XMM14',
  XMM15 = 'XMM15',
  XMM16 = 'XMM16',
  XMM17 = 'XMM17',
  XMM18 = 'XMM18',
  XMM19 = 'XMM19',
  XMM20 = 'XMM20',
  XMM21 = 'XMM21',
  XMM22 = 'XMM22',
  XMM23 = 'XMM23',
  XMM24 = 'XMM24',
  XMM25 = 'XMM25',
  XMM26 = 'XMM26',
  XMM27 = 'XMM27',
  XMM28 = 'XMM28',
  XMM29 = 'XMM29',
  XMM30 = 'XMM30',
  XMM31 = 'XMM31',
  YMM0 = 'YMM0',
  YMM1 = 'YMM1',
  YMM2 = 'YMM2',
  YMM3 = 'YMM3',
  YMM4 = 'YMM4',
  YMM5 = 'YMM5',
  YMM6 = 'YMM6',
  YMM7 = 'YMM7',
  YMM8 = 'YMM8',
  YMM9 = 'YMM9',
  YMM10 = 'YMM10',
  YMM11 = 'YMM11',
  YMM12 = 'YMM12',
  YMM13 = 'YMM13',
  YMM14 = 'YMM14',
  YMM15 = 'YMM15',
  YMM16 = 'YMM16',
  YMM17 = 'YMM17',
  YMM18 = 'YMM18',
  YMM19 = 'YMM19',
  YMM20 = 'YMM20',
  YMM21 = 'YMM21',
  YMM22 = 'YMM22',
  YMM23 = 'YMM23',
  YMM24 = 'YMM24',
  YMM25 = 'YMM25',
  YMM26 = 'YMM26',
  YMM27 = 'YMM27',
  YMM28 = 'YMM28',
  YMM29 = 'YMM29',
  YMM30 = 'YMM30',
  YMM31 = 'YMM31',
  ZMM0 = 'ZMM0',
  ZMM1 = 'ZMM1',
  ZMM2 = 'ZMM2',
  ZMM3 = 'ZMM3',
  ZMM4 = 'ZMM4',
  ZMM5 = 'ZMM5',
  ZMM6 = 'ZMM6',
  ZMM7 = 'ZMM7',
  ZMM8 = 'ZMM8',
  ZMM9 = 'ZMM9',
  ZMM10 = 'ZMM10',
  ZMM11 = 'ZMM11',
  ZMM12 = 'ZMM12',
  ZMM13 = 'ZMM13',
  ZMM14 = 'ZMM14',
  ZMM15 = 'ZMM15',
  ZMM16 = 'ZMM16',
  ZMM17 = 'ZMM17',
  ZMM18 = 'ZMM18',
  ZMM19 = 'ZMM19',
  ZMM20 = 'ZMM20',
  ZMM21 = 'ZMM21',
  ZMM22 = 'ZMM22',
  ZMM23 = 'ZMM23',
  ZMM24 = 'ZMM24',
  ZMM25 = 'ZMM25',
  ZMM26 = 'ZMM26',
  ZMM27 = 'ZMM27',
  ZMM28 = 'ZMM28',
  ZMM29 = 'ZMM29',
  ZMM30 = 'ZMM30',
  ZMM31 = 'ZMM31',
  R8B = 'R8B',
  R9B = 'R9B',
  R10B = 'R10B',
  R11B = 'R11B',
  R12B = 'R12B',
  R13B = 'R13B',
  R14B = 'R14B',
  R15B = 'R15B',
  R8D = 'R8D',
  R9D = 'R9D',
  R10D = 'R10D',
  R11D = 'R11D',
  R12D = 'R12D',
  R13D = 'R13D',
  R14D = 'R14D',
  R15D = 'R15D',
  R8W = 'R8W',
  R9W = 'R9W',
  R10W = 'R10W',
  R11W = 'R11W',
  R12W = 'R12W',
  R13W = 'R13W',
  R14W = 'R14W',
  R15W = 'R15W',
  IDTR = 'IDTR',
  GDTR = 'GDTR',
  LDTR = 'LDTR',
  TR = 'TR',
  FPCW = 'FPCW',
  FPTAG = 'FPTAG',
  MSR = 'MSR',
  MXCSR = 'MXCSR',
  FS_BASE = 'FS_BASE',
  GS_BASE = 'GS_BASE',
}

export enum FlagOperand {
  CF = 'CF',
  ZF = 'ZF',
  SF = 'SF',
  OF = 'OF',
}

export type Operand = RegisterOperand | FlagOperand;
