{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759811882282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759811882282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  7 13:37:10 2025 " "Processing started: Tue Oct  7 13:37:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759811882282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759811882282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EXE31 -c VGAtop " "Command: quartus_sta EXE31 -c VGAtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759811882282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759811882313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 96 " "Ignored 96 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_Standard was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1759811882723 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1759811882723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759811882815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759811882815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811882844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811882844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGAtop.sdc " "Synopsys Design Constraints File file not found: 'VGAtop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759811883376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811883377 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759811883387 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759811883387 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1759811883387 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811883387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811883387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u9\|oVGA_HS VGA_Ctrl:u9\|oVGA_HS " "create_clock -period 1.000 -name VGA_Ctrl:u9\|oVGA_HS VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759811883388 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811883388 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811883394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811883394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811883394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759811883394 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759811883395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811883396 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759811883397 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759811883404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759811883449 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759811883449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.445 " "Worst-case setup slack is -7.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.445           -3874.202 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.445           -3874.202 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.986             -45.679 VGA_Ctrl:u9\|oVGA_HS  " "   -3.986             -45.679 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811883450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.291               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.378               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811883456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811883457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811883458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.240 VGA_Ctrl:u9\|oVGA_HS  " "   -0.394             -11.240 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLK  " "    9.900               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.271               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.271               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811883460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811883460 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759811883491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759811883517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759811885140 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811885245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811885245 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811885245 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759811885245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811885246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759811885268 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759811885268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.828 " "Worst-case setup slack is -6.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.828           -3511.406 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.828           -3511.406 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782             -45.395 VGA_Ctrl:u9\|oVGA_HS  " "   -3.782             -45.395 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811885269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.348               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.378               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811885274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811885275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811885275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -10.275 VGA_Ctrl:u9\|oVGA_HS  " "   -0.394             -10.275 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLK  " "    9.926               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.247               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.247               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811885277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811885277 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759811885304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759811885445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759811887000 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887099 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887099 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887099 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759811887099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811887100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759811887105 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759811887105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.628 " "Worst-case setup slack is -5.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.628           -2957.999 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.628           -2957.999 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254             -19.990 VGA_Ctrl:u9\|oVGA_HS  " "   -2.254             -19.990 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.127               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811887112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811887112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.152 " "Worst-case minimum pulse width slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.152               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLK  " "    9.643               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.390               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.390               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887114 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759811887141 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1759811887322 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1759811887322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759811887323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759811887328 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759811887328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.523 " "Worst-case setup slack is -4.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.523           -2355.912 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.523           -2355.912 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930             -17.277 VGA_Ctrl:u9\|oVGA_HS  " "   -1.930             -17.277 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.126               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811887335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759811887335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.148 " "Worst-case minimum pulse width slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 VGA_Ctrl:u9\|oVGA_HS  " "    0.148               0.000 VGA_Ctrl:u9\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLK  " "    9.632               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.388               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.388               0.000 pll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759811887337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759811887337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759811888993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759811888994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 103 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759811889033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  7 13:38:09 2025 " "Processing ended: Tue Oct  7 13:38:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759811889033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759811889033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759811889033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759811889033 ""}
