/*
 * Copyright 2025 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv8-m.dtsi>
#include <zephyr/dt-bindings/clock/imx943_clock.h>
#include <mem.h>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m33";
			reg = <0>;
			clock-frequency = <DT_FREQ_M(333)>;

			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;

		scmi_shmem0: memory@44721000 {
			compatible = "arm,scmi-shmem";
			reg = <0x44721000 0x80>;
		};
	};

	firmware {
		scmi {
			compatible = "arm,scmi";
			shmem = <&scmi_shmem0>;
			mboxes = <&mu8 0>;
			mbox-names = "tx";

			#address-cells = <1>;
			#size-cells = <0>;

			scmi_devpd: protocol@11 {
				compatible = "arm,scmi-power";
				reg = <0x11>;
				#power-domain-cells = <1>;
			};

			scmi_clk: protocol@14 {
				compatible = "arm,scmi-clock";
				reg = <0x14>;
				#clock-cells = <1>;
			};

			scmi_iomuxc: protocol@19 {
				compatible = "arm,scmi-pinctrl";
				reg = <0x19>;

				pinctrl: pinctrl {
					compatible = "nxp,imx943-pinctrl", "nxp,imx93-pinctrl";
				};
			};
		};
	};

	soc {
		itcm: itcm@ffc0000 {
			compatible = "nxp,imx-itcm";
			reg = <0xffc0000 DT_SIZE_K(256)>;
		};

		dtcm: dtcm@20000000 {
			compatible = "nxp,imx-dtcm";
			reg = <0x20000000 DT_SIZE_K(256)>;
		};

		lpuart3: serial@42570000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42570000 DT_SIZE_K(64)>;
			interrupts = <74 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART3>;
			status = "disabled";
		};

		lpuart4: serial@42580000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42580000 DT_SIZE_K(64)>;
			interrupts = <75 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART4>;
			status = "disabled";
		};

		lpuart5: serial@42590000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42590000 DT_SIZE_K(64)>;
			interrupts = <76 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART5>;
			status = "disabled";
		};

		lpuart6: serial@425a0000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x425a0000 DT_SIZE_K(64)>;
			interrupts = <77 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART6>;
			status = "disabled";
		};

		lpuart7: serial@42690000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42690000 DT_SIZE_K(64)>;
			interrupts = <78 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART7>;
			status = "disabled";
		};

		lpuart8: serial@426a0000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x426a0000 DT_SIZE_K(64)>;
			interrupts = <79 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART8>;
			status = "disabled";
		};

		lpuart9: serial@42a50000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42a50000 DT_SIZE_K(64)>;
			interrupts = <80 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART9>;
			status = "disabled";
		};

		lpuart10: serial@42a60000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42a60000 DT_SIZE_K(64)>;
			interrupts = <81 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART10>;
			status = "disabled";
		};

		lpuart11: serial@42a70000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42a70000 DT_SIZE_K(64)>;
			interrupts = <82 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART11>;
			status = "disabled";
		};

		lpuart12: serial@42a80000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x42a80000 DT_SIZE_K(64)>;
			interrupts = <83 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART12>;
			status = "disabled";
		};

		lpuart1: serial@44380000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x44380000 DT_SIZE_K(64)>;
			interrupts = <21 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART1>;
			status = "disabled";
		};

		lpuart2: serial@44390000 {
			compatible = "nxp,imx-lpuart", "nxp,lpuart";
			reg = <0x44390000 DT_SIZE_K(64)>;
			interrupts = <22 3>;
			clocks = <&scmi_clk IMX943_CLK_LPUART2>;
			status = "disabled";
		};

		mu8: mbox@44720000 {
			compatible = "nxp,mbox-imx-mu";
			reg = <0x44720000 DT_SIZE_K(64)>;
			interrupts = <273 0>;
			#mbox-cells = <1>;
		};

		netc: ethernet@4ca00000 {
			reg = <0x4ca00000 0x500000>;
			interrupts = <294 0>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			emdio: mdio@4cde0000 {
				compatible = "nxp,imx-netc-emdio";
				reg = <0x4cde0000 0x10000>;
				clocks = <&scmi_clk IMX943_CLK_ENET>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			enetc_psi0: ethernet@4cc80000 {
				compatible = "nxp,imx-netc-psi";
				reg = <0x4cc80000 0x10000>;
				mac-index = <0>;
				si-index = <0>;
				status = "disabled";
			};

			enetc_psi1: ethernet@4ccc0000 {
				compatible = "nxp,imx-netc-psi";
				reg = <0x4ccc0000 0x10000>;
				mac-index = <1>;
				si-index = <1>;
				status = "disabled";
			};

			enetc_psi2: ethernet@4cd00000 {
				compatible = "nxp,imx-netc-psi";
				reg = <0x4cd00000 0x10000>;
				mac-index = <2>;
				si-index = <2>;
				status = "disabled";
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
