# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
in_tck_i(R)->clk_jtag(R)	1.000    */-0.850        */0.500         out_tdo_o    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    */-0.848        */0.500         out_spi_sdo3_o    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    */-0.847        */0.500         out_spi_sdo2_o    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    -0.826/*        0.500/*         out_spi_sdo0_o    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    */-0.798        */0.500         out_spi_sdo1_o    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    */-0.757        */0.500         out_spi_mode_o[1]    1
in_clk(F)->in_clk(F)	20.703   -0.736/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(F)->in_clk(F)	20.673   -0.731/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/g13/B    1
in_clk(F)->in_clk(F)	20.701   -0.711/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.814    */-0.710        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.710        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.709        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.708        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.708        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.707        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.707        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.707        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.707        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.707        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.706        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.706        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.706        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.706        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.705        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.704        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.704        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.704        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.704        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.703        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.700        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.813    -0.698/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.696        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/D    1
in_spi_clk_i(R)->clk_jtag(R)	1.000    -0.695/*        0.500/*         out_spi_mode_o[0]    1
in_clk(F)->in_clk(F)	20.662   -0.693/*        0.000/*         top_inst_peripherals_i/genblk1[0].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.786    -0.692/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.691        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.689/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.689/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.689        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.784    -0.688/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.688        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.688        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.688/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.688        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.687        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.687        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.687        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.783    -0.687/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.687        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.687        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.687        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.687        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.687        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.687        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.687/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.687        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.687        */-0.020        top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.687        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.687        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.687        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.686        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.686        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.686        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.686        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.686        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.686        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.814    -0.686/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.686        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.686        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.686        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.685        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.685        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.685        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.685        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.685        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.685        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.785    -0.685/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.685        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.685        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.685        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.685        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.684        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.684        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.684        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.684        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.684        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.684        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.684        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.684        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.684        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.684        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.684        */-0.022        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.683        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.683        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.683        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.683        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.683        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.683        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.683        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.683        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.683        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.683        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.683        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.831    */-0.683        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.683        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.682        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.682        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	0.788    -0.682/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.682        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.682        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.682        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.682        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.682        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.682        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.682        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.682        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.682        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.682        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.682        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.682        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.682        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.682        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.681        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.681        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.681        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.681        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.681        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.681        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.681        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.681        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.681        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.681        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.680        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.816    -0.680/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.680        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.680        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.680        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.680        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.680        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.816    -0.680/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.680        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.815    -0.680/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.818    -0.680/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.680        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.680        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.679        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.679        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.816    -0.679/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.679        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.678        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.678        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.678        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.678        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.678        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.678        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.678        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.678        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.678        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.813    -0.677/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.677        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.677        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.677        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.676        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.676        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.676        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.676        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.676        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.676        */-0.022        top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.675        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.675        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.675        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.814    -0.675/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.813    -0.674/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.814    -0.674/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.674        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.674        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.674        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.674        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.807    -0.672/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.671        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/D    1
in_clk(F)->in_clk(F)	20.666   -0.671/*        0.000/*         top_inst_peripherals_i/genblk1[5].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.786    */-0.671        */0.008         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.784    -0.670/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.669/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.669/*        0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.669        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.669        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.668        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.786    -0.668/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.668/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.667        */-0.010        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.667        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.667        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.666        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.666        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.666        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.666        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.666        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.665        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.665        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.665        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.665        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.665        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.790    -0.665/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.665        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.665/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.665        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.665        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/D    1
in_clk(R)->in_clk(R)	0.809    */-0.665        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.784    -0.665/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.665/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.665        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.665        */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.788    -0.665/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.665        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.664        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.664/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.664        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.664        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.664        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.789    -0.664/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.664        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.664        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.664        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.664        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.664        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.664        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.664        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.664        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.785    -0.663/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.663        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.663        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.663        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.663        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.805    -0.663/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.663        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.663        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.663        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.663        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.663        */-0.022        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.663        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.663        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.789    -0.663/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.663        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.663        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.663        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.663        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.663        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.663        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.662        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.662        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.662        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.662        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.662        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.662        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.662        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.662        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.662        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.662        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.790    -0.662/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.662        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.784    -0.662/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.662        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.661        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.661        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.661        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.661        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.661        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.661        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.661        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.661        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.661        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.661        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.661        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.790    -0.661/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.660        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.660        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.660        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.811    -0.660/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.660        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.660        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.660        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.660        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.660        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.796    -0.660/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.660        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.660        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.788    -0.660/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.660        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.789    -0.660/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.660        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.660        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.660        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.660        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.659        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.659        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.833    */-0.659        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.659        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.659        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.659        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.659        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.659        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.659        */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.659        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.659        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.659        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.659        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.659        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.787    -0.659/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.659        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.658        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.658        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.658        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.658        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.658        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.658        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.658        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.658        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.658        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.658        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.658        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.658        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.658        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.658        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.658        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.784    -0.657/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.832    */-0.657        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.657        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.657        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.657        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.657        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.657        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.657        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.657        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.657        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.657        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.813    -0.657/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.657        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.656        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.656        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.656        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.656        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.655        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.655        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.655        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.655        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.655        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.655        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.814    -0.655/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.655        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.655        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.655        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.654        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.654        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.654        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.654        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	0.786    -0.654/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.653        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.653        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.653        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.653        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.653        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.653        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.653        */-0.011        top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.653        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.653        */-0.011        top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.653        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.653        */-0.010        top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.652        */-0.012        top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/D    1
in_clk(R)->in_clk(R)	0.813    -0.652/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.652/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.652        */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.652        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.652        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.651        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.783    -0.651/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.651        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.651        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.651        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	0.815    -0.651/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.650        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.650        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.650        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.650        */-0.013        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.650        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.650        */-0.014        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.650        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.650        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.650        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/D    1
in_clk(R)->in_clk(R)	0.815    -0.650/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.649        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.649        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.649        */-0.021        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/D    1
in_clk(R)->in_clk(R)	0.818    -0.649/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.649        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.649        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.787    -0.648/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.648        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.648        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(F)->in_clk(F)	20.668   -0.648/*        0.000/*         top_inst_peripherals_i/genblk1[4].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.813    */-0.648        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.648        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.648        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.648        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.648        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.647        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.785    -0.647/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.647        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.647        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.647        */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.646        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.786    -0.646/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.646        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.813    -0.646/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.646        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.646        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.646        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.646        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.646        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.646        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.646        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.646        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.645        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.645        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.645        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.645        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.787    -0.644/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.644/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.644        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.644        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.644/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.644        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.644        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.789    -0.643/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.643        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.642        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.789    -0.642/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.642/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.642        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.642        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.642        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.786    -0.642/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.642        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.642        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.642        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.642        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.641/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.641        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.641/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.641/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.641        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.813    -0.641/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.641        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.641        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.641        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.641        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.641        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.641        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.640        */-0.021        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.792    -0.640/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.640/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.640/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.640        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.640        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.640        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.640        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.786    -0.640/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.639        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.639        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.639        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.639        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.639        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.639        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.639        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.639        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.639        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.639        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.639        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.639        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.639        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.639        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.790    -0.639/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.639        */-0.019        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.639        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.639        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.639        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.638        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.638        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.812    -0.638/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.793    -0.638/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.638        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.791    -0.638/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.637        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.637        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.637        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.637        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.637        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.637        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.636        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.636        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.636        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.636        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.636        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/D    1
in_clk(R)->in_clk(R)	0.793    -0.636/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.636        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.636        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.636        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.636        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.635        */-0.020        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.817    -0.635/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/D    1
in_clk(R)->in_clk(R)	0.818    -0.635/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.635        */-0.023        top_inst_peripherals_i/apb2per_debug_i/CS_reg/D    1
in_clk(R)->in_clk(R)	0.804    -0.635/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.635        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.817    -0.635/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.634        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.634        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.788    -0.634/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.634        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.634        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.634        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.634        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.634        */-0.020        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.793    -0.634/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.634        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.633        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.633        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/D    1
in_clk(R)->in_clk(R)	0.784    -0.633/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.632        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.632        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.632        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.632        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.632        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.632        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.815    -0.632/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.632        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.632        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.632        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.631        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.631        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.631        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.631        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.631        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.631        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.833    */-0.631        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.817    -0.630/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.630        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.630        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.630        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.630        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.630        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.630        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.630        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.630        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.630        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.630        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.629        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.629/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.629        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.815    -0.629/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.783    -0.629/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.629/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.629        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/D    1
in_clk(R)->in_clk(R)	0.822    */-0.629        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.629        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.629        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	0.787    -0.629/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.628        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.628        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.628        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.628        */-0.019        top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.627        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.627        */-0.015        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.627        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.783    -0.627/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.627        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.813    -0.627/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.627        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.813    -0.627/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.815    -0.627/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.793    -0.626/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.626/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.626        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.626        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.787    -0.626/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.626/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.625        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.625        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.624        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.785    -0.624/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.624/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.624        */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.624        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.623        */-0.006        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.623        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.623        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.623        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.622        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.622        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.780    -0.622/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.622        */-0.009        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.622        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.622        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.622        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.622        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.622        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.621        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.621        */-0.004        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.621        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.620        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.620        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.620/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.620        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.619        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.619        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.619        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.619        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.619        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.618        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.618        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.618        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.618        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.618        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.618        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.618        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.776    -0.617/*        0.014/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.617        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.788    -0.617/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.617/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.617/*        0.012/*         top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.617        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.617        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.617        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.617        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.790    -0.617/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.617/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.617/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.617/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.616        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.616        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.616        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.616        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.616        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.815    -0.616/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.615        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.615        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.615        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.615        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.615        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.615        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.614        */-0.005        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.614        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.614        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.614        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.787    -0.614/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.614/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.614        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.815    -0.614/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/D    1
in_clk(R)->in_clk(R)	0.786    -0.614/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.613        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.613        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.613        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.613        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.793    -0.612/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.612/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(F)->in_clk(F)	20.702   -0.612/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.829    */-0.612        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.612        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.612        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.787    -0.611/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.611        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.610/*        0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.610        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.811    -0.610/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.817    -0.610/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.609        */-0.013        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.608        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.608/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_clk(R)->in_clk(R)	0.782    -0.608/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.608        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.608        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/D    1
in_clk(R)->in_clk(R)	0.816    -0.608/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/D    1
in_tck_i(R)->in_clk(R)	0.805    -0.607/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.607        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.607        */-0.025        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.607        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.606        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.816    -0.606/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.606        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.606        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.606        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.812    -0.606/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.773    -0.606/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.606/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.605/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.605        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.770    -0.605/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.605/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.605        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.811    -0.605/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.605        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	0.778    -0.604/*        0.012/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.604        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.781    -0.603/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.603/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.603        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.603        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/D    1
in_clk(R)->in_clk(R)	0.786    -0.603/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.603/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.603        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.603        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.603        */-0.016        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.602        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.784    -0.602/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.602        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/D    1
in_clk(R)->in_clk(R)	0.788    -0.602/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.601/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.601/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.601        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.782    -0.601/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.601        */-0.012        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/D    1
in_clk(R)->in_clk(R)	0.795    -0.600/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.600        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.779    -0.600/*        0.012/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.600/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.600        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.600        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.600        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.786    -0.599/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.599        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.599        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.599        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.599        */-0.025        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/D    1
in_clk(R)->in_clk(R)	0.818    */-0.598        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.598        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.793    -0.598/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.598/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.598        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/D    1
in_clk(R)->in_clk(R)	0.823    */-0.598        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.598        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.598        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.781    -0.598/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.597        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.597        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.597/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.597        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.817    -0.597/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/D    1
in_clk(R)->in_clk(R)	0.785    -0.597/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.596        */-0.017        top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/D    1
in_clk(R)->in_clk(R)	0.794    -0.596/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.596        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.596        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.596        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.595        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.595        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.595        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.595        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.595        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.595        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.595        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.595        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.595        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.595        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.595        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.786    -0.595/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.595/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.595        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.594        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.594        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/D    1
in_clk(R)->in_clk(R)	0.806    -0.593/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.593        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.593        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.593        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.593        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.593        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.593        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	0.818    -0.593/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.796    -0.593/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.593/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.593        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.593/*        0.012/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.593        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.592/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.592/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.592        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.592        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.592        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.592        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.592/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.592        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.592        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.592        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.592/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.592        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.591        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.591/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.591/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.591        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.591        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.591/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.591/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.591/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.591/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.591/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.590        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.590        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.816    -0.590/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.590        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.590        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.589/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.589/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.589        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.589        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.589/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.589        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.589/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.589        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.588        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.588        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.772    -0.588/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.588/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.588        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.588/*        0.017/*         top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.588        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.788    -0.588/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.588/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.588        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.587        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/D    1
in_tck_i(R)->in_clk(R)	0.801    -0.587/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.587        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.587        */-0.016        top_inst_peripherals_i/apb_uart_i/DTRN_reg/D    1
in_clk(R)->in_clk(R)	0.817    */-0.587        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.587        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.587        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.587        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.587        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.587        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.816    -0.586/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.586        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.586        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.586        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.795    -0.586/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.586        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.586        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	0.813    -0.586/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.585        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.796    -0.585/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.585        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.585        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.585        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.585        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.585        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.585        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.585        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.585        */-0.008        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/D    1
in_clk(R)->in_clk(R)	0.798    */-0.585        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.584        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.584        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.584        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.817    -0.584/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.584        */-0.015        top_inst_peripherals_i/apb_uart_i/RTSN_reg/D    1
in_clk(R)->in_clk(R)	0.824    */-0.583        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.583        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.583        */-0.014        top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/D    1
in_clk(R)->in_clk(R)	0.767    -0.583/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.583        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.783    -0.583/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.582        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/D    1
in_clk(R)->in_clk(R)	0.788    -0.582/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.581/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.784    -0.581/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.581        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.777    -0.581/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.580        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.580        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/D    1
in_clk(R)->in_clk(R)	0.780    -0.580/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.580        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.580        */-0.011        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.791    -0.580/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.580/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/D    1
in_clk(R)->in_clk(R)	0.785    -0.579/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.579/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.579/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.578        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.578        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.578        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.578        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.795    -0.578/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.578        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.577        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.577        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.577        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.818    -0.577/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/D    1
in_clk(R)->in_clk(R)	0.796    -0.577/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.576        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.778    -0.576/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.576/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.576        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.576        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.575        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.575        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.811    -0.575/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.574        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.796    -0.574/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.574        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.815    -0.574/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.574        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.574        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/D    1
in_clk(R)->in_clk(R)	0.790    -0.574/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.574        */-0.021        top_inst_peripherals_i/apb_uart_i/iTXStart_reg/D    1
in_clk(R)->in_clk(R)	0.784    -0.574/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.574        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.574        */-0.012        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/D    1
in_clk(R)->in_clk(R)	0.788    -0.574/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.574        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.783    -0.573/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.573/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/D    1
in_clk(R)->in_clk(R)	0.814    -0.573/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.573        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.573        */-0.022        top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/D    1
in_clk(R)->in_clk(R)	0.794    -0.573/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.573/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.572/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.572        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.572        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.797    -0.572/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.572        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.572        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.571        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.571        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.773    -0.571/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.571        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.570        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.817    -0.570/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.814    -0.569/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.818    -0.569/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.569        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.569        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.569        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.568        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.785    -0.568/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.568/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.798    -0.568/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.568        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.568        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.568        */-0.011        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.815    -0.567/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.567        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.567        */-0.016        top_inst_peripherals_i/apb_uart_i/iRTS_reg/D    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.567        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.567        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.567/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	0.828    */-0.567        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.567        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.566/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.566        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	0.780    -0.566/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.566/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.566/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.566/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.566/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.566/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.566        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.565        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.565        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.565        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.565        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.565        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.565        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.565        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.565        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.565        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.564        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.564        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.818    -0.564/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.771    -0.564/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.564        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.564        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.784    -0.564/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.564        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/D    1
in_clk(R)->in_clk(R)	0.785    -0.564/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.564        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.788    -0.564/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.564        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.564        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.563        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.812    -0.563/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.563        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.563        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.563/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.563        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.812    -0.563/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.562        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.562        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.562        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.562        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.562        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.789    -0.562/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.562        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.562        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.562        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.562        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.813    -0.562/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.796    -0.562/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.562/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.561        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.561        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/D    1
in_clk(R)->in_clk(R)	0.812    */-0.561        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.783    -0.561/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.561/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.561        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.768    -0.561/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.561        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.560/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.560        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.560        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.560        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	0.787    -0.560/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.560        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.818    -0.560/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.560/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.560        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.560        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_tck_i(R)->in_clk(R)	0.805    -0.560/*        -0.001/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.559        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.559        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.559        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.790    -0.558/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.558        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.558        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.558        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.558        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    -0.558/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.815    -0.558/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.558        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.558        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.558        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.558        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.558        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.557/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.557        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.557        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.557        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.557        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.557        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.557        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.557/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.815    -0.557/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.557        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.759    */-0.557        */0.027         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.557        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.783    -0.557/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.557        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.784    -0.557/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.557        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.556        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.556/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.556        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/D    1
in_tck_i(R)->in_clk(R)	0.828    */-0.555        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.555        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.555        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.555        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.555        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.781    -0.555/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.555        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.555        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.555        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.554        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.554        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.554/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.554/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.554/*        0.026/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.554        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.554        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.818    -0.554/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.554        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.554        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.554/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.554        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.553        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.553        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.553        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.553        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.553        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.553        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.781    -0.553/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.553/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/D    1
in_clk(R)->in_clk(R)	0.779    -0.553/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.553        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.552        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.552        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.814    -0.552/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/D    1
in_tck_i(R)->in_clk(R)	0.807    */-0.552        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.794    -0.552/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.552        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.552        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.817    -0.551/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.551        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.778    -0.551/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.551        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.551        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.551/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.551        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.551/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.551        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.551        */-0.022        top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/D    1
in_clk(R)->in_clk(R)	0.788    -0.551/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.551/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.551/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.550        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.550        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.777    -0.550/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.550        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.550        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.550        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.550        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.550        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.550        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.550        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.550        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.549/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.549/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.549/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/D    1
in_clk(R)->in_clk(R)	0.788    -0.549/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.549        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.549        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.549        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.549/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.548        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.548        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.548        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	0.795    -0.548/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.548/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.548        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.548/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.548        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.548        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.548        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.548        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.548        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.548        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.548        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.548        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.547        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.547        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.547        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.547        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.547        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.547        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.547        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.547        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.547        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.547        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.817    -0.546/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.546        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.546/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TI    1
in_clk(R)->in_clk(R)	0.794    -0.546/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.546        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.546        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.546        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.546        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.546        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.546        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.546        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.545        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.545        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.545/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.545/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.545/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.545/*        0.006/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.545/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.545        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.545        */0.012         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.545        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.544        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.544        */0.012         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.544        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.544        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.544/*        0.009/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.544        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.544        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	0.799    -0.544/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.544/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.544/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.543        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.543        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.543        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.543        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.543        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.543        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.543        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.543        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.543        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.789    -0.543/*        0.005/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.543        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.543        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.799    -0.542/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.542/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.542/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.542/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.542/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.542        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/D    1
in_tck_i(R)->in_clk(R)	0.826    */-0.542        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.777    -0.542/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.541        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.541        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.541        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.541        */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.541        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.541        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.779    -0.541/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.541/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.541/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.541        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.541        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.541        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.541        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.541        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.541        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.540        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.540        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.778    -0.540/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.540/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.540/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.540/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.540        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/D    1
in_clk(R)->in_clk(R)	0.781    -0.540/*        0.020/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.540/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.540        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.540        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.819    -0.540/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.777    -0.540/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.540        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.539/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.539/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.539/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.539        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.539        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.793    -0.539/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.539        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.539        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.539/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.538        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.786    -0.538/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.538        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.538        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.815    -0.538/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.538        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.537        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.537        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.810    -0.537/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.800    -0.537/*        -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.537        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.771    -0.537/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.537        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.537        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.814    -0.536/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.536        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/D    1
in_clk(R)->in_clk(R)	0.787    -0.536/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.536        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.536        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.536        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.536        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.536        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.788    -0.536/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.536/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.536        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.535        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.535        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.819    -0.535/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.817    -0.535/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.535        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.535        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.535        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.535        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.534        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.784    -0.534/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.534        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.782    -0.534/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.534/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.534        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.534        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.534        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.534        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    -0.534/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.534        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.534        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.534        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.534        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.534        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.776    -0.534/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.534/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.534        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.534        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.533        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.533        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.533        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.533        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.808    -0.533/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.533        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.813    -0.533/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.533        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.533        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.810    -0.533/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.533        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.533        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.532        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.532        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.532        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.532        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.532/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.817    -0.532/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/D    1
in_clk(R)->in_clk(R)	0.813    -0.532/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.532        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.531/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.531        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.531        */-0.007        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.531        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.531        */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.796    -0.531/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.531/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.531/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.531/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TI    1
in_clk(R)->in_clk(R)	0.792    -0.531/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.531        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.531        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.531/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.531        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.795    -0.531/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.531/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.530/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.785    */-0.530        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.530        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.530        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.530        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.779    -0.530/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.530/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.530        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/D    1
in_clk(R)->in_clk(R)	0.797    -0.530/*        -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.530        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.812    -0.530/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.798    -0.530/*        -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.530        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.530        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.530        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/D    1
in_clk(R)->in_clk(R)	0.794    -0.529/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.529/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.529        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.529        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.529        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.529        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.529/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.529/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.528        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.528        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/D    1
in_clk(R)->in_clk(R)	0.777    -0.528/*        0.026/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.528        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.528        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.528        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.528/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.528        */-0.018        top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/TE    1
in_clk(R)->in_clk(R)	0.776    -0.528/*        0.027/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.528/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.527        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.527        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.527        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.527        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.527        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.527        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.527        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.527        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/D    1
in_clk(R)->in_clk(R)	0.814    -0.526/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.777    -0.526/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.526        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/D    1
in_clk(R)->in_clk(R)	0.813    -0.526/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.526        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.780    -0.526/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.526        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.526/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.526/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.526        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.526        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.526/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.526        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.526        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.526        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.526        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.815    -0.525/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.780    -0.525/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.525        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.798    -0.525/*        -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.780    -0.525/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.525        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.525        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.525        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.525        */-0.004        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    -0.525/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.813    -0.525/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.524        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.524        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.524        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.812    -0.524/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.815    -0.524/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/D    1
in_clk(R)->in_clk(R)	0.815    -0.524/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.807    -0.524/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.524/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/D    1
in_clk(R)->in_clk(R)	0.816    -0.524/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.799    -0.524/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.524/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.524        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.524        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.768    -0.523/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.523        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.523        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.523        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.523        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.523        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.776    -0.523/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.523        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.522        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.522        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.522        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.522        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.522        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.796    -0.522/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.522/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.521        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.807    -0.521/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.811    -0.521/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.792    -0.521/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.521        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.790    -0.521/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.521        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.521/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.521/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.521        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.521        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.521        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.521        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.773    -0.520/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.520/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.520/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.520        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/D    1
in_tck_i(R)->in_clk(R)	0.789    -0.520/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.520/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.520/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.520        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.818    */-0.520        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_tck_i(R)->in_clk(R)	0.817    */-0.519        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.519        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.519        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.785    -0.519/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.519        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.819    -0.519/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.519        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.778    -0.519/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.519        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.519        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.519        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.519        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.519        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.782    -0.519/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.519/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.519/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.519        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.816    -0.519/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/D    1
in_tck_i(R)->in_clk(R)	0.796    -0.518/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.518/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.518/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.518        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.518        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.794    -0.518/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.518/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.518        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.814    -0.518/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/D    1
in_clk(R)->in_clk(R)	0.797    -0.518/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.517/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.517/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.517        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.517        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.829    */-0.517        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.793    -0.517/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.517        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.517        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.517        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.517        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.811    -0.517/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.516        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.516        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.516        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.770    -0.516/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.516        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/D    1
in_clk(R)->in_clk(R)	0.769    -0.516/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.516        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.516        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.515        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.515        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.515        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.515        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.796    -0.515/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.515/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.515        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.787    -0.515/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.515        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.515        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.515        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.793    -0.514/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.514/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.514        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.812    -0.514/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.778    -0.514/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.514/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.514        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.766    -0.514/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.514/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.514/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.514/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.514/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.514/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.514/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.514/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.513/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.513/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.513        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.766    -0.513/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.513        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.766    -0.513/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.513/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.513        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.766    -0.513/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.808    -0.513/*        -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    -0.513/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.513        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.748    -0.513/*        0.046/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.513/*        0.033/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.513        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.777    -0.512/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.512/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.512        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.782    -0.512/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.512        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.512        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.512        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.512        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.780    -0.512/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.512/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.512/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.512/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.512/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.512        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.765    -0.512/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.512/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.511/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.765    -0.511/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.511/*        0.034/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.511/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.511/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.511        */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.511        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.511        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.813    -0.511/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/D    1
in_clk(R)->in_clk(R)	0.822    -0.511/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.795    */-0.511        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.511        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.511        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.511/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.511/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.511        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.511        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.511        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.511/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.510        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.510        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.510/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.510/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.510        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.510        */-0.007        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.510        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.510        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.509        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.509        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.509        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.509/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.509        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.509        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.509        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.509/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.509/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.509        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.819    -0.509/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/D    1
in_clk(R)->in_clk(R)	0.810    -0.509/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.782    -0.509/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.509/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TI    1
in_clk(F)->in_clk(F)	20.705   -0.508/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.797    */-0.508        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.508        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.508        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.508        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.801    -0.508/*        -0.003/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.508        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.508        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.508        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.508        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.508        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.508        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.762    -0.508/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.808    */-0.508        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.508        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.762    -0.507/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.507/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.507/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.507        */-0.018        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.507        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.507        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.507        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.507        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.507        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.781    -0.507/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.507        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.507        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.507        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.507        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.507        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.507        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.506        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.506        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.506        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/D    1
in_clk(R)->in_clk(R)	0.809    */-0.506        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.506        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.506        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.506        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.506        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.506/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.506/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.506/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.506        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.506        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.506        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.793    -0.505/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.505        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.806    -0.505/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.794    -0.505/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.505/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.505        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.505        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.505        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.791    -0.504/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.504        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.504/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.504        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.771    -0.504/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.679    -0.504/*        -0.017/*        top_inst_peripherals_i/genblk1[4].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.504        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.504        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.504        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.504        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.504        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.504        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.504        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.504        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.504        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/D    1
in_clk(R)->in_clk(R)	0.798    -0.504/*        -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.503        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.503        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	0.789    -0.503/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.806    -0.503/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.503        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.503        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.503        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.503/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.503        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.503        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.503        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.503/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.503/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.804    */-0.503        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/D    1
in_clk(R)->in_clk(R)	0.790    -0.503/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.502/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.502        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.502        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.502        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.502        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_tck_i(R)->in_clk(R)	0.791    -0.502/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.502        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.502        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.502/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.502        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.817    -0.502/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/D    1
in_spi_clk_i(R)->in_clk(R)	0.816    */-0.502        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/D    1
in_clk(R)->in_clk(R)	0.787    -0.502/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.502/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.501        */-0.017        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.501        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.501        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.501        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.501        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.501        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.501        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/D    1
in_tck_i(R)->in_clk(R)	0.792    -0.501/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.501        */-0.017        top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.501        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.501        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.799    -0.501/*        -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.771    -0.501/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.501        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.501        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.783    */-0.501        */0.013         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.501        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.785    -0.501/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.781    -0.500/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.500        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.500        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.500        */-0.018        top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/D    1
in_clk(R)->in_clk(R)	0.794    -0.500/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.500        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.500        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.500        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.500/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.500        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.500/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.500/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.500/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.500/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.500        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.783    -0.500/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.500        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.499        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.499        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.499/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.499/*        -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    -0.499/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.499        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.499        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.499        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.499        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.499        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/D    1
in_clk(R)->in_clk(R)	0.769    -0.498/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.498/*        -0.002/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.780    -0.498/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.498/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.498/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_tck_i(R)->in_clk(R)	0.827    */-0.498        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.498        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.791    -0.498/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.498/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.498/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.498/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.498        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.498        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.498        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/D    1
in_clk(R)->in_clk(R)	0.808    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.498        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_tck_i(R)->in_clk(R)	0.810    */-0.498        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.498        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_tck_i(R)->in_clk(R)	0.815    */-0.497        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.778    -0.497/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.497        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.497        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.790    -0.497/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.497/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.497        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.497        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/D    1
in_clk(R)->in_clk(R)	0.775    -0.497/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.497/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.497        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.497        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.497        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.497        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.497        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.497/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.496/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.496        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.496        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.496        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.496        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.496/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.496        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.787    -0.496/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.496        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.496        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.496        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.496        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.496        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.496        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.496        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.496        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.496        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.770    -0.496/*        0.025/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.496        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.495/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.495        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.495        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.495        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.495        */-0.013        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.495        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.495/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.495/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.495        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.495/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.495        */-0.009        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.495/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.495/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.495        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.777    -0.495/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.495        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.495        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_tck_i(R)->in_clk(R)	0.800    -0.495/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.494/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.494        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.793    -0.494/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.494        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.494        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/D    1
in_clk(R)->in_clk(R)	0.773    -0.494/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.494/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.494        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.494        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.494        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.807    */-0.494        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.819    -0.494/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.493        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_tck_i(R)->in_clk(R)	0.827    */-0.493        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.493        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.493        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.493        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	0.786    -0.493/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.493        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.801    -0.493/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.493        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.798    -0.493/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.493        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.493        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.493        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.797    -0.493/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TI    1
in_tck_i(R)->in_clk(R)	0.817    */-0.493        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.493/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.493        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.493/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.493/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.493/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.492        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.793    -0.492/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.492/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.492        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.492/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.492/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.779    -0.492/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.492        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.492/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.492        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.492        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.492        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.492        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.492        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.492        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.798    -0.492/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.492/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.492/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.721    */-0.492        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.820    */-0.491        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.491        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.491        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.491        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.491        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.491        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.491        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.491        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.770    -0.491/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.491        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.766    -0.491/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.491        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.491        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.491        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.491        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.491        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.491        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.491        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.491        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.781    -0.491/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.491        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.491        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.491        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.491        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.491        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.491        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.490/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.490        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.802    */-0.490        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.767    -0.490/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.490        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.490/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.490/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.490        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.792    -0.490/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.490/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.490        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.794    -0.490/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.490        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.490        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.775    -0.490/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.490        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.777    -0.490/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.490        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.490        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.490        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.817    -0.490/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/D    1
in_tck_i(R)->in_clk(R)	0.816    */-0.490        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.489        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.489        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.489        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.489        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.489        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.489        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.489        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.489        */-0.017        top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.788    -0.489/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.489        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.489/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.489        */-0.018        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/D    1
in_clk(R)->in_clk(R)	0.791    -0.489/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.489/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.489        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.489        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.489        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.488        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.488        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.488        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.488        */-0.009        top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.488        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.488        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.488        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.488        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.488        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.806    -0.488/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.488        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/D    1
in_clk(R)->in_clk(R)	0.787    -0.488/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.488        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.487        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.487        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/D    1
in_clk(R)->in_clk(R)	0.788    -0.487/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.487/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.487        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.487        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.816    -0.487/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.814    -0.487/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.487        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.487        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.487        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.487/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.487        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.487        */-0.018        top_inst_peripherals_i/apb_uart_i/iRTS_reg/TE    1
in_clk(R)->in_clk(R)	0.796    -0.487/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.487/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.487        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.810    -0.487/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.788    -0.487/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.486/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.486/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.486        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.777    -0.486/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.486        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.486        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.486        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.486        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.486        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.486        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.486        */-0.017        top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.486        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.486        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.486        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.486        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.485/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.485        */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.485        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.485        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.485/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.485        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/D    1
in_clk(R)->in_clk(R)	0.816    -0.485/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.773    -0.485/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.485        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.485/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.485        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.813    -0.485/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.485        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.485        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.485/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.485        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.485        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.485        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.485        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.789    -0.484/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.484        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.484/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.789    -0.484/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.484        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.484        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.484        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.484        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.484        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.484        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.484/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.484        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	0.774    -0.484/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.484        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.484/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.484        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.788    -0.484/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.484        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.484        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.484        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.484        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.796    -0.484/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.484        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.484        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/D    1
in_clk(R)->in_clk(R)	0.802    -0.484/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.484        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.779    -0.484/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.674    -0.483/*        -0.018/*        top_inst_peripherals_i/genblk1[0].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.827    */-0.483        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.483        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/D    1
in_clk(R)->in_clk(R)	0.795    -0.483/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.483        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.483        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.483        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.483        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.483        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.483/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.483/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.483/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.483        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.483        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.789    -0.483/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.483/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.483/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.483/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.483/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.483/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.483/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.483        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.483        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.482        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.770    -0.482/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.784    */-0.482        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.482/*        -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.482        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.482/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.482        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.482        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.482        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.482        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.482        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	0.786    -0.482/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.786    */-0.482        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.482        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.482        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.786    */-0.482        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.482/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.482/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.482        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.481        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.789    -0.481/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.481        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.481        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.481        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.481        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_tck_i(R)->in_clk(R)	0.806    */-0.481        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.481        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.481        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.481        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.481        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.785    -0.481/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.481/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.481/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.481        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.786    -0.481/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_tck_i(R)->in_clk(R)	0.790    -0.480/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.480        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.791    -0.480/*        0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.480/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.480/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.480/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.480/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.480        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.480        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.786    -0.480/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.480/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.480        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	0.798    -0.480/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.480        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.786    -0.480/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.480        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.480        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.480        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.781    -0.480/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.480/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.480        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.480        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.781    -0.480/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.480        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.480        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.480        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.479        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/D    1
in_clk(R)->in_clk(R)	0.770    -0.479/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.479/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.479/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.479        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.479/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.479        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.787    -0.479/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.479        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.479        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/D    1
in_clk(R)->in_clk(R)	0.792    -0.479/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.479        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.479        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.479        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.479        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.479        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	0.793    -0.478/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.478        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.478        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/D    1
in_clk(R)->in_clk(R)	0.785    -0.478/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.478/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.478        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.798    -0.478/*        -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.478        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/D    1
in_tck_i(R)->in_clk(R)	0.809    -0.478/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.478        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/D    1
in_clk(R)->in_clk(R)	0.778    -0.478/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.478/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.478        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.778    -0.478/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.478/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.478        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.478        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.478        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.478        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.478        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.478/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.478        */-0.014        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.478        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	0.786    -0.478/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.478        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.478        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.478        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.477        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.477/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.477        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.780    -0.477/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.477        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.477        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.477        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.477        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.477        */-0.018        top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.477        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.477        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.815    -0.477/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.477        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.477        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.477        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.477        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.477        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.477        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.477        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.477        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.477        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.766    -0.477/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.477        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/D    1
in_clk(R)->in_clk(R)	0.798    -0.477/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.817    */-0.477        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.477        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.776    -0.477/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.476        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.810    -0.476/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.476        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.476        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/D    1
in_tck_i(R)->in_clk(R)	0.796    */-0.476        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.476        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	0.783    -0.476/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.476        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.476        */-0.024        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.771    -0.476/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.476/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.476        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.476        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.780    -0.476/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.476        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.476/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.476        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.769    -0.476/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.476/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.476        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.788    -0.476/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.475/*        0.011/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.475        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.475/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.475        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.780    -0.475/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    -0.475/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/D    1
in_clk(R)->in_clk(R)	0.784    -0.475/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.475        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.475        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.768    -0.475/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.475        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.475        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.475        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.475        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.475        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.475        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.475        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.475        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.475        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/D    1
in_clk(R)->in_clk(R)	0.785    -0.475/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.475/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.475        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.474        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.474        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.474        */0.044         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.474        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.474        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.474        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.474/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.474        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.474        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.474        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.815    -0.474/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.474        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.788    -0.474/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.474        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.793    -0.474/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	0.805    */-0.474        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.474        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.474        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.474        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.474        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.474        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.474        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.474/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.473        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.473        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.473/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.473        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.473        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.786    -0.473/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.473/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.473        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.473        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.473        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.473        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.813    -0.473/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.798    -0.473/*        -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.473        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.473        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.473        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.473        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.473        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.473        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.473        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.798    -0.473/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.473/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.473/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.788    -0.473/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.473/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.472/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.472        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.472        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.472        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.472        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.472        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.472        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/D    1
in_tck_i(R)->in_clk(R)	0.792    -0.472/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.472        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.789    -0.472/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.472        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.472        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.771    -0.472/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.472/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.472/*        0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/D    1
in_clk(R)->in_clk(R)	0.785    -0.472/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.472/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.472/*        0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_clk(R)	0.777    -0.472/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.472        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.472        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.789    -0.471/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.471/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.471        */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.471        */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.471        */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.471        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.798    -0.471/*        0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	0.783    -0.471/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.471        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/D    1
in_clk(R)->in_clk(R)	0.805    -0.471/*        -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.471        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.797    -0.471/*        0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.471        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/D    1
in_tck_i(R)->in_clk(R)	0.789    -0.471/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.471/*        -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.789    -0.471/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.471        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.471        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.784    -0.471/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.471/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.471        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.471/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.471        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.471/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.471        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_tck_i(R)->in_clk(R)	0.793    -0.471/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.471        */0.001         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.471        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/TE    1
in_tck_i(R)->in_clk(R)	0.803    */-0.471        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.790    -0.471/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.471        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.471        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.790    -0.471/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.471        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.471        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.470        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.470        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/D    1
in_clk(R)->in_clk(R)	0.777    -0.470/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.470/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.470        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/D    1
in_clk(R)->in_clk(R)	0.803    */-0.470        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.783    -0.470/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.470        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.470        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.470/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.470/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.470/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.470/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.470/*        -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.470        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.470        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.470        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.470/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.470/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.470/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.470/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.470        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.760    -0.470/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.470/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.810    */-0.470        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.470/*        0.006/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.816    */-0.470        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/D    1
in_clk(R)->in_clk(R)	0.790    -0.469/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_tck_i(R)->in_clk(R)	0.818    */-0.469        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.790    -0.469/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.469        */-0.005        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.469        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.469        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.790    -0.469/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.469        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.834    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.469/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.469        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.469        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.469        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.469        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.469        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.469/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.469        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.469/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.469/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.469        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.469        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.469        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.469        */-0.009        top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.469        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.469        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.834    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.469        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.469        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.469        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.832    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.469/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.831    */-0.469        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.469        */0.005         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.781    -0.469/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.468        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.468        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.468        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.468        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.468        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_tck_i(R)->in_clk(R)	0.791    -0.468/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.468        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.788    -0.468/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.468/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/D    1
in_clk(R)->in_clk(R)	0.791    -0.468/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.468        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.817    -0.468/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.468        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.468        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.468        */-0.011        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.468        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.468        */-0.009        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.468        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.468        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.468        */-0.011        top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.468        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.468        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.787    -0.468/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.468        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.468        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.468        */-0.008        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/D    1
in_clk(R)->in_clk(R)	0.806    -0.468/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.467        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.467/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.467        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.467        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.467/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.467/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.467        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/D    1
in_tck_i(R)->in_clk(R)	0.816    */-0.467        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.467        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.467        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.467        */-0.021        top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.467        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.795    -0.467/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.467        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.467/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.467        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.467        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.787    -0.467/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.467/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.467        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.467        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.466/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.466/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.466/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/D    1
in_clk(R)->in_clk(R)	0.799    -0.466/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.466        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.789    -0.466/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.466        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.466        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.815    */-0.466        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/D    1
in_clk(F)->in_clk(F)	20.661   -0.466/*        0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/g13/B    1
in_clk(R)->in_clk(R)	0.806    */-0.466        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.466        */-0.022        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.466        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.466        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.466        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.466        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.466        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.466        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.466        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.783    -0.466/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.466/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.466/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.466/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.466/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.466        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.466        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.466        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.466        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_tck_i(R)->in_clk(R)	0.777    -0.466/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.466/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.466/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.466        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.465        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_tck_i(R)->in_clk(R)	0.797    -0.465/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.465        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.465        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.465        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/D    1
in_clk(R)->in_clk(R)	0.774    -0.465/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.465        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.465        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.465/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.465/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.465        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.465/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.465        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.465        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.465/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.465        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.465        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.465        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.465        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.465        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.465        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.465        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.465/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.465        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.465        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.464        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.464        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.464        */0.020         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.464        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.464        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.806    -0.464/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.464        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.801    -0.464/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.464        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.464        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.464        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.464        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.464        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.464/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.464        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.464        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.464        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.810    -0.464/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.464        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.464        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	0.831    */-0.464        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.798    -0.464/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TI    1
in_tck_i(R)->in_clk(R)	0.806    */-0.464        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.464        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.464        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.464        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.464        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.464        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.464        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.464        */-0.005        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.464        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.463        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.463        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.463        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.463        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.463        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.463        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.463        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/D    1
in_tck_i(R)->in_clk(R)	0.794    -0.463/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.463/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.463        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.463        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.463        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.463        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.797    -0.463/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.463/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.463        */-0.016        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.463        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.463        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.463        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.463        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.463        */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.810    -0.463/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.463        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.463/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.463        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.463        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.463        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.463        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.795    -0.463/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.463/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.463        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.463        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.462        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.462        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.462        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.462        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.462/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.462        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.462        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.462        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.462/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.462        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.462        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.462        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.783    -0.462/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.462/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.462        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.462        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.462        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.462        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.791    -0.462/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TI    1
in_tck_i(R)->in_clk(R)	0.790    */-0.462        */0.005         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.462        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.462        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.786    -0.462/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.462        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.462        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.462        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.808    -0.462/*        -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.811    -0.462/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.462        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.462        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.462        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.462        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.462        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.462        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.462/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.462        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.462        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.804    -0.462/*        -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.461        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.461        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.461        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.461        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.461/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.461        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.461        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.461        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.461        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.461/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.461/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TI    1
in_tck_i(R)->in_clk(R)	0.816    */-0.461        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.787    -0.461/*        0.015/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.461        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.461        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.461        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.461        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.461        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.461        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.461        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.461        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.461        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.461/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.461        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.461        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.461        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.461/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.461        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.461        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.461        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.461        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.790    -0.461/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.461/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.461        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.460        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.460        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.460        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.460        */-0.026        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.460        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/D    1
in_clk(R)->in_clk(R)	0.779    -0.460/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.460        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.460        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/D    1
in_tck_i(R)->in_clk(R)	0.802    */-0.460        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.460        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.460        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/D    1
in_clk(R)->in_clk(R)	0.786    -0.460/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.460/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.460        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.795    -0.460/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.460        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.819    -0.460/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.460/*        0.014/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.460/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.460        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.459        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.459        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.459        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.459        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.459        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.459        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.459        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.459        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.459        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.459        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.459        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.459        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.459/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.459        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.459        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.777    -0.459/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.459        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.459        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.459        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.459        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.459        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.459        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.778    -0.459/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.459/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.459        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.776    -0.459/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.459        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.459        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.818    -0.459/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.459        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	0.826    */-0.458        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.458        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.458        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.458        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/D    1
in_clk(R)->in_clk(R)	0.818    */-0.458        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.458        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.458        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.458        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.458        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.458        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.458/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.820    -0.458/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.458        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.458        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.782    -0.458/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.458        */-0.026        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.458        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.784    -0.458/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.458        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.796    -0.458/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.458/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.458        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/D    1
in_clk(R)->in_clk(R)	0.804    -0.458/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.458        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.458        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.458        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.458        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/D    1
in_clk(R)->in_clk(R)	0.778    -0.458/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.789    -0.458/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.458        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.458        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.457        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.788    -0.457/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.457/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.457/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.457        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.457        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.457        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.457        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.794    -0.457/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.457        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.457        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.457        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.457        */-0.003        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.771    -0.457/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.790    -0.457/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.457/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.457/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.457        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.457        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.457        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.457        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.457        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.789    -0.457/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.457        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.457        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.457        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.457        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.783    -0.457/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.457/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.457        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.776    -0.457/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.457        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.457        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.457        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/D    1
in_clk(R)->in_clk(R)	0.789    -0.457/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.457/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.457        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_spi_clk_i(R)->in_clk(R)	0.787    -0.457/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.457        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.457        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.457        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.457        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.457/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.457/*        -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.456        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.783    -0.456/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.456/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.456/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.456/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.456/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.456        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.456        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.456        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.456/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.456        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.456        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.456/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.456/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.456        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/D    1
in_clk(R)->in_clk(R)	0.798    -0.456/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.456/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.456        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.456        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.456        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.456        */-0.010        top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.456        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.456        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.456        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.456        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.456        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.456        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.456        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.456/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.456/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.456        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.456        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.456        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.456/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.455        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.455/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.455        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.455        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.790    -0.455/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.455        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.455/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.455/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.455        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.455        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.455        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.455        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.455        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.455/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.455        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.782    -0.455/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.455        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/D    1
in_clk(R)->in_clk(R)	0.791    -0.455/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.455/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.455        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.455        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.776    -0.455/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.455        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.455        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.455/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.455/*        -0.004/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.455        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.455        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.783    -0.455/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.455/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.455        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.780    -0.455/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.455        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.455        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.455        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.455        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.455        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.455        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.455        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.455        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.455        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.455        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.455        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.455        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.455        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.454        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.454        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.454        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.454        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.454        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.454        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.454        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.454        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.454        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.454/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.454        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.454        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/D    1
in_clk(R)->in_clk(R)	0.794    -0.454/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.454        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.454        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.454        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.454        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.808    -0.454/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.454        */-0.017        top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/D    1
in_clk(R)->in_clk(R)	0.788    -0.454/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.454/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.454        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.454        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.454        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.454        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.453        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    -0.453/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.453        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.812    -0.453/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.453        */-0.024        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.788    -0.453/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.453        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.453        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.786    -0.453/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.453        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.453        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.453        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.453        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.453        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.453        */-0.004        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.453        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.453        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.453        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/D    1
in_spi_clk_i(R)->in_clk(R)	0.788    -0.453/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.453        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.453        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.453/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.453        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.453        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.453        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.453        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.796    -0.453/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.453        */-0.007        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.453        */-0.007        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.453        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.453        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.772    -0.453/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.453        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.453        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.453/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.453        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.453        */-0.007        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.453/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.453        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.453/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.453        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.453        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.796    -0.452/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.452        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.771    -0.452/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.452        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.778    -0.452/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.452/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.452        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.452        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.452        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.452        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.452        */-0.020        top_inst_peripherals_i/apb_uart_i/State_p2_reg/D    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.452        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.782    -0.452/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.452        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.452/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.452        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/D    1
in_clk(R)->in_clk(R)	0.782    -0.452/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.452/*        -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.452        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.452        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.452/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.452        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.823    */-0.452        */-0.022        top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/D    1
in_clk(R)->in_clk(R)	0.817    */-0.452        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.451        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.451        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.451        */-0.026        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.783    -0.451/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.451/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.451        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.451        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.451        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.451        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.451/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.451/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.451/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.451        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.451        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.451        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/D    1
in_clk(R)->in_clk(R)	0.780    -0.451/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.451        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.451        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.451        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.451        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.451/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.451/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.451        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.451/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.451/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.451        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.451/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.451/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.451        */-0.032        top_inst_peripherals_i/genblk1[2].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.771    -0.451/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.451        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.451        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.451/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.451        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.451/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.451/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.451/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.450        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.776    -0.450/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.450        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.450        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.450        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.450        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.450        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.450        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.450/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.450        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.450/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.450        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.450/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.450/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.450/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.450        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.450/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.450/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.450/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.450/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.450        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.797    -0.450/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.450        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.450        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.450        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.796    -0.450/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.450/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.450/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.450        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.450/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.450/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.450        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.449        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.449        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.449        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.780    -0.449/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.449        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.785    -0.449/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.449        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.449/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_tck_i(R)->in_clk(R)	0.798    */-0.449        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.449        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.783    -0.449/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.449        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.780    -0.449/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.449        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.449/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.449        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.449        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.779    -0.449/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.449        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.449        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.449        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.449        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.449        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.449        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.449        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.449        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.449        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.449        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	0.807    -0.449/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.449        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.799    -0.448/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.448/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.448        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.448        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.448        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.448        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/D    1
in_clk(R)->in_clk(R)	0.779    -0.448/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.448        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.448        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.448        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.448        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.448        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.448        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.787    -0.448/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.448        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.448        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.448        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.448        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/D    1
in_clk(R)->in_clk(R)	0.787    -0.448/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.448        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.448        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.448        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.787    -0.448/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.448        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/D    1
in_clk(R)->in_clk(R)	0.778    -0.448/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.448        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.448        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/D    1
in_tck_i(R)->in_clk(R)	0.815    */-0.448        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.448        */-0.012        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.791    -0.448/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.448/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.448/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.448        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.786    -0.448/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.448        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.784    -0.448/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.448        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.448        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.448        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/D    1
in_clk(R)->in_clk(R)	0.814    */-0.448        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.448        */-0.027        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.447        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.447        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.447        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.447        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.447/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.447/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.447        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.447        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.447        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.447        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.447        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.447        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.447        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.447        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.806    -0.447/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.447        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.447        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.447        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.447        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/D    1
in_clk(R)->in_clk(R)	0.790    -0.447/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.447        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.798    -0.447/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.447        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.777    -0.447/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.447        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.447        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.777    -0.447/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.446/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.446/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.446        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_tck_i(R)->in_clk(R)	0.788    -0.446/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.446/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.446/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.790    */-0.446        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.446        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.446/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.446/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.446        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.446/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.446        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.446        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.446        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.446        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.446        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.446        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.446        */-0.003        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.446        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/D    1
in_clk(R)->in_clk(R)	0.798    -0.446/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.446        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/D    1
in_spi_clk_i(R)->in_clk(R)	0.784    -0.446/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.446        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.446        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.446        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.446        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.446        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.780    -0.446/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.446/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.446/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.446/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.446/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.446        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.446        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.446        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.446        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.783    -0.446/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.445/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	0.771    -0.445/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.818    */-0.445        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.445        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.784    -0.445/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.445/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.445/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.445/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.445        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.779    -0.445/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.445        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.445        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.445        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/D    1
in_clk(R)->in_clk(R)	0.784    -0.445/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.445/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TI    1
in_tck_i(R)->in_clk(R)	0.787    -0.445/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.445        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.445        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.445/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.445        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.445        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/D    1
in_clk(R)->in_clk(R)	0.770    -0.445/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.445        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/D    1
in_clk(R)->in_clk(R)	0.787    -0.445/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.445        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.445        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.445        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.445        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_tck_i(R)->in_clk(R)	0.808    */-0.445        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.445/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.445        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/D    1
in_clk(R)->in_clk(R)	0.785    -0.445/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.445        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.793    -0.445/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.445        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.445        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.813    -0.445/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.445/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.445        */-0.026        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.796    -0.445/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.445        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.445        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.779    -0.445/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.445/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.445        */0.017         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.445        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.445        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.774    -0.445/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.445/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.444/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.444        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.792    -0.444/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.444        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.789    -0.444/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.444        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.444        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.444        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.444        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.785    -0.444/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.444/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.444/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.444        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.796    -0.444/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.444        */-0.018        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.444        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.770    -0.444/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.444        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.782    -0.444/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.444        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.444        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.444        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.444        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.444/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.444/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.787    -0.444/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.444        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.444        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.799    -0.444/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.444/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.444        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.444        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.444        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.444        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.444        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.444        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.443        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.443/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.443        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/D    1
in_clk(R)->in_clk(R)	0.787    -0.443/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.443/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TI    1
in_tck_i(R)->in_clk(R)	0.809    */-0.443        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.443        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.443        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.443        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.443        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.443        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/D    1
in_spi_clk_i(R)->in_clk(R)	0.819    */-0.443        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.443        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.443        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.784    -0.443/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.443        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.443/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.443        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.443        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.443        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.443        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.443        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.443        */-0.005        top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.443        */-0.005        top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.443        */-0.005        top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.443        */-0.005        top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.443/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.443        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.443/*        -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.443        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.443        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.443        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.443        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.790    -0.443/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.442/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.442        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.442        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/D    1
in_clk(R)->in_clk(R)	0.768    -0.442/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.442/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.442        */-0.013        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.442        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.767    -0.442/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.442/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.442/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.442        */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.442/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.442/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.442        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.442        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.808    */-0.442        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.790    -0.442/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.442/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.442/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.442        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.442        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_spi_clk_i(R)->in_clk(R)	0.808    */-0.442        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/D    1
in_clk(R)->in_clk(R)	0.792    -0.442/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.442/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.442/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.442        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.442        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.442        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.776    -0.442/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.442        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.442        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.442        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.442        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.442        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.783    -0.442/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.442        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.442        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.442        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/D    1
in_clk(R)->in_clk(R)	0.779    -0.442/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.442        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.442/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.442/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.442        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	0.779    -0.442/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.442/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.442        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.442        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.442        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.441        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.441        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.441        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.441/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.441        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.441        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.441        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_tck_i(R)->in_clk(R)	0.818    */-0.441        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.441        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.783    -0.441/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.441/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.441/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.441        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.441        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.441        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.441        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.441        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.441        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/D    1
in_clk(R)->in_clk(R)	0.793    -0.441/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.441        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.441        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.782    -0.441/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.441/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.441        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.789    -0.441/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.441/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.441        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.769    -0.441/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.441/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.441        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.441        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/D    1
in_clk(R)->in_clk(R)	0.777    -0.441/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.441/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.441        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.440        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff0_reg/D    1
in_clk(R)->in_clk(R)	0.808    */-0.440        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.786    -0.440/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.440/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.440/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.440/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.440        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.440        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.788    -0.440/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.440        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.794    -0.440/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.440/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	0.802    -0.440/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.440        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.815    -0.440/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.780    -0.440/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.440        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.440        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.440        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.440        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.770    -0.440/*        0.033/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	0.796    */-0.440        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.439        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.784    -0.439/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.439/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.439/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.439        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.439        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.439        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.772    -0.439/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.439        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.439        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.776    -0.439/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.439/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.439        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	0.793    -0.439/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.439/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.439/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.439/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.439        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/D    1
in_clk(R)->in_clk(R)	0.796    -0.439/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TI    1
in_tck_i(R)->in_clk(R)	0.802    */-0.439        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.793    -0.439/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.439/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.439        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.439        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.439        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.784    -0.439/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.439        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/D    1
in_spi_clk_i(R)->in_clk(R)	0.815    */-0.439        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.812    -0.439/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.783    -0.439/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.439        */-0.005        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.439/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.439        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.439        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.795    -0.439/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.439/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.438/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.438        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.760    */-0.438        */0.034         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.438/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.438        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.790    -0.438/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.438/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.797    -0.438/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.438        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.438        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/D    1
in_spi_clk_i(R)->in_clk(R)	0.790    -0.438/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.438/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.438        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.438        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.438        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.438        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.438        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.438        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.438        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.438        */-0.004        top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.438        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.438        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.438        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/D    1
in_clk(R)->in_clk(R)	0.791    -0.438/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.438        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.438        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.801    -0.438/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/D    1
in_spi_clk_i(R)->in_clk(R)	0.816    */-0.438        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.438        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.784    -0.437/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.437/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.437/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.437/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.437/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.437        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.437/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.437        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.786    -0.437/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.437/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.437        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/D    1
in_clk(R)->in_clk(R)	0.782    -0.437/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.437        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.437        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/D    1
in_clk(R)->in_clk(R)	0.798    -0.437/*        -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.437        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/D    1
in_clk(R)->in_clk(R)	0.788    -0.437/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TI    1
in_tck_i(R)->in_clk(R)	0.806    */-0.437        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.814    -0.437/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.437/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.437        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.437        */-0.000        top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/D    1
in_clk(R)->in_clk(R)	0.788    -0.437/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.437        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.437        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.785    -0.437/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.437        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.793    -0.437/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.437        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.437        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    -0.437/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.437        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.795    -0.437/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.436/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.436/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.806    */-0.436        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.436        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.436        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.790    -0.436/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.436        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.436        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.436        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.436/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.436        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.436        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.436        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.772    -0.436/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.436/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.436        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.798    -0.436/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.436        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.436        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff1_reg/D    1
in_clk(R)->in_clk(R)	0.793    */-0.436        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.788    -0.436/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.436        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.436        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.436        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.436        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.436        */-0.026        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.436        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.779    -0.436/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.436/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.436        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.436        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.779    -0.436/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.436        */-0.014        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.436        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.436        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.778    -0.436/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.436/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.436        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.436        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.792    -0.436/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.787    */-0.436        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.436        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.436        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.436        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.436        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.789    -0.436/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.436        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.436        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.435        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.435        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.435        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/D    1
in_clk(R)->in_clk(R)	0.787    -0.435/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.435        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.435        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.435/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.435        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.435        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.435        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.435        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.435        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.435        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.435        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.435        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.435/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.435        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.435        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.435        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.435        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.435        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.435/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.435        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.748    */-0.435        */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.435        */0.012         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.795    -0.435/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.435        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.786    */-0.435        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.435        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.786    -0.435/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.435        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.435        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.435/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.787    -0.435/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.434        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.434        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.434        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.434        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.434        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.434        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.434/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.434/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.434        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.434        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.434        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.434/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(F)->in_clk(F)	20.710   -0.434/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.818    */-0.434        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.434        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.434        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.434        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.434        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.793    -0.434/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.434/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TI    1
in_tck_i(R)->in_clk(R)	0.810    */-0.434        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.434        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.789    -0.434/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.434        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.434/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.434        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.434/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.434        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.434        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/D    1
in_clk(R)->in_clk(R)	0.791    -0.434/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.434/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.434/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.434        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.434        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.433        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.433        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.433        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/D    1
in_clk(R)->in_clk(R)	0.790    -0.433/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.433        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.433        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.433        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.433        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.433/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.433/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.433/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.433        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/D    1
in_clk(R)->in_clk(R)	0.796    -0.433/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.433        */0.008         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.433        */0.008         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.433        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.433        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.794    -0.433/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.433/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.433        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.433        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.783    -0.433/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.433        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.790    -0.433/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.433/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.433        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_tck_i(R)->in_clk(R)	0.824    */-0.433        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.433        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.774    -0.433/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.433        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.433        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.433        */-0.024        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.433/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.433/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.433        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.433        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.433        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/D    1
in_tck_i(R)->in_clk(R)	0.763    -0.433/*        0.032/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.433        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.794    -0.433/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.433/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.433/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.433        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.433        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.433        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.433        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.433        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.433        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.433        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.776    -0.433/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TI    1
in_tck_i(R)->in_clk(R)	0.819    */-0.433        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.432        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.432/*        0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.432        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/D    1
in_clk(R)->in_clk(R)	0.750    */-0.432        */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.432/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.432        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.432        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.432        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.432        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.432        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.432        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.790    -0.432/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.432/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.432        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.783    -0.432/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.782    */-0.432        */0.019         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/D    1
in_clk(R)->in_clk(R)	0.783    */-0.432        */0.019         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.783    */-0.432        */0.019         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/D    1
in_spi_clk_i(R)->in_clk(R)	0.812    */-0.432        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/D    1
in_tck_i(R)->in_clk(R)	0.815    */-0.432        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.800    -0.432/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.432        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.432        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.432        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.432        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.432        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */-0.000        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.432/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.432        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.816    -0.432/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.432        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.432        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.805    */-0.432        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.432        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.432        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.432        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.432        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.432        */-0.021        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.432/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.432        */0.013         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.775    -0.432/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.432        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.432        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.432        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.431        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/D    1
in_tck_i(R)->in_clk(R)	0.798    */-0.431        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.431        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.801    -0.431/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.431        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.431        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.783    -0.431/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.431/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.431        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_tck_i(R)->in_clk(R)	0.815    */-0.431        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.431        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.780    -0.431/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.431/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.431/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.431/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.431        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.820    */-0.431        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.794    -0.431/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.431        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.431        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.431        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.431/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.431/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.431/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.431        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.431        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.788    -0.431/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.431        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.431        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.431/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.431/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.782    -0.431/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.431        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.431        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.431        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.430        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.430        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.430        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.783    -0.430/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.430/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.430        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.430        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.430/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.430        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_spi_clk_i(R)->in_clk(R)	0.818    */-0.430        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.430        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.792    -0.430/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.430/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.430        */0.010         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.430        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.430/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.430        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.430        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.430        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.430        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.430/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.430/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.430        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.788    -0.430/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.430/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.430        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.430/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.430        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.430/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.430        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_tck_i(R)->in_clk(R)	0.809    */-0.430        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.430        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.430        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.430        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.430        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.430        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.430        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.430        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.430        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	0.789    -0.430/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TI    1
in_tck_i(R)->in_clk(R)	0.783    -0.430/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.429/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.429        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.429        */-0.012        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.429        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.429        */-0.017        top_inst_core_region_i/lsu_resp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.429        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.429        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.429        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.787    -0.429/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.429        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.429        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.429/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.429        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.429        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.774    -0.429/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.429        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.794    -0.429/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.429        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.429        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.429        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.429/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.429        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.429        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.788    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.429        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.429        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.766    -0.429/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.429/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.429/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.429/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/D    1
in_clk(R)->in_clk(R)	0.777    -0.429/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.429        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.429        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.769    -0.429/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.429        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.429        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.429        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.429        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.788    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.429        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.777    -0.429/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.429        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.429        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.429/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.429        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.790    -0.429/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.429/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.429/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.428        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.428/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.428/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.428        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.428        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.428        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.779    -0.428/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.428        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/D    1
in_clk(R)->in_clk(R)	0.783    -0.428/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.428        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.428        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.779    -0.428/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.428        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.428        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.428        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.428        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.428        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.428        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/D    1
in_clk(R)->in_clk(R)	0.785    -0.428/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.428        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	0.774    -0.428/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.428        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.428        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.428        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.428/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.428/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.428        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.428        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.785    -0.428/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.428/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.428        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.428        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.428        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.428/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.428        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.428        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.428        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.428        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.428        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.782    -0.428/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.428        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_tck_i(R)->in_clk(R)	0.794    */-0.428        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.782    -0.428/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.428        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.428        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.428        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.428        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.428        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.428        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.427        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.427        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.427        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_n_reg/D    1
in_spi_clk_i(R)->in_clk(R)	0.816    */-0.427        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.427/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.427        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.427        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/D    1
in_clk(R)->in_clk(R)	0.824    */-0.427        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/D    1
in_clk(R)->in_clk(R)	0.781    -0.427/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.427/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.427        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.427        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.427        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.813    -0.427/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.427        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.427        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.781    -0.427/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.427        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.427        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.776    -0.427/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.427        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.789    -0.427/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.427        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.427        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.427        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.427/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.427/*        -0.000/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.789    -0.427/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.427        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.427/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.427        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.777    -0.427/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.427        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.427        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.427        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.427        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.427/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.427        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.766    -0.427/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.427/*        -0.001/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.427        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.427        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/D    1
in_clk(R)->in_clk(R)	0.793    -0.427/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.427        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.789    -0.427/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.427/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.427/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.427/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.427        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.427        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.427        */-0.021        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.427        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.426        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.426        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.426        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.426        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.426        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.426        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.426        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.426        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/D    1
in_clk(R)->in_clk(R)	0.799    -0.426/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.426/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.426        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.426        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.426/*        0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.426/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.426/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.426/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.426/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.426        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.426        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.426        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.426/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.426        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.426        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.426/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.426        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.426/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.426        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/D    1
in_clk(R)->in_clk(R)	0.783    -0.426/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.426/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.426        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.426        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.426        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.426        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.790    -0.426/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.426/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.426        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.776    -0.426/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.425        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.425        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.425/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.425/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.425        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.425        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.425        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/D    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.425/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.425        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.425        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.425        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.425/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.425/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.425/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.425        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.425        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.425        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.425/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.425        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.802    -0.425/*        -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	0.802    -0.425/*        -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.425        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.425        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.774    -0.425/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.425        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.425        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.425        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.425        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	0.815    -0.425/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/D    1
in_clk(R)->in_clk(R)	0.778    -0.425/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.425/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.425        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.425        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.790    -0.425/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.425        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.425        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.826    */-0.425        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.425/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TI    1
in_clk(F)->in_clk(F)	20.704   -0.425/*        0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.776    -0.425/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.425        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.425        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.425/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.424        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/D    1
in_tck_i(R)->in_clk(R)	0.819    */-0.424        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.802    -0.424/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.773    -0.424/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.424        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.749    -0.424/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.424        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.424        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.424        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.424        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/D    1
in_clk(R)->in_clk(R)	0.790    -0.424/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.424/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.424        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.798    -0.424/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.424        */-0.015        top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.424        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.793    -0.424/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.424        */-0.015        top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.786    -0.424/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.424        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.424        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.795    -0.424/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.424/*        0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.424/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.424        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/D    1
in_clk(R)->in_clk(R)	0.773    -0.424/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.424        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.424        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.424        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.424        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.424        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.424        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.424        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.773    -0.423/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.423        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.423/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.423        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.423/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.423/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.423/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.423/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.423/*        -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/D    1
in_clk(R)->in_clk(R)	0.800    -0.423/*        -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/D    1
in_spi_clk_i(R)->in_clk(R)	0.811    */-0.423        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/D    1
in_clk(R)->in_clk(R)	0.781    -0.423/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.423/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.423/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.784    -0.423/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.423/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.423        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.423        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.780    -0.423/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.423/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.423/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.423/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.423/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.780    -0.423/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.423/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.423/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.423/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.423        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/D    1
in_clk(R)->in_clk(R)	0.775    -0.423/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.423        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.423        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.423        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.423        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.422        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.422        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.422        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.422/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.422        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.422        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.422        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.422        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.817    -0.422/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.422        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.422        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.422        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.770    -0.422/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.422        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.422        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.422/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.422        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.422/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.422/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.422        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.422        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.422        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.767    -0.422/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.422        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.422        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.783    -0.422/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.422/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.422        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.422        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.422        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.422/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.422/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.422        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.422        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.422        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.422        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.422        */-0.016        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/D    1
in_clk(R)->in_clk(R)	0.775    -0.422/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.422/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.422        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.422        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.422        */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.774    */-0.421        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.421        */-0.016        top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.421        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.421        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.785    -0.421/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.421/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.421        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.798    -0.421/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TI    1
in_spi_clk_i(R)->in_clk(R)	0.815    */-0.421        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/D    1
in_clk(R)->in_clk(R)	0.783    -0.421/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.421        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.786    -0.421/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_tck_i(R)->in_clk(R)	0.782    -0.421/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.421/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.421        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.787    -0.421/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.421        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.808    -0.421/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.421        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.421        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.809    -0.421/*        -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.421/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.421        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.797    -0.421/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.421/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.421        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.421        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.818    -0.421/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.421        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.421/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.421/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.421        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.421/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.421        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.421        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.421        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.421        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/D    1
in_clk(R)->in_clk(R)	0.781    -0.421/*        0.020/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.421        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.421        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.421        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.421        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.421        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.421        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.421/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.421        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.791    -0.421/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.421        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.798    -0.421/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.421        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.783    -0.421/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.781    -0.421/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.804    -0.421/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.420/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.420        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.775    -0.420/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TI    1
in_tck_i(R)->in_clk(R)	0.782    -0.420/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.782    -0.420/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.420/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.420/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.420        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/D    1
in_clk(R)->in_clk(R)	0.785    -0.420/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.420/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.420/*        0.036/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.420/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.420/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.420/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.420        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.420        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.420        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.420        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/D    1
in_spi_clk_i(R)->in_clk(R)	0.819    */-0.420        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/D    1
in_clk(R)->in_clk(R)	0.794    -0.420/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.420        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.777    -0.420/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.420/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.420/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.420        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.420        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.420        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.795    -0.420/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.420        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.768    -0.420/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.420        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.420        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.774    -0.420/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.420/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.420        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.789    -0.420/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.420        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.420        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/D    1
in_clk(R)->in_clk(R)	0.814    -0.420/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/D    1
in_clk(R)->in_clk(R)	0.776    -0.420/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.420/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.420        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.420        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.420        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.420        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.420        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.420        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.420        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.795    -0.420/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.420        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.420        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	0.799    -0.420/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.420        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.814    -0.420/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.772    -0.420/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TI    1
in_clk(R)->in_clk(R)	0.787    -0.420/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.420        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.814    -0.420/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.420        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.419        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.419        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.419        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.419        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.791    -0.419/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.419/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.419        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.419/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.419        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/D    1
in_clk(R)->in_clk(R)	0.783    -0.419/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.419/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.419/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.419/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.419/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.419/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.419/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.419        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.419        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.419        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.419        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.419        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.419        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.419        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.803    */-0.419        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.789    -0.419/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.419        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.419        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.419        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.419        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.419        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.419        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.419        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.419        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.419        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.419        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.814    -0.419/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.419/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.419/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.419        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.793    -0.419/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.419        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/D    1
in_clk(R)->in_clk(R)	0.781    -0.419/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.419        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.781    -0.419/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.419/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.419/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.419        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/D    1
in_clk(R)->in_clk(R)	0.785    -0.419/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.419        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/D    1
in_clk(R)->in_clk(R)	0.783    -0.419/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.419        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.419        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.419        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.419        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.418        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.418        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.418        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.418        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.418        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.774    -0.418/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.418/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.418        */-0.026        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.790    -0.418/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.418        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_spi_clk_i(R)->in_clk(R)	0.788    -0.418/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.418        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.418        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.418        */-0.026        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.418        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.418        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.418        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.418        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.418        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.418        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/D    1
in_clk(R)->in_clk(R)	0.793    -0.418/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.418/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.418        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.418        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.795    -0.418/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.418/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.418        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.766    */-0.418        */0.038         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.418        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.418        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.418        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.794    -0.418/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.418        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.418        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.418        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.418/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.418        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.418        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.418        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.788    -0.418/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.418/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.418        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/D    1
in_spi_clk_i(R)->in_clk(R)	0.805    */-0.418        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.418        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/D    1
in_clk(R)->in_clk(R)	0.770    -0.417/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.417/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.417        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.417        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.417        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/D    1
in_clk(R)->in_clk(R)	0.792    -0.417/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.417        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.417        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.782    -0.417/*        0.024/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.417        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.417        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.791    -0.417/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.417        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.417        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.790    -0.417/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.417        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.417        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.417        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.417/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.417/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.417        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.417        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.417        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.417        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.417        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.417        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.417        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.813    -0.417/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.417        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.417        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.417/*        0.021/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.417        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.417        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.417        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.417        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.417        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.417        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.791    -0.417/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.417        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.777    -0.417/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.417        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.417        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.417        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	0.786    -0.417/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.417        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.807    -0.417/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.775    -0.417/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.417/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.417        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.416        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.416        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.416        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.416        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.416/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.416/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.416/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.416/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.416        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.416        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.792    -0.416/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.416        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.416        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.416        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.416        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.416        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.416        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.416        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.790    -0.416/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.416        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.416        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.416        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.416        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.416        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.813    -0.416/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.416/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.416        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/D    1
in_clk(R)->in_clk(R)	0.767    -0.416/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.416        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/D    1
in_clk(R)->in_clk(R)	0.792    -0.416/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.416/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.416/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	0.799    */-0.416        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.416        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.795    -0.416/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.416        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.416        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/D    1
in_clk(R)->in_clk(R)	0.781    -0.416/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.416        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.790    -0.416/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.416        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.416/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.416        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/D    1
in_tck_i(R)->in_clk(R)	0.798    */-0.416        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.784    -0.416/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.416/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.415/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.415        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TE    1
in_tck_i(R)->in_clk(R)	0.784    */-0.415        */0.010         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.415        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.415        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/D    1
in_spi_clk_i(R)->in_clk(R)	0.790    -0.415/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.415/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.415        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.777    -0.415/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.415/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.415        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	0.792    -0.415/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.415/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.415        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.415        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/D    1
in_clk(R)->in_clk(R)	0.800    -0.415/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.415        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.415        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/D    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.415        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.415        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.415        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.415        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.803    -0.415/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/D    1
in_tck_i(R)->in_clk(R)	0.806    */-0.415        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.415        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/D    1
in_clk(R)->in_clk(R)	0.783    -0.415/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.415/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.415        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/D    1
in_clk(R)->in_clk(R)	0.810    -0.415/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.415        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.415/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.415        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.415        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.415        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.415        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.415        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.415        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.414        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.797    -0.414/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.414        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.414        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.783    -0.414/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.414        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.414        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_tck_i(R)->in_clk(R)	0.770    -0.414/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	0.770    -0.414/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.414        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.795    -0.414/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.414        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.778    -0.414/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	0.801    */-0.414        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.414        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.414/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.414        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.414        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.414        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.414        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.414        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/D    1
in_clk(R)->in_clk(R)	0.797    -0.414/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.414        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.414        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.414        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.774    -0.414/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.414/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.414        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.783    -0.413/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.413/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.413        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.413        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.413/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.413        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.413        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.791    -0.413/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.413/*        0.012/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.413/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.413        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.413/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.413/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.413        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.413/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.413        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.413        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.413        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.413        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.413        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.413        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.413        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.413        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.796    -0.413/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.413/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.413/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.413        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.413        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.785    -0.413/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.413/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.413        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.413        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.413        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.794    -0.413/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.413        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.813    -0.413/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.413/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.413        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/D    1
in_spi_clk_i(R)->in_clk(R)	0.782    -0.413/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.413        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.413        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.413/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.413        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.413        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.413/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.413        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.413/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.811    -0.413/*        -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.413        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.413        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.412/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.412        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.412        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.779    -0.412/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.412        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.412        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.412        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.412        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.412        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.412        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.412        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_tck_i(R)->in_clk(R)	0.777    -0.412/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.412        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.412        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_tck_i(R)->in_clk(R)	0.806    */-0.412        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.781    -0.412/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.412        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.412        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.412        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.412        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/D    1
in_clk(R)->in_clk(R)	0.788    -0.412/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.412        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.412        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_spi_clk_i(R)->in_clk(R)	0.823    */-0.412        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_clk(R)->in_clk(R)	0.786    -0.412/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.412        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	0.804    */-0.412        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.412        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.412        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.412/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.789    -0.412/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.412/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.412        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.412        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.412        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.412/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.412        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/D    1
in_clk(R)->in_clk(R)	0.782    -0.412/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.412        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.412        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.412        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.793    -0.412/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.412        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.412        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.412        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.412        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.412        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.412/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.412/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.412        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.412        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.412/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.412        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.412        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.411        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.411        */0.046         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.411        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.411        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_tck_i(R)->in_clk(R)	0.730    */-0.411        */-0.022        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.809    */-0.411        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.411        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.411        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/D    1
in_clk(R)->in_clk(R)	0.795    -0.411/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.411        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.411        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.411        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.411        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.411        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.411        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.411        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.411        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.791    -0.411/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.411        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.411        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.771    -0.411/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.411        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.776    -0.411/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.411/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.411/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/D    1
in_clk(R)->in_clk(R)	0.776    -0.411/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.796    -0.411/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.411        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.792    -0.411/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.411/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.411/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.411        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.411        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.411        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.809    -0.411/*        -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/D    1
in_clk(R)->in_clk(R)	0.817    -0.411/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.411        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.411        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.411        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.411        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.411        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.411        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.780    */-0.411        */0.019         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.411        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.411        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	0.818    */-0.411        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.411        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.411        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.411        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/D    1
in_clk(R)->in_clk(R)	0.779    -0.411/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.411        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.789    -0.411/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.411        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.411/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.411        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.411        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/D    1
in_clk(R)->in_clk(R)	0.776    -0.411/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.411/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.411/*        0.033/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.411/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.411        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/D    1
in_clk(R)->in_clk(R)	0.773    -0.411/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.410/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.410        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/D    1
in_clk(R)->in_clk(R)	0.769    -0.410/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.410        */0.026         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.410        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.410        */-0.027        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.787    -0.410/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.410/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.410        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.410        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.779    -0.410/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.410/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.410        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.790    -0.410/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.410/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.410        */0.000         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.795    -0.410/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.410        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	0.796    -0.410/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.410/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.410        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.410        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	0.792    -0.410/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.410        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/TE    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.410/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.410        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.410        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.410        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.785    -0.410/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.410        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.410        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.410        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.410        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    -0.410/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.410/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.410        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.410        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.807    */-0.410        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.410        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.779    */-0.410        */0.020         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_tck_i(R)->in_clk(R)	0.812    */-0.409        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.409        */-0.003        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.409/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.409        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/D    1
in_clk(R)->in_clk(R)	0.778    -0.409/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.409        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.409        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.409/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.409/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.409        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.409        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.805    */-0.409        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.409        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.409        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.772    -0.409/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.409        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.790    */-0.409        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.409/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.409        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.409        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.409        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.409        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	0.811    -0.409/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.409        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.798    -0.409/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.409/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.409        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.409        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.409        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/D    1
in_clk(R)->in_clk(R)	0.776    -0.409/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.409/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.409/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.778    -0.409/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.409/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.409/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.409        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.409/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.409        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.409        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/D    1
in_clk(R)->in_clk(R)	0.798    -0.409/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TE    1
in_clk(F)->in_clk(F)	20.753   */-0.409        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/g914/B    1
in_clk(R)->in_clk(R)	0.792    -0.409/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.409/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.409        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.781    -0.409/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.409        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.409/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.409/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.409/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.409        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.409        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.409        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/D    1
in_clk(R)->in_clk(R)	0.774    -0.409/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.409        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/D    1
in_clk(R)->in_clk(R)	0.786    -0.409/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.409        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.409        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.409        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.409        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.774    -0.409/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.409/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.409        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.785    -0.408/*        0.016/*         top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.408        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.408        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.781    -0.408/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.408        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.408        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.776    -0.408/*        0.020/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.408        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.408        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.408        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/D    1
in_clk(F)->in_clk(F)	20.709   -0.408/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.793    -0.408/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.408/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.408        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.408/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.408        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.408        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.774    -0.408/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.408/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.408/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.408        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.408        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.408/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.408        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.408        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(F)->in_clk(F)	20.715   */-0.408        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.408/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.408        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.796    -0.408/*        -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.796    -0.408/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TI    1
in_tck_i(R)->in_clk(R)	0.789    -0.408/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.408        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.781    -0.408/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.408/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.408/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.408/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.408        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.408        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.408/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.408        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.408        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.408        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.408        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.408/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.408        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.408        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.408        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/D    1
in_clk(R)->in_clk(R)	0.779    -0.408/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.408        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.408        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/D    1
in_clk(R)->in_clk(R)	0.781    -0.408/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.408        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.774    -0.408/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.794    -0.408/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.408/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.408        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.408        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.408        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.407/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	0.763    -0.407/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.407/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.407/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.407        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.407        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/D    1
in_clk(R)->in_clk(R)	0.819    */-0.407        */-0.021        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.809    -0.407/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.789    -0.407/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.407        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.407        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.407        */0.008         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.407        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.407        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.407        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.407        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.407        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.407/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.407        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.407        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	0.788    */-0.407        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.407        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/D    1
in_clk(R)->in_clk(R)	0.773    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.407/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.407        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.407        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/D    1
in_tck_i(R)->in_clk(R)	0.812    */-0.407        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_clk(R)->in_clk(R)	0.799    -0.407/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.407        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.407        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.407/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.407/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.407/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.407/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.407        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.407        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	0.814    */-0.407        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.407        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.407/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.407/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TI    1
in_tck_i(R)->in_clk(R)	0.814    */-0.407        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.807    -0.407/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/D    1
in_tck_i(R)->in_clk(R)	0.802    */-0.407        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.797    -0.407/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.407        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.407        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.407        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.407        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.799    -0.407/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.407/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.407        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.407        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.407        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.407/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.407        */-0.026        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.789    -0.407/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.407        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.797    -0.407/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.407/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.407/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.407        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.407        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.407        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	0.777    -0.407/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.407        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.812    -0.407/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/D    1
in_clk(R)->in_clk(R)	0.816    -0.407/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.407        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/D    1
in_clk(R)->in_clk(R)	0.794    -0.407/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.407/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.407        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.406        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.406        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.406        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.406        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.406        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.406        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.795    -0.406/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TI    1
in_tck_i(R)->in_clk(R)	0.818    */-0.406        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.406        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.406        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.406        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.406        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.406        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.406        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.787    -0.406/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.406        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.406        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/D    1
in_clk(F)->in_clk(F)	20.661   */-0.406        */0.000         top_inst_peripherals_i/genblk1[1].core_clock_gate/g13/B    1
in_clk(R)->in_clk(R)	0.804    */-0.406        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.406/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/D    1
in_clk(R)->in_clk(R)	0.788    -0.406/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.406        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.406        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.406        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.792    -0.406/*        0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.406        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.406        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.406        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.406/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.406/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.406        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.797    -0.406/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.768    */-0.406        */0.037         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TI    1
in_tck_i(R)->in_clk(R)	0.770    -0.406/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.406        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.406        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.406        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.793    -0.406/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.406/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.406        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.406/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.406        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_tck_i(R)->in_clk(R)	0.771    -0.406/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.406        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	0.796    -0.406/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.406/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.406/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.782    -0.406/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.406/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.406        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.406        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.406        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.758    */-0.406        */0.035         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.406        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.780    -0.406/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.406        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.790    -0.406/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.406        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/D    1
in_clk(R)->in_clk(R)	0.792    -0.406/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.405        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.405/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.405        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.405        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.405        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.405        */-0.022        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.405        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.405        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.405        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.405        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.405        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.815    -0.405/*        -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.778    -0.405/*        0.028/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.405        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.405        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.405        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.405        */-0.019        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.405/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.405/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.405        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.405        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/D    1
in_clk(R)->in_clk(R)	0.815    -0.405/*        -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.405        */-0.026        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.789    -0.405/*        0.009/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.405        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.405        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/D    1
in_clk(R)->in_clk(R)	0.769    -0.405/*        0.029/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.405/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.405        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.405        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.405        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.797    -0.405/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.405/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.405        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.405/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.405        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.405        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.405        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/D    1
in_clk(F)->in_clk(F)	20.713   */-0.405        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.795    -0.405/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.405/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.405        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.405/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.405        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.796    -0.405/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.405/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.405/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.405        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.405        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.796    -0.405/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.405        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.405        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.404        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.404        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.404        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/D    1
in_clk(R)->in_clk(R)	0.765    -0.404/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.404        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.404        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.404        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.404        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.782    -0.404/*        0.013/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.404        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.404        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.404        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.816    -0.404/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/D    1
in_clk(R)->in_clk(R)	0.792    -0.404/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.404        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.404        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	0.792    -0.404/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.404        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.404        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.404/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.404        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.404/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.404        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.404        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.404        */0.000         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.404        */0.000         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.404        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	0.809    */-0.404        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.404        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.404        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/D    1
in_clk(R)->in_clk(R)	0.809    -0.404/*        -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.771    -0.404/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.404/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.404        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_tck_i(R)->in_clk(R)	0.775    -0.404/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.404        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.404        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/D    1
in_clk(R)->in_clk(R)	0.796    -0.404/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.404        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.793    -0.404/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.404/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.403/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.403/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.403        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/D    1
in_clk(R)->in_clk(R)	0.774    -0.403/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.403/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.403/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.403/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.403/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.403/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.403        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.403        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.815    -0.403/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.403        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.813    -0.403/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.403        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.766    -0.403/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.403/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.403        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.403        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.403/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.403        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.805    -0.403/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.403/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.403        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.815    -0.403/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.403        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.403        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.403        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.403        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.403        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.403/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.403/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.403        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/D    1
in_clk(R)->in_clk(R)	0.792    -0.403/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TI    1
in_tck_i(R)->in_clk(R)	0.792    -0.403/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.403/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.403        */-0.008        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.403        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	0.792    -0.403/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TI    1
in_tck_i(R)->in_clk(R)	0.795    -0.403/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.403        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.403/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.403        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_tck_i(R)->in_clk(R)	0.816    */-0.403        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.403        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.403        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.403        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.402        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.402/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.402        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.402        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.402        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.772    -0.402/*        0.023/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.816    */-0.402        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.402        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.402        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/D    1
in_clk(R)->in_clk(R)	0.782    -0.402/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.402        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/D    1
in_clk(R)->in_clk(R)	0.785    -0.402/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.402/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.754    -0.402/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.402        */-0.013        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.402        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.402/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.402/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.402        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.402/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TI    1
in_tck_i(R)->in_clk(R)	0.792    -0.402/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.402/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.402        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.402        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.402        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.402        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.402/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.402/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.402        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.402/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.402/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.402        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.402        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.788    -0.402/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.402/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.402        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.402        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.402        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.788    -0.402/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.402/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/D    1
in_clk(R)->in_clk(R)	0.784    -0.402/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.402/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.402/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.778    */-0.402        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.402        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.402/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.402        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.810    -0.402/*        -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.402        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.402        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.402/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.402        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.402        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.402        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.402/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.402        */0.000         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.402        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.402        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.402        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.402        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.402/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.402        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.776    -0.402/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.402        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.402        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.402/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.402/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.402        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.402/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.402        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.402        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.401        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.401        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.401        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.759    -0.401/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.401        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.401        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.773    -0.401/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.401/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.401        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.401/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.401/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.401/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.401/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.401/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.401/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.401/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.401        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.401        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.401/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.401        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.401        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.401        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.786    -0.401/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.401/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.401/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.401/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.401/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.794    -0.401/*        -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.401        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.401        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.401        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.401        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.401        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.401        */0.003         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.796    -0.401/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.401        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.795    -0.401/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.401        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.401        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.788    -0.401/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.401        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.401        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.401        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.401        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.401        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.800    -0.401/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.401        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.401        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.401        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.401        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.401        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.401        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.401        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.779    -0.401/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.401        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	0.780    -0.401/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.401        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.401        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.401        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.401        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.401        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.401        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.401/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.401/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.401/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.401        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.401        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.401        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.401        */0.014         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.401        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.796    -0.401/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.401        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.401        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.791    -0.401/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.401/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.401/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.802    -0.401/*        -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.793    -0.400/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.400        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.796    -0.400/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.400/*        -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.785    -0.400/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.400        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.400        */-0.017        top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.400        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.400/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.400/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.400/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.400/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.400        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.400        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.400        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.400/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.400        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.400        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.793    -0.400/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.400/*        0.016/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.400/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.400/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.400        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.400        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/D    1
in_tck_i(R)->in_clk(R)	0.820    */-0.400        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.400        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.400        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.400        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.400        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/D    1
in_clk(R)->in_clk(R)	0.771    -0.400/*        0.024/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.400        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.400        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.400        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.400        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.807    -0.400/*        -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.400        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.400        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.780    -0.400/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.400/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.400        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.400        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	0.789    -0.400/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.400        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.793    -0.400/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.400/*        -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.400        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.780    -0.400/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.400        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.400        */-0.011        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.400        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/D    1
in_clk(R)->in_clk(R)	0.794    -0.400/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.400        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.400        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.400        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.400        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.400        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.400        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.400/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.400        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.399        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.399        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.788    -0.399/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.399        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.399        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.777    -0.399/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.399        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.399        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	0.794    -0.399/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.399        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.399        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.399        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.399        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.399        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.399        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.399        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/D    1
in_clk(F)->in_clk(F)	20.699   */-0.399        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/g1332/B    1
in_clk(R)->in_clk(R)	0.825    */-0.399        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.399        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.399        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.399        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/D    1
in_clk(R)->in_clk(R)	0.796    -0.399/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.399        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.399        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.783    -0.399/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.399        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/D    1
in_clk(R)->in_clk(R)	0.774    -0.399/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.399/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.399        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.399        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.776    */-0.399        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.776    */-0.399        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.774    -0.399/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.399        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.399        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.799    -0.399/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.399/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.399/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.399        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_tck_i(R)->in_clk(R)	0.810    */-0.399        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.399        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.399        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/D    1
in_clk(R)->in_clk(R)	0.771    -0.399/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.399        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.399        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.399        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.399        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.399        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.399        */-0.023        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.399        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.399/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TI    1
in_tck_i(R)->in_clk(R)	0.802    */-0.399        */0.000         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.822    -0.399/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.787    -0.399/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.399/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.399/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.399        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.399        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.399        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.399        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.399        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/D    1
in_clk(R)->in_clk(R)	0.761    */-0.399        */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.398/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.398/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.398        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.398        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.398        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.789    -0.398/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.398/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.398/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.398/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.398        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	0.774    -0.398/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.398/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.819    -0.398/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.398        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.398        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.398        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.786    */-0.398        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.398        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.398        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.398        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.398        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.398        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.398        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.398        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.788    -0.398/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.398        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.398        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.398        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.398        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.790    -0.398/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.398/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.398/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.398        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.398        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.786    -0.398/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.398        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.772    -0.398/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.398/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.398        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.398        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.398        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.398        */0.012         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/D    1
in_clk(R)->in_clk(R)	0.780    -0.398/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.398/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.398        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.398/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.398/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.398        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.398        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TE    1
in_tck_i(R)->in_clk(R)	0.813    */-0.398        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.781    -0.398/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.398        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.808    -0.398/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.805    -0.398/*        -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.398        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.779    -0.398/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.398/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.398        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.398        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.805    -0.398/*        -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/D    1
in_clk(R)->in_clk(R)	0.773    -0.398/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.398/*        0.041/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.398        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/D    1
in_clk(R)->in_clk(R)	0.790    -0.398/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.398        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.398        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.398        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.398        */-0.015        top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.398/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.398        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.398        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.398        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.398        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.398        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.397        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.397        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.397        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.397        */0.001         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.397        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.783    -0.397/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.397        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.816    */-0.397        */-0.015        top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.397/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.397/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.397        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.397        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.397        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.397        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.397        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.397        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/D    1
in_clk(R)->in_clk(R)	0.767    -0.397/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.811    */-0.397        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.397        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.397        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.397        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.397/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.397        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	0.778    -0.397/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.397/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.397/*        -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.397        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.397        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.772    -0.397/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.397/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.397        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.397/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.397        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.397        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.806    -0.397/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.397        */0.001         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.780    -0.397/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.397/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.397/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.397        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.397        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.397        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.397        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.397        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/D    1
in_clk(R)->in_clk(R)	0.791    -0.397/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.784    */-0.397        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.397        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.397        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.397/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.397/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.397        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.397/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.397        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.397        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.397        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.771    -0.397/*        0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.397/*        0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.397        */0.011         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.396/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.396/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.770    -0.396/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.396        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.396/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.396        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.396/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.396        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.396        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.396        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.809    -0.396/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.781    -0.396/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.396/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.396        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.783    -0.396/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.396/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.396        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.819    -0.396/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/D    1
in_clk(R)->in_clk(R)	0.789    -0.396/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.396/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.396        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/D    1
in_clk(R)->in_clk(R)	0.771    -0.396/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.396/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.396/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.396        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	0.785    -0.396/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.396/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.792    -0.396/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.396/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.396/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.396/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.396        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.771    -0.396/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.396/*        -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.396/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.396        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.396        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.799    -0.396/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.396        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.789    -0.396/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.396        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.396        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.396        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/D    1
in_tck_i(R)->in_clk(R)	0.718    */-0.396        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.787    -0.396/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.396        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/D    1
in_clk(R)->in_clk(R)	0.803    -0.396/*        -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.778    -0.396/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.396        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.396        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.396        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.396        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/D    1
in_clk(R)->in_clk(R)	0.786    -0.396/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.396        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.774    -0.396/*        0.020/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.396/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.396/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.396        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.784    -0.396/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.396/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.396        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/D    1
in_clk(R)->in_clk(R)	0.783    -0.396/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TI    1
in_clk(R)->in_clk(R)	0.760    */-0.396        */0.041         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.396        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/D    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.396        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_clk(R)->in_clk(R)	0.760    -0.395/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.395/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/D    1
in_clk(R)->in_clk(R)	0.793    -0.395/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.395        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.760    */-0.395        */0.041         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.788    */-0.395        */0.016         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.784    -0.395/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.395/*        0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.395        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.395        */0.041         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.395        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.395        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.395        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.395        */-0.003        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_tck_i(R)->in_clk(R)	0.779    -0.395/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.395        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.395        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.395        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/D    1
in_spi_clk_i(R)->in_clk(R)	0.799    -0.395/*        0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.815    -0.395/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.395        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.395/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.395/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.395/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.395        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.395        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.395        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.395        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.395        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.395        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.395        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.813    -0.395/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.773    -0.395/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.395/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.395/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.395        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/D    1
in_tck_i(R)->in_clk(R)	0.789    -0.395/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.395/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.395        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.790    -0.395/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.395        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.395        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.395        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.395        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.395        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/D    1
in_clk(R)->in_clk(R)	0.782    -0.395/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.395        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/D    1
in_clk(R)->in_clk(R)	0.813    -0.395/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/D    1
in_tck_i(R)->in_clk(R)	0.767    -0.395/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.395        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.395        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.772    -0.395/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.395        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.773    -0.395/*        0.028/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.395        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.806    -0.395/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.395        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.780    -0.395/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.395/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.395        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.395        */-0.005        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/D    1
in_clk(R)->in_clk(R)	0.815    */-0.395        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/D    1
in_tck_i(R)->in_clk(R)	0.799    */-0.395        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.395/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.395        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/D    1
in_clk(R)->in_clk(R)	0.779    -0.395/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.395/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.395/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_tck_i(R)->in_clk(R)	0.802    */-0.395        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.395        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.395        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.395        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.794    -0.395/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.395        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.395        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.395        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.395/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.395/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.395/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.395/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.395/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.395/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.395        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.395        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.394        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.394        */-0.022        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.787    -0.394/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.394        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.394        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.394        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.394        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/D    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.394/*        0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.394        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.394/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.394/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.394/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.394/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.394/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.394/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.394        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/D    1
in_tck_i(R)->in_clk(R)	0.807    */-0.394        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.394        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.394        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.394/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.394        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/D    1
in_clk(R)->in_clk(R)	0.771    -0.394/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.394/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.394        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.394/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.394/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.394        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.776    -0.394/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.832    */-0.394        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.774    -0.394/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.394        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/D    1
in_clk(R)->in_clk(R)	0.771    -0.394/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	0.799    */-0.394        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.795    -0.394/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.394        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.788    -0.394/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TI    1
in_clk(R)->in_clk(R)	0.831    */-0.394        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.820    */-0.394        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/D    1
in_clk(R)->in_clk(R)	0.772    -0.394/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.394        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/D    1
in_clk(R)->in_clk(R)	0.794    -0.394/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.394/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.394        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.793    -0.394/*        -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.394        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	0.752    -0.394/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.394        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	0.814    -0.394/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/D    1
in_clk(R)->in_clk(R)	0.783    -0.394/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.394        */0.010         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.394/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.394        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.394        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.394        */-0.014        top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.394/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.394        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.394        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.394        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.394        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.788    */-0.394        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/D    1
in_clk(R)->in_clk(R)	0.819    */-0.394        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	0.777    -0.393/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.393        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.829    */-0.393        */-0.028        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.814    -0.393/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.393        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.393        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.393        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	0.789    -0.393/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.393        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.776    -0.393/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.393/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.393/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.393/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.393/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.393        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.393        */-0.015        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.393        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.393        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.776    -0.393/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.393        */-0.024        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.758    */-0.393        */0.040         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.393        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.779    -0.393/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.393        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	0.787    -0.393/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.393/*        0.030/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.773    -0.393/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.393/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.393        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.393        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.772    -0.393/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.393/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.393        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.779    -0.393/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.393/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.393        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.393/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.393        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.393/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.393        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.393        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.779    -0.393/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.393        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.393/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.393        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.792    -0.393/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.805    -0.393/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.393        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.393/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.393        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.393        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.393        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.393        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.392        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.392        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.392        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.392        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.392        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.392/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.392/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.392        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.392        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.392        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.392        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.794    -0.392/*        0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.392        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/D    1
in_clk(R)->in_clk(R)	0.795    -0.392/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.392        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.782    -0.392/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.392/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.392        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.786    -0.392/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.392        */-0.007        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.392        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.392/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.392/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.392        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.392        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.392/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.392        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.392        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.787    -0.392/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.392/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.392        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.392        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.392        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/D    1
in_tck_i(R)->in_clk(R)	0.771    -0.392/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.392        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.392/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.392        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.392        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/D    1
in_clk(F)->in_clk(F)	20.699   -0.392/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.392        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.392        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.392        */0.008         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.392/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.392        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.392        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.392        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.392        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.392        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.392/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.392        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.392/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.392/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.391/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.391/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.391/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.391        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.391        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.391        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/D    1
in_clk(R)->in_clk(R)	0.792    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.391        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.776    -0.391/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.391        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.391/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.391        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.391/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.391/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.391        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.391        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/D    1
in_clk(R)->in_clk(R)	0.789    -0.391/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.391/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.391/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.391        */-0.019        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.391        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	0.774    -0.391/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.391        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.391        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.391        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.391/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.391/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.391/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.391/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.391/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.391        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.391/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.391/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.391        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.814    -0.391/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.391/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.391        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.391        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.391/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.391/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.391/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.391        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.391        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.391        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.391        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.788    -0.391/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.391/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.391        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.391        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.391        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.391/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.391        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.780    -0.391/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.391        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.391        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.391        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.807    -0.391/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.391        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.391/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.391/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.391        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.778    -0.391/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.391        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.391        */-0.020        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.391/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.391        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.391        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.391/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.391        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.391/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.390/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TI    1
in_clk(R)->in_clk(R)	0.813    -0.390/*        -0.013/*        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.787    -0.390/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.390        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.390/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.390        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.759    -0.390/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.390        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/D    1
in_clk(R)->in_clk(R)	0.827    */-0.390        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.390        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.390/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.390        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.390        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.390        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	0.813    -0.390/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.390        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.390        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.390        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/D    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.390/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.390        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.390/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.390/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.390        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.390        */-0.010        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.390        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.390        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.746    -0.390/*        0.048/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	0.788    */-0.390        */0.010         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.390        */-0.022        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.802    -0.390/*        -0.004/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.390        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.016        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/D    1
in_clk(R)->in_clk(R)	0.787    -0.390/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.390        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.390        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.390        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.390        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.792    -0.390/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.773    -0.390/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.390/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.390/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.390/*        0.028/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.390        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.766    */-0.390        */0.037         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.390/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.390/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.390        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.390        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.390        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/D    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	0.791    */-0.390        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.793    -0.390/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.390/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.390        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.390        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.390/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.390        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	0.786    -0.390/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.390        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.390/*        0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.390        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(F)->in_clk(F)	20.700   */-0.390        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.822    */-0.390        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.774    -0.390/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.390/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	0.788    -0.389/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.389        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.389        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.753    */-0.389        */0.037         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.389        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.389        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.389        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.389/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.389        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.389/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.389/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.389/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.389        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.389        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.389        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.389/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.389        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.389        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.389        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.389        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.389        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.768    -0.389/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.389/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.389        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.793    -0.389/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.791    -0.389/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.389        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.389        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.389        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.389        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.776    -0.389/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.389        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_clk(R)	0.803    */-0.389        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.389        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.389        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.389        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.776    -0.389/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.389/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.389        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.389/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.389        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.787    -0.389/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.389        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.389        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.389        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.388        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.388        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.388        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.388        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.388        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.388        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.388        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.783    */-0.388        */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.388        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.388/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.388        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/D    1
in_clk(R)->in_clk(R)	0.781    -0.388/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.388        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.388        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.388/*        0.018/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.388        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.388        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.388        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.787    -0.388/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.388/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.388        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	0.815    -0.388/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.790    -0.388/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.388        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.388        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.388        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.388        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.782    -0.388/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.388/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.388/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.388/*        0.017/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.388/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.388/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.388        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/D    1
in_clk(R)->in_clk(R)	0.781    -0.388/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.388        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.388        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.388        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.388        */0.015         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.388/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.388/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.388/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.388/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.388/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.388/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.388/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.784    */-0.388        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.388        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.388        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.388        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/D    1
in_clk(R)->in_clk(R)	0.791    -0.388/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.388/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_tck_i(R)->in_clk(R)	0.792    -0.388/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	0.784    */-0.388        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.784    */-0.388        */0.006         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.388        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.388        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.388        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.794    -0.388/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.388        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.388/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.388/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.388        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.387        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.387        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/D    1
in_tck_i(R)->in_clk(R)	0.801    */-0.387        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.387        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.387        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.782    -0.387/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.387/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.387        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.387/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.387/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.387        */0.001         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.387/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.387/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.387/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.387/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.387/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.387/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.387/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.387        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.387        */-0.014        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.387/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.767    */-0.387        */0.024         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.780    */-0.387        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.805    -0.387/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.387/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.387/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.387        */-0.019        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.387        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.795    -0.387/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.387/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.387/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.387        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.387        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.786    -0.387/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/D    1
in_clk(R)->in_clk(R)	0.793    -0.387/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.387        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.387        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.788    -0.387/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.387/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.387/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.387        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.387        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.387        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.387        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.797    -0.387/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.387/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.387/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.387/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.387/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.387/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.387        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_tck_i(R)->in_clk(R)	0.732    */-0.387        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.796    -0.387/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TI    1
in_tck_i(R)->in_clk(R)	0.821    */-0.387        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/D    1
in_clk(R)->in_clk(R)	0.796    */-0.387        */0.008         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.778    */-0.386        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.386        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/D    1
in_clk(R)->in_clk(R)	0.794    -0.386/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.386/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.386        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.386        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/D    1
in_clk(R)->in_clk(R)	0.785    -0.386/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.386/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.386        */-0.015        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.386        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/D    1
in_clk(R)->in_clk(R)	0.772    -0.386/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.386/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.386        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/D    1
in_clk(R)->in_clk(R)	0.784    -0.386/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.386        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/D    1
in_clk(R)->in_clk(R)	0.767    -0.386/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.386/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.386/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.386        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.386        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.784    -0.386/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.386/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.386/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.386        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.386        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.386        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.386        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.386        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.386        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.791    -0.386/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.386/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.386        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.386        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/D    1
in_clk(R)->in_clk(R)	0.773    -0.386/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.386/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.386        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.386        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.386        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.386/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.386        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.386        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.386        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.773    -0.386/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.386        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.798    -0.386/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TI    1
in_tck_i(R)->in_clk(R)	0.792    -0.386/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.386        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.386        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	0.798    -0.386/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.386        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.386        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.386        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.787    -0.386/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.720    -0.386/*        -0.021/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.386/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.386/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.386/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.386/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.386        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.757    */-0.386        */0.038         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.386        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.386        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.800    -0.385/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.385        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.385        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.831    */-0.385        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.385        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.784    -0.385/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.385        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.385        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.385        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.385        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.778    -0.385/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.385/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.385/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.385        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/D    1
in_clk(R)->in_clk(R)	0.804    -0.385/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/D    1
in_clk(R)->in_clk(R)	0.785    -0.385/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.385        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.385        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.385        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.792    -0.385/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.385        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.785    -0.385/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.385/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TI    1
in_clk(R)->in_clk(R)	0.819    -0.385/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.385/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.385        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.385        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.385        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.385        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.789    -0.385/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.385        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.788    -0.385/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.385        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.385        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.385        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.385        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.385        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.385        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/D    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.385        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.779    -0.385/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.385        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/D    1
in_clk(R)->in_clk(R)	0.788    -0.385/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_tck_i(R)->in_clk(R)	0.781    */-0.385        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.781    */-0.385        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	0.781    */-0.385        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.779    -0.385/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.385/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.385        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.385/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.385        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.385/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.385/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.385        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.385        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.385        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.794    -0.385/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.385        */0.004         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.385        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.385        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.384        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/D    1
in_clk(R)->in_clk(R)	0.788    -0.384/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.384        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.786    -0.384/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.384        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/D    1
in_clk(R)->in_clk(R)	0.772    -0.384/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.384/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.384        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.384        */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.384        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.788    -0.384/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.384        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.384        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.384        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.384/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.384/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.384        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.384        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.384        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.384        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.384/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.384/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.384/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.384/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.384/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.384        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.384        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.384        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.384        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.384        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.384        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.384        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.384        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/D    1
in_clk(R)->in_clk(R)	0.774    -0.384/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.384        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.384        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.384        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.384        */0.004         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.384        */0.004         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.384        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/D    1
in_clk(R)->in_clk(R)	0.777    -0.384/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.384        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.782    -0.384/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.384/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.384        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.384/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.384/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.384        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.384        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.384/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.384        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.384        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.384        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.384        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.384        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.788    -0.384/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.384/*        0.024/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.384/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.384/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.383        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.789    -0.383/*        0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.383        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.775    -0.383/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.383        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.383        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.789    -0.383/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.383        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.383        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.383        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.383        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.383        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.383/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.383        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.777    -0.383/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.383/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.383/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.787    -0.383/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.383/*        0.019/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.383        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.383        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.787    -0.383/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.383        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/D    1
in_tck_i(R)->in_clk(R)	0.723    */-0.383        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.820    */-0.383        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.796    -0.383/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.383/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.383        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.383        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.383/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.383/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.383/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.383/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.383/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TI    1
in_tck_i(R)->in_clk(R)	0.728    */-0.383        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.807    */-0.383        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.383/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.383        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.383        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.383        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.383        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.383        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.383        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.795    -0.383/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.383        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.383        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.383        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.383        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.383        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.383        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_tck_i(R)->in_clk(R)	0.812    */-0.383        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.383        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/D    1
in_clk(R)->in_clk(R)	0.791    -0.383/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.383        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.771    -0.383/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.383        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.383        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.784    -0.383/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.383        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.383        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.382        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.382        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/D    1
in_clk(R)->in_clk(R)	0.790    -0.382/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.382        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.382        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.382        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.382        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.382        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.382        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.802    -0.382/*        -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/D    1
in_clk(R)->in_clk(R)	0.802    -0.382/*        -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.382        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.382        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.382/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.382/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.382        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TE    1
in_tck_i(R)->in_clk(R)	0.810    */-0.382        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.382/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.382        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.382        */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.382        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.773    -0.382/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.382/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.382        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TE    1
in_clk(R)->in_clk(R)	0.814    -0.382/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.382        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.382        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.382        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.382        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.382        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.382/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.382        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.813    -0.382/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.382        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.783    -0.382/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.382/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.382/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	0.802    */-0.382        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.771    -0.382/*        0.025/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.382        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.382        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.791    -0.382/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.382        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.382        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.382/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.382        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.382        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.382        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/D    1
in_clk(R)->in_clk(R)	0.779    -0.382/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.382        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.382        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.382        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.790    -0.382/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.382/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.382/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.381/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.783    -0.381/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.381/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.381/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.381/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.381/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.381        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.381        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.381        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.381        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.381        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.381/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.758    */-0.381        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.381/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.381        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.381/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.381/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.381        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.381        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.381        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.793    -0.381/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.381        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.381        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.381        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_tck_i(R)->in_clk(R)	0.796    */-0.381        */-0.001        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.381        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.784    -0.381/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.381/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.381        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.381        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.381        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.381        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.381        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.381/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.381        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/D    1
in_clk(R)->in_clk(R)	0.819    */-0.381        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.381        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_clk(R)	0.775    -0.381/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.381        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.381        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.381        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.381        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	0.761    */-0.381        */0.045         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.381        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.381        */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.381        */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.381        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.381        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	0.809    */-0.381        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.790    -0.381/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.381        */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.381        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.381        */-0.025        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.381        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.381        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.381        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.381        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/D    1
in_clk(R)->in_clk(R)	0.794    -0.381/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.381        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.381/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.380        */-0.027        top_inst_clk_rst_gen_i/i_rst_gen_soc_s_rst_ff2_reg/D    1
in_clk(R)->in_clk(R)	0.769    -0.380/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.380        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.380        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.380        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.780    -0.380/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.380        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.380        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.380        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.380        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.380        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/D    1
in_clk(R)->in_clk(R)	0.783    -0.380/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.380        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.380        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.380        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.380        */0.040         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.380        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.380        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.797    -0.380/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.380        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_tck_i(R)->in_clk(R)	0.775    -0.380/*        0.024/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.380/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.380        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/D    1
in_clk(R)->in_clk(R)	0.805    -0.380/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.380        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.380        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.380        */0.020         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.380        */0.020         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.380        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.380        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.380        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.380        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.380        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.380        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.380        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.380        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.380/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.380        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.380        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.380        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.380        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.380        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.763    */-0.380        */0.036         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.380        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.380        */0.020         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.380        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.792    -0.380/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.024        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.380/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.784    */-0.380        */0.020         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.380        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.380        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.380        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.380        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.380        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.380        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.380/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.380/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.380        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/D    1
in_clk(R)->in_clk(R)	0.794    -0.380/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.380        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.380        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.379        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.379        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.379        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/D    1
in_clk(R)->in_clk(R)	0.766    -0.379/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.379        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.379        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.379        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.379        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.379        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.379        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.379/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.379/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.379/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.379/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.379        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/D    1
in_clk(R)->in_clk(R)	0.769    -0.379/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.379        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.783    -0.379/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.379        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.379        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.379        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.379        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.379        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.379        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.379        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.379        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.785    -0.379/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.379        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.379        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.379        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.379        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/D    1
in_clk(R)->in_clk(R)	0.833    */-0.379        */-0.024        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.379/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.379        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.786    -0.379/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.379/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.379        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.379        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.379        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.379        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.379        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.379        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.379        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.379        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.379        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.379        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.379        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.379        */0.000         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.379        */-0.023        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.379/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.379        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/D    1
in_clk(R)->in_clk(R)	0.789    -0.379/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.379        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.379        */0.000         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.379        */0.000         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.379/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.379/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.379        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.379        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.379        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.379        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/D    1
in_clk(R)->in_clk(R)	0.768    -0.379/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.379/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.379/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.378        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.378        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.378        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.378        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.378        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.378        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.378        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.378        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.789    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.378/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.014         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.378        */-0.007        top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.378/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.378/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.783    -0.378/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.378/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.378        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.014         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.378        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.788    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.378/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.378        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.780    -0.378/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.378        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.378        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.793    -0.378/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.014         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.014         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.378        */0.014         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.378/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.378/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.378/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.378        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.378        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.810    -0.378/*        -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.378        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.378        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.378        */-0.000        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.378        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.378/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.378        */-0.026        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.378        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.378        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.803    */-0.378        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.378        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.378        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.378        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/D    1
in_clk(R)->in_clk(R)	0.773    -0.378/*        0.007/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.378        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.378        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.378/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.809    */-0.378        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.378        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.378        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.378/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.378/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.378/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.378        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.378        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.378        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TE    1
in_tck_i(R)->in_clk(R)	0.778    -0.378/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.378/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.378        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.378        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.378        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.378        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.378        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/D    1
in_clk(R)->in_clk(R)	0.795    -0.378/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.378/*        0.014/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.378/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.378        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.788    -0.378/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.378        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/D    1
in_tck_i(R)->in_clk(R)	0.811    */-0.378        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.378        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.378/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.378        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/D    1
in_clk(R)->in_clk(R)	0.781    */-0.377        */0.020         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.377        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.377        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.377        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.377        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.377        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.788    -0.377/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.377        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.377        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.377/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.377        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.377        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.377        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.377        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.377        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.377        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.377        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.377        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.377/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.377        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.802    -0.377/*        -0.001/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/D    1
in_clk(R)->in_clk(R)	0.792    -0.377/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.377        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.788    -0.377/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.377        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.377        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.377        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.377        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.377        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.377        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/D    1
in_clk(R)->in_clk(R)	0.789    -0.377/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.787    */-0.377        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.767    -0.377/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.377        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.377        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.794    -0.377/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.377/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.377        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.377        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.794    -0.377/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.377/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/D    1
in_clk(R)->in_clk(R)	0.794    -0.377/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.377/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.785    */-0.377        */0.012         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.796    -0.377/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/D    1
in_tck_i(R)->in_clk(R)	0.786    -0.377/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.377/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.377        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.377        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.377        */-0.017        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.377/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.377        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/D    1
in_clk(R)->in_clk(R)	0.788    -0.377/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.377        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.377        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.774    -0.377/*        0.007/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.377/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.377/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.377        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.796    -0.377/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.784    -0.377/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.377        */-0.011        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.377        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.377        */0.000         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.377        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.377        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.783    -0.377/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/D    1
in_clk(R)->in_clk(R)	0.784    -0.377/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.377        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.377        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.377        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.377        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.376        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.376        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.376/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.376        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.376/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.376        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.376/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.376/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.376/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/D    1
in_clk(R)->in_clk(R)	0.790    -0.376/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.376        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.376        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.376/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.376/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.376        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.376        */-0.006        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.376        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.376        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.376        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.740    */-0.376        */0.042         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.376/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.376        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.376        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.792    -0.376/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.376        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.376        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.376/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.376        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.376        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.376        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.376        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.376        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.376        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.376/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.376        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_tck_i(R)->in_clk(R)	0.795    */-0.376        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	0.795    */-0.376        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.376        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.376/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.376/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.795    -0.376/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.795    */-0.376        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.376        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.790    -0.376/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.376        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.787    -0.376/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.376        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.376/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.376/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.376/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.795    -0.376/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.376        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.376        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.815    -0.376/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/D    1
in_clk(R)->in_clk(R)	0.777    -0.376/*        0.016/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.376/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.376        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.376        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.793    -0.376/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.376        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.376        */0.002         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.376        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    -0.376/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.812    */-0.376        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.376/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.376/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.376        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.376        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.376        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.376        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.376        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.376        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.765    -0.376/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.375        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_clk(R)->in_clk(R)	0.817    -0.375/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.375/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_tck_i(R)->in_clk(R)	0.778    -0.375/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.375/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.375        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.787    -0.375/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.375        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.817    -0.375/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.375/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.375/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.375        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.375/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.375        */-0.019        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.375        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.804    -0.375/*        -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/D    1
in_spi_clk_i(R)->in_clk(R)	0.814    */-0.375        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.788    */-0.375        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.375        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.375/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.375        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.375        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.375        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.375        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.764    */-0.375        */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.375        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.792    -0.375/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.375        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.006        top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.006        top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.794    -0.375/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.375        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.796    -0.375/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.375/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.375        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.375        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.375        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.737    */-0.375        */0.055         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.375        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.375/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.375        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.006        top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/D    1
in_clk(R)->in_clk(R)	0.768    -0.375/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.375/*        0.008/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.375        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.788    -0.375/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.375        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.375        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/D    1
in_clk(R)->in_clk(R)	0.791    -0.375/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.375        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.375        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.375        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/D    1
in_tck_i(R)->in_clk(R)	0.812    */-0.375        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.375        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.375        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.375        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.375        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.375/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.375        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.785    */-0.375        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/D    1
in_clk(R)->in_clk(R)	0.786    -0.375/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.375        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/D    1
in_clk(R)->in_clk(R)	0.783    -0.375/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.778    -0.375/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.375        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.375        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.375        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.375        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.375        */0.018         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.375        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.374/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.374/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.374        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.374        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.374/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.374        */-0.003        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.374/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.374        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.374        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_clk(R)->in_clk(R)	0.787    -0.374/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.374        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.374        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.787    -0.374/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.374        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.776    -0.374/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.374        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.374        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.374        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/D    1
in_clk(F)->in_clk(F)	20.713   -0.374/*        0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.803    -0.374/*        0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.374        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/D    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.374        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.374        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/D    1
in_clk(R)->in_clk(R)	0.778    -0.374/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.374        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.794    -0.374/*        0.006/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.374/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.374        */-0.003        top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/D    1
in_clk(R)->in_clk(R)	0.819    */-0.374        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/D    1
in_clk(R)->in_clk(R)	0.780    -0.374/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.374        */-0.007        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.374        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.780    -0.374/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TI    1
in_clk(R)->in_clk(R)	0.783    */-0.374        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.374        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.374        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.374        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.374/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.374        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.374        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/D    1
in_clk(R)->in_clk(R)	0.785    -0.374/*        0.009/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.374        */-0.006        top_inst_peripherals_i/apb_uart_i/SOUT_reg/D    1
in_clk(R)->in_clk(R)	0.795    -0.374/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.374/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.374        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.374        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.374        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.374        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.374        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.374        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.374        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.374        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.374        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.374        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.374        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.374        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.373        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.799    -0.373/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.373        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.373/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.373/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.373/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.373        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.783    -0.373/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.373        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.798    -0.373/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.373        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.782    -0.373/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.373        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/D    1
in_clk(R)->in_clk(R)	0.794    -0.373/*        0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.373        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/D    1
in_clk(R)->in_clk(R)	0.767    -0.373/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.373        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.373        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.373/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.373        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.815    -0.373/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.373        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TE    1
in_clk(F)->in_clk(F)	20.711   -0.373/*        0.000/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.767    -0.373/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.373/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.373/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.373        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.373        */-0.004        top_inst_core_region_i/lsu_resp_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.373        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.373        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.373/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.373/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TI    1
in_tck_i(R)->in_clk(R)	0.793    */-0.373        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	0.793    */-0.373        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.761    */-0.373        */0.046         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.373        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.373        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.373        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.373        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_tck_i(R)->in_clk(R)	0.793    */-0.373        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.373        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.373        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.373/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.373/*        -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.792    -0.373/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.776    -0.373/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.373        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.373        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.373        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.373/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.373        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.373        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.373        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.372/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.372/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.372        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.372        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.372        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/D    1
in_clk(R)->in_clk(R)	0.815    -0.372/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.372        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.372        */-0.019        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.791    -0.372/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.372        */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.778    -0.372/*        0.016/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.372        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.372        */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.372        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	0.793    -0.372/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.372/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.372/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.372/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.372/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.372        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.372        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	0.793    -0.372/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.372/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.372/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TI    1
in_tck_i(R)->in_clk(R)	0.812    */-0.372        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.372        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.372        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.790    -0.372/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.372        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.372        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.372        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.810    -0.372/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.372        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.372        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.372        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/D    1
in_clk(R)->in_clk(R)	0.795    -0.372/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TE    1
in_tck_i(R)->in_clk(R)	0.785    -0.372/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.372        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.372        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.372/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.372/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.372/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.372/*        -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.372        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.372        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.372        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.372        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.372        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.372        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.372        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.372        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/D    1
in_clk(R)->in_clk(R)	0.766    -0.372/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.372/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.372        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.372        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.371        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.371        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.798    -0.371/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.371/*        0.042/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.371        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.371        */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_tck_i(R)->in_clk(R)	0.784    -0.371/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.371/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.371        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.371        */-0.005        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.371        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.371        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.371/*        0.018/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.371        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.371        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.371        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.795    -0.371/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.371        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.371        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.371        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.788    -0.371/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.371        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.794    -0.371/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.371        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.371        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	0.783    -0.371/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.371        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.371/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.371/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.371/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.371/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.371/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.371        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.779    -0.371/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.371/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.371/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.371/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.371/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.371/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.371/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.371/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.371        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.371        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	0.765    -0.371/*        0.027/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.371/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.759    -0.371/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.371        */-0.022        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.371/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.371        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.371        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.371        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/D    1
in_clk(R)->in_clk(R)	0.759    -0.371/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.371/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.371        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.371        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.371        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.780    -0.371/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.371        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.371        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.371        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.371        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.371        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.371        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.791    -0.371/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.371        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.371        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.371        */-0.013        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.787    -0.371/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.370        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.370        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.370        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.370        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.370        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.794    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.370        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.772    */-0.370        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.370        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.370        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.816    */-0.370        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.370        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.781    -0.370/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.370        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.370        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/D    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.370        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/D    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.822    */-0.370        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/D    1
in_clk(R)->in_clk(R)	0.785    -0.370/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.370        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.370        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.370        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.370/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_tck_i(R)->in_clk(R)	0.797    */-0.370        */-0.003        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.370        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.370        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.370        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.824    */-0.370        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.370        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.370        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.370        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/D    1
in_clk(R)->in_clk(R)	0.793    -0.370/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.370        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.789    -0.370/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.370        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/D    1
in_clk(R)->in_clk(R)	0.793    -0.370/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.370        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.776    -0.370/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.370        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.370/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.370        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.370        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.370        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.370        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.370        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.370        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.370        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.370        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.370/*        0.007/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.370        */0.004         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.795    -0.370/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.370        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.370        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.370        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.370        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.370        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.370        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.370        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	0.797    -0.370/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.370        */0.004         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.370        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.370        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.370/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.370        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.811    -0.370/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_tck_i(R)->in_clk(R)	0.782    -0.370/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.369        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.811    -0.369/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.798    */-0.369        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.369        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.369/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	0.782    -0.369/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.369        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	0.779    -0.369/*        0.016/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.369/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.369/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.369        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.369        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.369        */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.369        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.369        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.369        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/D    1
in_clk(R)->in_clk(R)	0.798    -0.369/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.369/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.369/*        0.007/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.369        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.768    -0.369/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.369        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.369/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.369        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.369        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.369        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.793    -0.369/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.369        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.369        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.369        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.369/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.369        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.369        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.369        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	0.785    -0.369/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.369        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.369        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	0.794    -0.369/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.369        */-0.005        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.369        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.369        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.369/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.369        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.369/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.369        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.369        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.369        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.369        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/D    1
in_tck_i(R)->in_clk(R)	0.771    -0.369/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.369        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.369        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.369        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.369/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.369/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.369        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.369        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.369        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.369        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.369/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.369/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.369        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.369        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/D    1
in_clk(R)->in_clk(R)	0.787    -0.369/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.369/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.369/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.369        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.369        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.369        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.369        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.369        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.369/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.369        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.369        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.762    */-0.369        */0.030         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.368/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.368/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.368        */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.368        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.368        */-0.018        top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.368        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.368        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.368/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.368/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.368/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.368/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.368/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.811    */-0.368        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.368/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.368        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.368        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.368        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.790    -0.368/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.834    */-0.368        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.368        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/D    1
in_clk(R)->in_clk(R)	0.790    -0.368/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.368/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.782    */-0.368        */-0.002        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.368        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.743    */-0.368        */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.368        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.368        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.788    -0.368/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.368        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.368        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.794    -0.368/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.368        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.368        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.795    -0.368/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	0.795    -0.368/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.368        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.368        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.368        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.776    -0.368/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.368        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.368        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.368        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.368        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.368/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TI    1
in_tck_i(R)->in_clk(R)	0.817    */-0.368        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.796    -0.368/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.368/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.368/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.368        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/D    1
in_tck_i(R)->in_clk(R)	0.774    -0.368/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.368        */0.000         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.368        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.368        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.368        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/D    1
in_tck_i(R)->in_clk(R)	0.794    -0.368/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.368        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.368/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.368/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.368/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.368/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.368        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.368        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.819    -0.367/*        -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/D    1
in_clk(R)->in_clk(R)	0.768    -0.367/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.367/*        0.011/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.367/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.367/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.367/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.367        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.367/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.367        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.789    -0.367/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.367        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.367        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.367        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.747    -0.367/*        0.051/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.367/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.367        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/D    1
in_clk(R)->in_clk(R)	0.813    -0.367/*        -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.367        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.367/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.367        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.367        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.367        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.367        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/D    1
in_clk(R)->in_clk(R)	0.766    -0.367/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.367/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.367/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_tck_i(R)->in_clk(R)	0.767    -0.367/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.367        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.367/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.367/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.367        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.367        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	0.797    -0.367/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.367        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.367/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.367        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.367        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.367        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.367        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.809    */-0.367        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.367        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.367/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.367/*        0.005/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.780    -0.367/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.367        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.367        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.367        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.367        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/D    1
in_clk(R)->in_clk(R)	0.790    -0.367/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.367        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.367        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/D    1
in_clk(R)->in_clk(R)	0.802    -0.367/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.803    -0.367/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.367        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	0.768    -0.367/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.367        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.367/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.367/*        -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.367/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/D    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.367        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/D    1
in_clk(R)->in_clk(R)	0.794    -0.367/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.367        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.367/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.367/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.367/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.367        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.367        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/D    1
in_clk(R)->in_clk(R)	0.741    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.367/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.367        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.367        */-0.018        top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.367        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.367        */-0.004        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.367        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.778    -0.367/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.367        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.367        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.367        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.367        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/D    1
in_clk(R)->in_clk(R)	0.741    */-0.367        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.367        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.367        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.367        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.787    -0.367/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TI    1
in_clk(R)->in_clk(R)	0.784    */-0.367        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.367        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.367        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.366        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.366        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.366        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.796    -0.366/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.809    -0.366/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.366        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.366        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.366        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.366        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.366        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/D    1
in_clk(R)->in_clk(R)	0.741    */-0.366        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.366/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.366        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.797    -0.366/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.366/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.366        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.366        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.366        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.366/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.366/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.366        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.366        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.366        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.780    -0.366/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.366        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.776    -0.366/*        0.018/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.366/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.366/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.366/*        0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.366        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.790    -0.366/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.366        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.366        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.366        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.366        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.366        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.366        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/D    1
in_clk(R)->in_clk(R)	0.790    -0.366/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.366        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/D    1
in_clk(R)->in_clk(R)	0.798    -0.366/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.366        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.366        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.366        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.813    -0.366/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.366/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.366/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.366        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.366/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.366/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.366/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.366        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.783    -0.366/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.366        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.785    -0.366/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_tck_i(R)->in_clk(R)	0.766    -0.366/*        0.035/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.755    -0.366/*        0.036/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.366        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.366        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.366/*        0.025/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.366        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	0.778    -0.366/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_tck_i(R)->in_clk(R)	0.778    -0.366/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.366        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.366        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.366        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.366        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.366        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.366        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.366        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.366        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.366/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.366        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.366/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.366        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.366/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.794    */-0.366        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.366        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.366        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.365        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.783    -0.365/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.365        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.365        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.365        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.808    */-0.365        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/D    1
in_clk(R)->in_clk(R)	0.793    -0.365/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.365        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.365        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.365        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.365        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/D    1
in_clk(R)->in_clk(R)	0.770    -0.365/*        0.033/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.365        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.365        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.365        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/D    1
in_clk(R)->in_clk(R)	0.811    -0.365/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.365        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.365        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.365        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.365        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/D    1
in_clk(R)->in_clk(R)	0.790    -0.365/*        -0.001/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.365        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.365/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.365/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.365        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.365        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TE    1
in_clk(R)->in_clk(R)	0.787    -0.365/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.365        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/D    1
in_clk(R)->in_clk(R)	0.775    -0.365/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.365/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.365        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.796    -0.365/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.365        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.365        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.365        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.365        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.811    -0.365/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.365/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.365/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.365        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.365        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.365        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.365        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.365/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.365        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/D    1
in_clk(R)->in_clk(R)	0.778    -0.365/*        0.023/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.365/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.365/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.365/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.365/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_tck_i(R)->in_clk(R)	0.818    */-0.365        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.784    -0.365/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.365        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.365        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.365        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/D    1
in_clk(R)->in_clk(R)	0.777    -0.365/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.365        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.365        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.365        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.365        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.365        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.365        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TE    1
in_tck_i(R)->in_clk(R)	0.817    */-0.365        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.365        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.365        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.365        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.364        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.364        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.364        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.364        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.364        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	0.793    -0.364/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.364/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.823    -0.364/*        -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.364        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.364/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.364        */-0.012        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.364        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/D    1
in_clk(R)->in_clk(R)	0.773    -0.364/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.364        */-0.025        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.364/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.777    -0.364/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.364        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/D    1
in_clk(R)->in_clk(R)	0.779    -0.364/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.364        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.364        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.364        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.364        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.364        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.784    -0.364/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.364/*        0.014/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.364/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.798    -0.364/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.364/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.364        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.779    -0.364/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.364        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.796    -0.364/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.364/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.364        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.364        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/D    1
in_clk(R)->in_clk(R)	0.765    -0.364/*        0.037/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.364/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.364        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.364        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.364        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.364        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/D    1
in_clk(R)->in_clk(R)	0.801    -0.364/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.364        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.364        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.364        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.364/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.364        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.364/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.364        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.364        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.364        */0.014         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.364        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.364        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.364        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.364        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.364        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.364        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.364        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.364        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.364/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.364/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.364        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.364        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.364/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.364        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.364        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.364        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.364        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.364        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.787    -0.364/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.363        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.363        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.363        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.363        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.363        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.817    */-0.363        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.363        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.363        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.363/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.363        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.792    -0.363/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.363/*        0.029/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.363/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.363/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.363        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.817    -0.363/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.363        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.363        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/D    1
in_clk(R)->in_clk(R)	0.784    -0.363/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.363/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.363/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.810    */-0.363        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.782    -0.363/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.363/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.363/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.363        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.363        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/D    1
in_tck_i(R)->in_clk(R)	0.791    */-0.363        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/D    1
in_clk(R)->in_clk(R)	0.794    -0.363/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.363/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.363/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.363/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.363        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.363        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.363        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.363        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/TE    1
in_tck_i(R)->in_clk(R)	0.811    */-0.363        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.363/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.363/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.786    -0.363/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.363        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.363        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.363        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/D    1
in_tck_i(R)->in_clk(R)	0.784    -0.363/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.363/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.363/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.363        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.363/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.363        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.363        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.363        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.363        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.363        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.793    -0.363/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.363/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.363        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.363        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.363        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.363        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.363        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.363        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.797    -0.363/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.363        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.363        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.363        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.363        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.363/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.363        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/D    1
in_clk(R)->in_clk(R)	0.831    */-0.363        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.799    -0.363/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.363        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.362        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.781    -0.362/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.362        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.362        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.362        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/D    1
in_clk(R)->in_clk(R)	0.795    -0.362/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.362        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.362        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.362        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.362        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.362        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.362        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.362        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.362        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.362/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.362/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.362        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.362/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.362/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.362        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.779    -0.362/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.362        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.362        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.362        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.362        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.362        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.789    -0.362/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.362        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.362        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.362        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.362        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.362        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.362        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.362        */-0.019        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.362/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.362        */0.015         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.362        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.362        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TE    1
in_tck_i(R)->in_clk(R)	0.783    -0.362/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_tck_i(R)->in_clk(R)	0.783    -0.362/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.783    -0.362/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.362        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.362        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.362        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.777    -0.362/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.362/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.362        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.362        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.362        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.795    -0.362/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.362        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.362/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.362        */-0.018        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.362        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.362/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.362        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/D    1
in_clk(R)->in_clk(R)	0.814    */-0.362        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.362        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.362        */-0.023        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.796    -0.362/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.362        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.362        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.362        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.362        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.785    -0.362/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.773    */-0.362        */0.040         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.362        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.361/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.361        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.361        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.361        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.361        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/D    1
in_clk(R)->in_clk(R)	0.789    -0.361/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.361/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.361        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	0.787    -0.361/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.361        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    -0.361/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.778    -0.361/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.361        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.361/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.361/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.361/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.361/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.361        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.361        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.361        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.361        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.721    */-0.361        */-0.025        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.361/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.361        */-0.007        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.361        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.361        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.795    -0.361/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.767    -0.361/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.361/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.361        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.361/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.361        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.361        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.361        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.361        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.361        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.361/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.361        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.361        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.361        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.361        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.361/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.361        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.361        */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.361/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TI    1
in_tck_i(R)->in_clk(R)	0.761    -0.361/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.361        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.361        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.793    -0.361/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.361        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.361        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.361        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.361        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	0.786    */-0.361        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.361        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.361        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.361        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.361        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.361        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.361        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.361        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.783    -0.361/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.361        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.361        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.361        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.361/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.361        */-0.014        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.361        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.361        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.361        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.361        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.361        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.360        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.360        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.360        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.360        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.360        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.775    -0.360/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.360        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.360        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.360/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.360        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.360/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.360        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.763    -0.360/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.360        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.360/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.360        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.360        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TE    1
in_tck_i(R)->in_clk(R)	0.782    -0.360/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.360        */0.023         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.360        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.360        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.360        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.360/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TI    1
in_tck_i(R)->in_clk(R)	0.732    */-0.360        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.800    */-0.360        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.360        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.360/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.360        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.360        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.360        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.360        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/D    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.360/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.360/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.360        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.791    -0.360/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.360/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.360        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.360        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.785    */-0.360        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.360        */0.017         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.360        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/D    1
in_tck_i(R)->in_clk(R)	0.787    */-0.360        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.360        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.360        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.360        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.360        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.360        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.360        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.360/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.360/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.360        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.788    -0.360/*        0.016/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.360/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.360        */0.020         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.360        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.360        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.360/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.360        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.360        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.360/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.360/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.360        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.360        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.360        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.360        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.360        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.360/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.768    -0.359/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.359        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/D    1
in_clk(R)->in_clk(R)	0.774    -0.359/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.359/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.359        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.359        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.359/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.359        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.359        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.359        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.359        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.813    -0.359/*        -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.359/*        0.016/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.359        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.359        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.359/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.359        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.359        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	0.791    -0.359/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.359/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.359        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.359/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/TE    1
in_clk(R)->in_clk(R)	0.763    */-0.359        */0.039         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.359        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/D    1
in_clk(R)->in_clk(R)	0.774    -0.359/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.359        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	0.792    -0.359/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.359/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.359/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.359/*        -0.000/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.359        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/D    1
in_clk(R)->in_clk(R)	0.693    */-0.359        */-0.027        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.818    */-0.359        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.359        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.765    -0.359/*        0.031/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.359/*        0.031/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.359/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.359        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.359        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.359        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.359        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/D    1
in_clk(R)->in_clk(R)	0.793    -0.359/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.774    -0.359/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_tck_i(R)->in_clk(R)	0.813    */-0.359        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.359        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.359        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.794    -0.359/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.359        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.359        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.359        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.359        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.359        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.359        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.790    -0.359/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.359        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.359        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.359        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.359        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.359        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	0.797    -0.359/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.359        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.794    -0.359/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.359/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.359        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TE    1
in_tck_i(R)->in_clk(R)	0.764    -0.358/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.358        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.358        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.358        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.358        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.358        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/D    1
in_clk(R)->in_clk(R)	0.791    -0.358/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.358        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.358        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.358/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.358/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.358        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.358        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.358        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.358        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.358        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.358        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.358/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.358        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.358        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.358/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.358        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.358        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.358        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.786    -0.358/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.358/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.358/*        -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.801    */-0.358        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.358        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.358/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.358        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.358        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/D    1
in_clk(R)->in_clk(R)	0.776    -0.358/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.358        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.783    -0.358/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.358        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.358        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/D    1
in_spi_clk_i(R)->in_clk(R)	0.793    -0.358/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.358/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.769    -0.358/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.358        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.358        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.358/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.358        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/D    1
in_clk(R)->in_clk(R)	0.797    -0.358/*        -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.793    -0.358/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.358        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.358        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/D    1
in_clk(R)->in_clk(R)	0.786    -0.358/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.358/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.793    -0.358/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.358/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.358        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.358/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.358        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.358        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.358        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.358        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.358        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.358        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TE    1
in_tck_i(R)->in_clk(R)	0.774    -0.358/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_tck_i(R)->in_clk(R)	0.774    -0.358/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.358/*        0.032/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.358        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TE    1
in_tck_i(R)->in_clk(R)	0.814    */-0.358        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.793    -0.358/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.358        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.358        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TE    1
in_tck_i(R)->in_clk(R)	0.784    */-0.358        */0.011         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.358        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.358        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TE    1
in_tck_i(R)->in_clk(R)	0.774    -0.358/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.358/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.358/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/D    1
in_clk(R)->in_clk(R)	0.760    -0.357/*        0.032/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.357        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.357        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.357        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.357        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.357        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.357        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.357        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.357        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.357        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.357        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/D    1
in_clk(R)->in_clk(R)	0.790    -0.357/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TI    1
in_tck_i(R)->in_clk(R)	0.784    */-0.357        */0.011         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.357        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.357        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.357        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.357        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.357        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.357        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.357        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.357/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.357        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.357        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.357/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.357        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.357        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/D    1
in_clk(R)->in_clk(R)	0.775    -0.357/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.357        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.357        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.357        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.357        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/D    1
in_clk(R)->in_clk(R)	0.803    -0.357/*        -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.357        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.357        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.357        */0.009         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.357        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.357        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.357/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.357        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.792    -0.357/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.357        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.357        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.357/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.357        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.357/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.357        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/D    1
in_clk(R)->in_clk(R)	0.784    -0.357/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.357        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.357        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.781    -0.357/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TI    1
in_tck_i(R)->in_clk(R)	0.814    */-0.357        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.793    -0.357/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.357        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.357        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.357        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.357        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.357        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.790    -0.357/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.357        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.357/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.357/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.357        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/D    1
in_clk(R)->in_clk(R)	0.784    -0.357/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.357        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.357        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.357/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.356        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(F)->in_clk(F)	20.714   -0.356/*        0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.817    */-0.356        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.356        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.356        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.356        */0.049         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.356        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.356        */-0.005        top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/D    1
in_clk(R)->in_clk(R)	0.825    */-0.356        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.356        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.356        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.733    */-0.356        */0.048         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.733    */-0.356        */0.048         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.356/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.356        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.356        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.356        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/D    1
in_clk(R)->in_clk(R)	0.795    -0.356/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.356        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.356        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.356        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.356        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.356        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.356        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_tck_i(R)->in_clk(R)	0.779    -0.356/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.356        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.356        */0.009         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.790    -0.356/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.356/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.356/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.356        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TE    1
in_tck_i(R)->in_clk(R)	0.802    */-0.356        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.356        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.356        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.356        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.765    -0.356/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.356        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.356        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_clk(F)->in_clk(F)	20.700   */-0.356        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.825    */-0.356        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.356        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.356        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.356        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.356/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.356        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.356        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.356        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.356        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/TE    1
in_tck_i(R)->in_clk(R)	0.787    -0.356/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.356        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.356        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.356/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.356/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.356        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.356        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.356        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/TE    1
in_tck_i(R)->in_clk(R)	0.778    -0.356/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.356/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.356        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.356        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/D    1
in_clk(R)->in_clk(R)	0.812    -0.356/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/D    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.356/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.356/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.356        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.356/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.356/*        -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.356        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.356/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.356        */0.010         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.356        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.356        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.791    -0.356/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.356        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.356        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.750    */-0.356        */0.054         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.356        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.356        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.356/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.356        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.356        */-0.018        top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.356        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.778    -0.356/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.356        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.784    -0.356/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.356/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.356        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.356        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.356        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.783    -0.356/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.775    -0.356/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.356/*        0.011/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.356        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.356        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.356/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.355        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.355        */0.055         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.355        */0.055         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.355        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/D    1
in_clk(R)->in_clk(R)	0.783    -0.355/*        0.011/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.355        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.355        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.792    -0.355/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.355        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.355        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.355/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.355        */-0.015        top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/D    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.355/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.355        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.355        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/D    1
in_clk(R)->in_clk(R)	0.792    -0.355/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.355        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.355        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.355        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.355        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.782    -0.355/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.355        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.355        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.355        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.355        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.355        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.355        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.355        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.015        top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.355        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.355/*        0.028/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.355        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.355        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.778    -0.355/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.355        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.355        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.355/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.355/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.355        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.764    -0.355/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.355        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.355        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.804    -0.355/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.355        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.355        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.759    */-0.355        */0.044         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.355        */0.041         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.355/*        0.034/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.355/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.355        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.355        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.355        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.355        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.793    -0.355/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.355/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.355        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/D    1
in_clk(R)->in_clk(R)	0.791    -0.355/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.355/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.355/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.355        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.355        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.821    */-0.355        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.355/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.355        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.795    -0.355/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.355        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.355        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.355        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.355        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.355/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.355        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/D    1
in_clk(R)->in_clk(R)	0.777    -0.355/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TI    1
in_tck_i(R)->in_clk(R)	0.794    */-0.355        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.794    */-0.355        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.794    */-0.355        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	0.794    */-0.355        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.355        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/D    1
in_clk(R)->in_clk(R)	0.793    -0.355/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.355/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.355        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.355        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.355        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.355        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.798    -0.355/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.355        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.355        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.798    -0.355/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.355/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.355        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.354/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.354/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	0.729    */-0.354        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.797    */-0.354        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.354        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.800    -0.354/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.354/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.792    -0.354/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TI    1
in_tck_i(R)->in_clk(R)	0.774    -0.354/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.354/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.354/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.776    -0.354/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.354/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.354/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.354        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.782    -0.354/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.354/*        0.019/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.354        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.354        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/D    1
in_clk(R)->in_clk(R)	0.831    */-0.354        */-0.025        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.797    -0.354/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.354/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.354/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.354/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.819    */-0.354        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.354        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.354        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/TE    1
in_tck_i(R)->in_clk(R)	0.793    */-0.354        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.793    */-0.354        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.803    -0.354/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.354        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.354        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/TE    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.354        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/D    1
in_clk(R)->in_clk(R)	0.789    -0.354/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/TE    1
in_tck_i(R)->in_clk(R)	0.777    */-0.354        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.788    -0.354/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.354        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.354/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.354/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_tck_i(R)->in_clk(R)	0.793    */-0.354        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_tck_i(R)->in_clk(R)	0.793    */-0.354        */-0.014        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.803    -0.354/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.354        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/D    1
in_spi_clk_i(R)->in_clk(R)	0.777    -0.354/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.354        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.354        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.767    -0.354/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.789    -0.354/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.354/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/D    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.354        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.354        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.354/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.354        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.354        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.354/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.354        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.793    -0.354/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.354        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.354        */-0.007        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.354        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/D    1
in_tck_i(R)->in_clk(R)	0.812    */-0.354        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.782    -0.354/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.354        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.354        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.354/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.354        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.354        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.354        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.354        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/D    1
in_tck_i(R)->in_clk(R)	0.774    -0.354/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.354        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.354        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.354        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.354        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.354        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.354        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.354/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/TI    1
in_tck_i(R)->in_clk(R)	0.809    */-0.354        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.781    -0.353/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.353        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.353        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.353        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.353        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.353        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.353        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.353        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.353        */0.055         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/D    1
in_clk(R)->in_clk(R)	0.789    -0.353/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.353        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.353        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.353        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.353        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.353        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/D    1
in_clk(R)->in_clk(R)	0.789    -0.353/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.353        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.353        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.353/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.353        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.353        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.353        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.353        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.353        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.353        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.353        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.353        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.353        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.795    -0.353/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.353        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.026        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/D    1
in_clk(R)->in_clk(R)	0.794    -0.353/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.353        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.353/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.353/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.353        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_spi_clk_i(R)->in_clk(R)	0.817    */-0.353        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.353/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.353/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	0.777    -0.353/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.353/*        0.015/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/D    1
in_clk(R)->in_clk(R)	0.774    -0.353/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.784    -0.353/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.353        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.353        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.353        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.353        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.353/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TI    1
in_clk(R)->in_clk(R)	0.750    -0.353/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.353        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.772    -0.353/*        0.021/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.353        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.353        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.353        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.353        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.353        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.353        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.353        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.353        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.353        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.785    -0.353/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.353        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.353        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.353        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.353/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.353        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.353        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.353        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.353        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.352        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/D    1
in_clk(R)->in_clk(R)	0.787    -0.352/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/TI    1
in_clk(R)->in_clk(R)	0.787    -0.352/*        0.015/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.352        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.352        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/D    1
in_clk(R)->in_clk(R)	0.794    -0.352/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.352        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.352        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.352        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.352        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.352/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.352        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.352        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.770    -0.352/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.352/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.352/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.352        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.352        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.352        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.352        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.352        */-0.005        top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/D    1
in_clk(R)->in_clk(R)	0.782    -0.352/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.352        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.352        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.352/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.352        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.352        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.352/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.352        */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.793    -0.352/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.763    */-0.352        */0.036         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.352/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.352/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.764    */-0.352        */0.031         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.352        */-0.014        top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.352/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.352        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.773    */-0.352        */0.029         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.352/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TE    1
in_tck_i(R)->in_clk(R)	0.784    -0.352/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.352        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.352        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.352        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.352        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.352        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.352        */-0.026        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.352        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.352        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.352        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.352        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.352/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.352        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.352        */-0.016        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.352        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.791    -0.352/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.352        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.352        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.352        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/D    1
in_clk(R)->in_clk(R)	0.809    -0.352/*        -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.352        */-0.022        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.352        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.351        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.351        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.351        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.351        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/D    1
in_clk(R)->in_clk(R)	0.749    -0.351/*        0.031/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.351        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.351        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.351/*        -0.004/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.351        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.789    -0.351/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.351        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/D    1
in_clk(R)->in_clk(R)	0.773    -0.351/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.351/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.351        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.818    */-0.351        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.351        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	0.781    -0.351/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.351/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.351/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.351        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.351        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.351        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/D    1
in_clk(R)->in_clk(R)	0.772    -0.351/*        0.020/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.351        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/D    1
in_clk(R)->in_clk(R)	0.791    -0.351/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.351/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.351/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.351        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.824    */-0.351        */-0.025        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.351        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.351        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.351        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.351        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.784    -0.351/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.351/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.351/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.351/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.351/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.351        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.816    -0.351/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/D    1
in_clk(R)->in_clk(R)	0.784    -0.351/*        0.012/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.351/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.351        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.351        */0.028         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.351        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.351        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.351        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.351        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.351/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.351        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.351        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.799    -0.351/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.351        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.351        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.351        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.351        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.351        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.351        */0.020         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.351        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.351        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.351        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.351        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.351        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.351        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.351        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.351/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/TI    1
in_tck_i(R)->in_clk(R)	0.792    */-0.351        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.351        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.351        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.351        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.351        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.820    */-0.351        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.350        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.783    -0.350/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.350        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.788    -0.350/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.350        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.794    -0.350/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.350        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.350        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.350        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.350        */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.799    -0.350/*        -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.807    */-0.350        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/D    1
in_tck_i(R)->in_clk(R)	0.803    */-0.350        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.350        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.788    -0.350/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.350        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.788    */-0.350        */0.008         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.350        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.350        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.350/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.350/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.350        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.792    -0.350/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.350        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.350        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.350        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.350/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.350        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.350        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.350        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.795    -0.350/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.350        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.350        */0.043         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.350        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.350/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.746    */-0.350        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.350        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.350        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.350        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/D    1
in_clk(R)->in_clk(R)	0.799    -0.350/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.350        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.350        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.350        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.350        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.350/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.350/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.350        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.350        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.350        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/D    1
in_clk(R)->in_clk(R)	0.784    -0.350/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.788    */-0.350        */-0.009        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.350        */-0.009        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.350        */-0.009        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.350        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/D    1
in_clk(R)->in_clk(R)	0.817    -0.350/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.350        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.350        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.800    -0.350/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.350        */-0.003        top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.350        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.350        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.350        */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.797    -0.350/*        -0.008/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.814    */-0.350        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.350        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.782    -0.350/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.350        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.350/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.350        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.350        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.350        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.350        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.350        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.350        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.349        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.349        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.349        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.349        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.349        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.349        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.349        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.349        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.349        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.349        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.349        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.349        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/D    1
in_tck_i(R)->in_clk(R)	0.796    */-0.349        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.782    -0.349/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.349        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.349        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.349        */-0.008        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.349        */-0.008        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.349        */0.042         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.349        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/D    1
in_clk(R)->in_clk(R)	0.740    */-0.349        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TE    1
in_tck_i(R)->in_clk(R)	0.799    */-0.349        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.349        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_tck_i(R)->in_clk(R)	0.806    */-0.349        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.775    -0.349/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.349        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/D    1
in_clk(R)->in_clk(R)	0.770    -0.349/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.349        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.349        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.349        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.349        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.349        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.723    */-0.349        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.770    -0.349/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.349/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.349/*        0.010/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.349/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.349        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.349/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.349/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.349        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.766    -0.349/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.349        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.803    */-0.349        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.349        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/D    1
in_clk(R)->in_clk(R)	0.793    -0.349/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.349        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.349        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/D    1
in_clk(R)->in_clk(R)	0.788    -0.349/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.349        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	0.740    */-0.349        */0.050         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.349        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.349        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.349        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/D    1
in_clk(R)->in_clk(R)	0.795    -0.349/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.795    -0.349/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.349        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.783    -0.349/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.349/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.349/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.349/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.349        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.349        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.349        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.349/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.349        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.349        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.349        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/D    1
in_clk(R)->in_clk(R)	0.797    -0.349/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.349        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.349        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.349        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.792    -0.349/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.348        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.348        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.812    */-0.348        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.348        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.348        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.348        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.348        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.348        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.789    -0.348/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.348        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.794    -0.348/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.348        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.777    -0.348/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.348        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	0.793    -0.348/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.820    */-0.348        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.348        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.348        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.770    -0.348/*        0.021/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.348        */0.004         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.348        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.348        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.825    */-0.348        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.348        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.348        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/D    1
in_clk(R)->in_clk(R)	0.769    -0.348/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.348        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	0.783    */-0.348        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.348        */-0.024        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.348/*        -0.006/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/D    1
in_clk(R)->in_clk(R)	0.792    -0.348/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.348        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.782    */-0.348        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.348        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.348        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.809    */-0.348        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.348/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/TE    1
in_clk(F)->in_clk(F)	20.695   */-0.348        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.814    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.348        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.348        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/D    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.348        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.348        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.348/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.348        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.348        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.348        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.348/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.348/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.348        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.804    */-0.348        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.348        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.348        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	0.820    -0.348/*        -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.348        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.348        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.769    -0.348/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.348/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.348/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.348        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/D    1
in_tck_i(R)->in_clk(R)	0.774    -0.348/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.774    -0.348/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.348        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.348/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.348        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.348        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.348        */0.001         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.347        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.347/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_tck_i(R)->in_clk(R)	0.774    -0.347/*        0.027/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.347/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.347        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.347        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.347        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.739    */-0.347        */0.054         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.804    -0.347/*        0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.347        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.347/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.782    */-0.347        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.782    */-0.347        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.347        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.759    -0.347/*        0.032/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.347        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.347        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.347        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.347        */-0.008        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.347        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.347        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.347        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.817    */-0.347        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.347        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.347        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.785    -0.347/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.347        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.347        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.347        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.347        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.347        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/D    1
in_clk(R)->in_clk(R)	0.780    -0.347/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.347/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.347        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.347        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/D    1
in_clk(R)->in_clk(R)	0.792    -0.347/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.347/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.757    */-0.347        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.347        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.738    */-0.347        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TI    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.347/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.785    -0.347/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.347        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.347        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.347/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.347/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.347/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.347        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.768    -0.347/*        0.022/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.347/*        0.028/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.347        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.347        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/D    1
in_clk(R)->in_clk(R)	0.790    -0.347/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.347        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.347/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.347        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.347        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/D    1
in_clk(R)->in_clk(R)	0.786    -0.347/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.347        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.347        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.798    */-0.347        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.347        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.347        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.347        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.347        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.346        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.346        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.789    */-0.346        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.762    */-0.346        */0.040         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.346/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.346        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.346/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.346/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/D    1
in_tck_i(R)->in_clk(R)	0.803    */-0.346        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.346        */-0.028        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.816    */-0.346        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.346        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.346        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.346        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.800    -0.346/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.346        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.346        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/TE    1
in_tck_i(R)->in_clk(R)	0.791    -0.346/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.346        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.346        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.346        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/D    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.346        */0.026         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.346        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.346        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.346        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.346        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.346/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.346        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.346        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.346        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.346        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.346        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.346        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.806    */-0.346        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.346        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/D    1
in_clk(R)->in_clk(R)	0.781    -0.346/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.346        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.346        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.346/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.346        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/D    1
in_clk(R)->in_clk(R)	0.816    -0.346/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/D    1
in_clk(R)->in_clk(R)	0.791    -0.346/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.346/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.346        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/D    1
in_clk(R)->in_clk(R)	0.798    -0.346/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.346/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.346        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.780    -0.346/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.346        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.346        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.346        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.346        */0.027         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.346/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.346/*        0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.346        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.346        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.762    -0.346/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.346/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.346/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.346        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.346        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.346        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.346        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.797    -0.346/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.346        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.346        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.346        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.346        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.346        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.346        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.346        */-0.019        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.786    -0.346/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.346/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.345        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.345        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/D    1
in_clk(R)->in_clk(R)	0.786    -0.345/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.345/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.345        */-0.028        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.822    */-0.345        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.345/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.345        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.345/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.345/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.345/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.835    */-0.345        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TE    1
in_tck_i(R)->in_clk(R)	0.741    */-0.345        */0.049         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.345/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.345        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.345        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.345        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.345        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.345        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.345        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/D    1
in_clk(R)->in_clk(R)	0.802    -0.345/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.345        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.345        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/D    1
in_clk(R)->in_clk(R)	0.787    -0.345/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.345        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.345        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.345        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/D    1
in_clk(R)->in_clk(R)	0.793    -0.345/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.345/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.345/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.345        */-0.002        top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.808    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/D    1
in_clk(R)->in_clk(R)	0.795    -0.345/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.345/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.345/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.345        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.345        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.345        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.816    */-0.345        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.345        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/D    1
in_clk(R)->in_clk(R)	0.772    -0.345/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.345        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.345        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/D    1
in_clk(R)->in_clk(R)	0.786    -0.345/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.345        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/D    1
in_clk(R)->in_clk(R)	0.773    -0.345/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.345/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.345        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.345/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.345        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.345        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/D    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.345/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.345        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.345        */-0.020        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.345        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.805    */-0.345        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.345        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.762    -0.345/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.345        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.345/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.345/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.345/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.345        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.345/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.792    */-0.345        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.345        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.345        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.345        */-0.003        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.345        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.345        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.344        */0.002         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.344        */0.002         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.344/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.344/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.344/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.344/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.344/*        0.036/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.344        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/D    1
in_clk(R)->in_clk(R)	0.809    -0.344/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.344        */0.002         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.344        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/D    1
in_tck_i(R)->in_clk(R)	0.810    */-0.344        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.344/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_tck_i(R)->in_clk(R)	0.782    -0.344/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.344        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.344        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/D    1
in_clk(R)->in_clk(R)	0.798    -0.344/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.344        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.794    -0.344/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.344/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.344/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.344        */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.344        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.344/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.344        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.344        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.344        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.344        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.344        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.344        */0.002         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.344/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.344        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.344        */-0.010        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.344/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.344        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.344        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.344        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.344        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.344        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.344        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.344        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.344        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.787    */-0.344        */-0.008        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.344        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.795    -0.344/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.778    */-0.344        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.344        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.344        */-0.008        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.344        */-0.008        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.344        */-0.011        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.344        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.344        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.344        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.344        */-0.022        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/D    1
in_clk(R)->in_clk(R)	0.790    -0.344/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.344/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.344        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.344        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/D    1
in_clk(R)->in_clk(R)	0.765    -0.344/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.344        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.344        */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.754    */-0.344        */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/TI    1
in_tck_i(R)->in_clk(R)	0.769    -0.344/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.344/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.344        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.798    -0.344/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.344/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.795    -0.344/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.344        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.344        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.344        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.344        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.793    -0.344/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.343        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/D    1
in_clk(R)->in_clk(R)	0.791    -0.343/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.343/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.343        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/D    1
in_clk(R)->in_clk(R)	0.807    */-0.343        */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.795    -0.343/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/TI    1
in_tck_i(R)->in_clk(R)	0.769    -0.343/*        0.026/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.343/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.343/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.343/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.781    */-0.343        */-0.001        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.343        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	0.761    -0.343/*        0.033/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.343/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.343        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.343        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.343        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.343        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.343/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.343/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.343        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.343        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.343        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.791    -0.343/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.343        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.343        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.343        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.343/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.343/*        0.005/*         top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.343        */-0.013        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.343        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.791    -0.343/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.343/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.343        */-0.019        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.343        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.343/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.343/*        0.029/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.343        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.782    -0.343/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.343        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.343        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.343        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.343        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.343        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(F)->in_clk(F)	20.699   */-0.343        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.794    */-0.343        */0.001         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.343/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.343        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.343        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.343        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.792    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.343        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.343        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.343/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.765    */-0.343        */0.040         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.343        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.343        */-0.020        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.343/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.343        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.343        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.343        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.343        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.343        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.343        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/D    1
in_tck_i(R)->in_clk(R)	0.780    -0.343/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_tck_i(R)->in_clk(R)	0.806    */-0.343        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.343        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.343        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.343        */0.043         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.343        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.792    -0.343/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.343        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.796    -0.343/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	0.773    */-0.343        */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.343        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.343        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.343        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.343        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.342/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.342        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.342        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/TE    1
in_tck_i(R)->in_clk(R)	0.738    */-0.342        */0.050         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.342        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.342        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.342/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.342/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_tck_i(R)->in_clk(R)	0.780    -0.342/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_tck_i(R)->in_clk(R)	0.780    -0.342/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.342        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.342        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.342        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.342/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.342        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.342        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.342        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.342        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.789    -0.342/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/D    1
in_tck_i(R)->in_clk(R)	0.808    */-0.342        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.775    -0.342/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.342        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/D    1
in_clk(R)->in_clk(R)	0.774    -0.342/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.342/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.342        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/D    1
in_clk(R)->in_clk(R)	0.791    -0.342/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.342        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.342        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.342        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.342        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.342        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.342        */-0.019        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/TE    1
in_tck_i(R)->in_clk(R)	0.782    -0.342/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.342/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.791    -0.342/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.342/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.342        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.342        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/TE    1
in_tck_i(R)->in_clk(R)	0.798    */-0.342        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.812    */-0.342        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/D    1
in_tck_i(R)->in_clk(R)	0.807    */-0.342        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.342        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.342        */-0.008        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.342/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.342        */-0.020        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.783    -0.342/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.796    -0.342/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.342/*        -0.006/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.342        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.342        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.342        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.342        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.806    */-0.342        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.342        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.806    */-0.342        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.342        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.342        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.342        */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.342        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.342        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/D    1
in_clk(R)->in_clk(R)	0.812    -0.342/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.806    */-0.342        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.341        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.341        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.341        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.341        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.341        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.812    -0.341/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.823    */-0.341        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.341/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.341/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.793    -0.341/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.341/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.794    -0.341/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.341        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.341/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.341/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.800    */-0.341        */-0.006        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.341        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.794    -0.341/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.341/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.341        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.341        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.788    */-0.341        */0.002         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.341        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.341/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.777    */-0.341        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.341        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.341        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.341        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/D    1
in_clk(R)->in_clk(R)	0.775    -0.341/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.341/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.341        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.341/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.341        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.784    -0.341/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.341        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.778    -0.341/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.341/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.341/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.341        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.794    -0.341/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.341        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.341        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/D    1
in_clk(R)->in_clk(R)	0.782    -0.341/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/TE    1
in_clk(R)->in_clk(R)	0.759    */-0.341        */0.037         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.341        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.798    -0.341/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.341        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.809    */-0.341        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.341        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.341        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.341        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.341        */-0.018        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.341        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.341        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.789    -0.341/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.341/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.341        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.341        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.341        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.341/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.341/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.341        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.341        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.341        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.341        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.341        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.341        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/D    1
in_clk(R)->in_clk(R)	0.789    -0.340/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TI    1
in_tck_i(R)->in_clk(R)	0.792    -0.340/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.340        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.340        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.781    -0.340/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.340/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.340/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.781    */-0.340        */0.011         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.340        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    -0.340/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.340        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/D    1
in_clk(R)->in_clk(R)	0.758    */-0.340        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.340        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.340/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.340        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.340/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.340        */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.810    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.340        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.340        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.779    -0.340/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.340        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/D    1
in_clk(R)->in_clk(R)	0.796    -0.340/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.340/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.340/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.767    -0.340/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.340        */-0.012        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.340        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.340        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.340/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.340        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_tck_i(R)->in_clk(R)	0.808    */-0.340        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.340        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.340        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.340        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.770    -0.340/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.340/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.340        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.340        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.340/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.340        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.340        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/D    1
in_tck_i(R)->in_clk(R)	0.774    -0.340/*        0.021/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.340        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.756    */-0.340        */0.035         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.340        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.340        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.340        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.340        */0.004         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.340        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.340        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.340        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.340        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.340        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.340        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.340/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.340        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.340        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.340        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.340        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.339        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.339        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.339        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/D    1
in_clk(R)->in_clk(R)	0.792    -0.339/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.339/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.339        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.809    -0.339/*        -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.339        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.339        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.339        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.339        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.819    */-0.339        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.781    -0.339/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.339        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.339        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/D    1
in_clk(R)->in_clk(R)	0.770    */-0.339        */0.032         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.339/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.339        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.339        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.339        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/D    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.339/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.339/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.339        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.339/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.010        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TE    1
in_tck_i(R)->in_clk(R)	0.809    */-0.339        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.339        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.339/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.339        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.339        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.339        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.339        */0.020         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.339        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/D    1
in_clk(R)->in_clk(R)	0.782    -0.339/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.339/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.339        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.339        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.339        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.339        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.339        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.339        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.339        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.339        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.339/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.339/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.339        */0.002         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.339/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.339        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.339        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.339        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.339        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/D    1
in_tck_i(R)->in_clk(R)	0.780    -0.339/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_tck_i(R)->in_clk(R)	0.780    -0.339/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.339        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.339/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.789    -0.339/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.338        */0.013         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.338        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.338        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.338        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.338        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.338        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.338        */0.013         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.338/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.338        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.338/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.338        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.338        */0.035         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.338        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.338/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.338        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.338        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.338        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/D    1
in_tck_i(R)->in_clk(R)	0.780    -0.338/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.338        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.338        */0.013         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.338        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.338        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.338        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.338        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.338        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.338        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.784    -0.338/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.338/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.338        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.338        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.338/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.338/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.338/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.338        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.338        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.338        */0.013         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TE    1
in_tck_i(R)->in_clk(R)	0.799    */-0.338        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.338        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.338        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/D    1
in_clk(R)->in_clk(R)	0.821    */-0.338        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.338        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/D    1
in_clk(R)->in_clk(R)	0.767    -0.338/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.338        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.338        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.751    */-0.338        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/D    1
in_clk(R)->in_clk(R)	0.803    */-0.338        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.338        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.338        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.338        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/D    1
in_clk(R)->in_clk(R)	0.788    -0.338/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.338/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.338        */-0.011        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.338        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.772    */-0.338        */0.008         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.799    -0.338/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.338        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.338/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.338        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.338/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.783    */-0.338        */0.013         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	0.785    -0.338/*        0.011/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.338/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.338/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.338/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.338        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.338        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.338/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.338        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/D    1
in_clk(R)->in_clk(R)	0.779    -0.338/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.338/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.338/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.338        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.338        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.338        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.338/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.338/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.338/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.338/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.338        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.338        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.338        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.741    */-0.337        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.337        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.764    */-0.337        */0.040         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.337/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.337        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.337        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.811    */-0.337        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.337        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.741    */-0.337        */0.062         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.337        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.715    */-0.337        */-0.022        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.815    */-0.337        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.337        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.337/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.337/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.337/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.337        */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.337        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.337        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.337/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.337/*        0.014/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.337        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.337        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.752    -0.337/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.337        */0.052         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.337        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.337        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.337        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.337        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.337/*        -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.337        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.337        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.337        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.337        */-0.009        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.748    -0.337/*        0.034/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.337        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.813    */-0.337        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.337        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.337        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.337        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.337        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/D    1
in_tck_i(R)->in_clk(R)	0.804    */-0.337        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.337        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.337/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.337/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.337        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.337        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.337        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.337        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.337        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.337        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.337        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.337        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.337/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.337        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.337        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.337        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/D    1
in_clk(R)->in_clk(R)	0.795    -0.337/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.337        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.337        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.337/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.337        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.337        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.337        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.337/*        0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.337        */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.337        */0.046         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.337        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.337        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.337/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.337        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.337        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.337        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.337/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.337        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.337        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.336/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.336        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/D    1
in_clk(R)->in_clk(R)	0.796    -0.336/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.336        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/D    1
in_clk(R)->in_clk(R)	0.763    */-0.336        */0.043         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.336/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.336        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.336        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.336        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.336        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.818    */-0.336        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.336        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.336        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.336/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.336        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/D    1
in_tck_i(R)->in_clk(R)	0.787    -0.336/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_tck_i(R)->in_clk(R)	0.787    -0.336/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_tck_i(R)->in_clk(R)	0.787    -0.336/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.336        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.798    -0.336/*        -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.336        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.336        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/D    1
in_clk(R)->in_clk(R)	0.753    */-0.336        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.336        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.336        */-0.023        top_inst_core_region_i/instr_mem/is_boot_q_reg/D    1
in_tck_i(R)->in_clk(R)	0.786    -0.336/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.805    */-0.336        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.723    */-0.336        */-0.020        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.336        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.783    -0.336/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.336/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.336        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.336        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.776    -0.336/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.336/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.832    */-0.336        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.336        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.336        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.336        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.336        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.336        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.812    */-0.336        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.336        */0.014         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.336        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.336/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.740    */-0.336        */0.063         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.336        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.336        */0.014         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.336        */0.014         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.336        */0.014         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.336/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.336/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.336        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.336        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.336        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.336/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.336/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.336        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.336        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.336        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.336        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.335        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.794    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.335        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.335        */0.059         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.335        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.799    -0.335/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.335        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.335        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.335        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.335/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.802    -0.335/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.335        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	0.786    -0.335/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.335        */-0.009        top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.335/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.335        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.745    -0.335/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.745    -0.335/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.335/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.335        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/D    1
in_clk(R)->in_clk(R)	0.791    -0.335/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.335        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.335        */-0.009        top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.335        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.335        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.335/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.335        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.335        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.744    -0.335/*        0.054/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.335        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.795    -0.335/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.335        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.335        */-0.007        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.335/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.335        */-0.019        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/D    1
in_clk(R)->in_clk(R)	0.823    */-0.335        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.335        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.335        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/D    1
in_clk(R)->in_clk(R)	0.794    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.335        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.335        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.335        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.335        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.335        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.335        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.335        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.335        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.335        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.335        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.335        */0.059         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.335        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.335/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.335/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.335        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.335        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.335/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.335/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.335        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.335/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.335        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/D    1
in_clk(R)->in_clk(R)	0.774    -0.335/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.335        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.335        */0.059         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.335        */0.059         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.335        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	0.810    -0.335/*        -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.335        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.335        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/D    1
in_clk(R)->in_clk(R)	0.796    -0.335/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.760    */-0.334        */0.033         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.334        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.334        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.334        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.334        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.334        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/D    1
in_clk(R)->in_clk(R)	0.748    */-0.334        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.334/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.334/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.334        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.334        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/D    1
in_clk(R)->in_clk(R)	0.757    */-0.334        */0.043         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.334        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.334        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/D    1
in_clk(R)->in_clk(R)	0.791    -0.334/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.334/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.334/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.334/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.334        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.334        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.334        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.334        */-0.009        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.334        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.334        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.334        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	0.792    -0.334/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.334        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.334        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.334        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.334        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/D    1
in_clk(R)->in_clk(R)	0.796    -0.334/*        -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.334        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.334        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.334        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.334        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.334        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.334        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.334        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.334        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.334        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.790    -0.334/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.334        */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.810    */-0.334        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.334        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.334        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.767    -0.334/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/D    1
in_tck_i(R)->in_clk(R)	0.777    -0.334/*        0.017/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.334        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.334        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.334/*        0.010/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.334/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.334        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.333        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.333        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.333        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.333        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TE    1
in_tck_i(R)->in_clk(R)	0.753    */-0.333        */0.037         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.783    */-0.333        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.822    */-0.333        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.778    -0.333/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.333        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/D    1
in_clk(R)->in_clk(R)	0.792    -0.333/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.333/*        -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.807    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/D    1
in_tck_i(R)->in_clk(R)	0.808    */-0.333        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.791    -0.333/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.333        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.333        */-0.006        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.333/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.333        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/D    1
in_clk(R)->in_clk(R)	0.801    -0.333/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.333        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.333        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.333        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.333/*        -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/D    1
in_clk(R)->in_clk(R)	0.799    -0.333/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.333        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.333/*        0.008/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.333        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.025        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.790    */-0.333        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/D    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.333/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.333        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.333        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.333        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.333/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.333        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.333/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.333        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.810    */-0.333        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.333/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.333        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.333/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TI    1
in_clk(R)->in_clk(R)	0.740    */-0.333        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	0.740    */-0.333        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.333        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.333        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.333        */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.333        */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.333        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.333/*        0.030/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.333/*        -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.810    */-0.333        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.333        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.740    */-0.333        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	0.740    */-0.333        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.333        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.333        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.333        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.333        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.333        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.333        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.333        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.333/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.333        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.740    */-0.333        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.333        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.333        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.332        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.332/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.332/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.332        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.332        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.332        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.807    */-0.332        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/D    1
in_clk(R)->in_clk(R)	0.785    -0.332/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.332        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.332        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.332        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.332        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.332        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.740    */-0.332        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.332        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.332        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.332        */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.784    -0.332/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.332/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.332        */0.042         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.332        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.332        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.332        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.780    -0.332/*        0.015/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.332        */0.052         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.332        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.332        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.332        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.785    -0.332/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.332/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.332        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.784    -0.332/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.332/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.332        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.332        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.332/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.332/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.332/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.332        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.332        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.332        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/D    1
in_clk(R)->in_clk(R)	0.785    -0.332/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.332        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.332        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.332        */0.008         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.332        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.332        */0.002         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.332        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.332        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.332        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.332        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.332        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.332        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.332        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.332        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.332/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.332        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/D    1
in_clk(R)->in_clk(R)	0.773    -0.332/*        0.029/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.332        */-0.008        top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/D    1
in_clk(R)->in_clk(R)	0.798    -0.332/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.332        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.332        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/D    1
in_tck_i(R)->in_clk(R)	0.816    */-0.332        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.794    -0.332/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.332/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.332/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/TI    1
in_clk(R)->in_clk(R)	0.818    -0.332/*        -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.332        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.332        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/D    1
in_clk(R)->in_clk(R)	0.788    -0.332/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.332/*        0.018/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.331        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.331        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.331        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.331        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.331        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.810    */-0.331        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.331        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/D    1
in_clk(R)->in_clk(R)	0.796    -0.331/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.331/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.331        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.785    -0.331/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.331        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.331        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.331        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.331        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.331        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.331/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.331/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.765    */-0.331        */0.030         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.331/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.331/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.331        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.331        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/TE    1
in_clk(R)->in_clk(R)	0.691    */-0.331        */-0.024        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.809    */-0.331        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.331        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.331        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.781    -0.331/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.331        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.809    -0.331/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.822    */-0.331        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.331        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.331        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.772    -0.331/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.331        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.331        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.331        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.331        */-0.019        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.331        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.331        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.331        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.331        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.781    */-0.331        */0.022         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.331        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.331        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.331        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.331        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.331        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/D    1
in_tck_i(R)->in_clk(R)	0.793    -0.331/*        0.009/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.331/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.331        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.777    -0.331/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.331        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.331        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.331        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/D    1
in_clk(R)->in_clk(R)	0.778    */-0.331        */0.028         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.331        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.331        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.793    -0.330/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.330        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/D    1
in_clk(R)->in_clk(R)	0.784    -0.330/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.330/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.330/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.330        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.791    -0.330/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.330/*        0.024/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.330        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/D    1
in_clk(R)->in_clk(R)	0.791    -0.330/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.330        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.330        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.330/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.330/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.330/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/D    1
in_tck_i(R)->in_clk(R)	0.764    -0.330/*        0.031/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.330        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.330        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.330        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/D    1
in_clk(R)->in_clk(R)	0.790    -0.330/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.790    -0.330/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.330/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.330/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.330/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.330        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.330/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.330/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.330/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TI    1
in_tck_i(R)->in_clk(R)	0.750    */-0.330        */0.039         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.330/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.330        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.330        */-0.002        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.330        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.330        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/D    1
in_clk(R)->in_clk(R)	0.791    -0.330/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TI    1
in_tck_i(R)->in_clk(R)	0.769    */-0.330        */0.034         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.330/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.330        */0.003         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.330        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.330        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.330        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_tck_i(R)->in_clk(R)	0.801    */-0.330        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/D    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/TI    1
in_tck_i(R)->in_clk(R)	0.753    */-0.330        */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.330/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.330        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.330        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/TE    1
in_tck_i(R)->in_clk(R)	0.769    */-0.330        */0.034         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.769    */-0.330        */0.034         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.330        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/D    1
in_clk(R)->in_clk(R)	0.755    -0.330/*        0.038/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.330/*        0.016/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.330/*        0.033/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.330        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.330/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.330/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.330        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.330        */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.330        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/D    1
in_clk(R)->in_clk(R)	0.789    -0.330/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.330/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.330/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.330        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.330        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.330        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/D    1
in_clk(R)->in_clk(R)	0.797    -0.330/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.330/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.330/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.330        */-0.006        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.330        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.330        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.330/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.330        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.329        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.329        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.329        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/D    1
in_clk(R)->in_clk(R)	0.780    */-0.329        */0.000         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.329        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.329        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.008        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.329        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.329        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.329        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.329        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/D    1
in_clk(R)->in_clk(R)	0.791    -0.329/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.329        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/TE    1
in_clk(R)->in_clk(R)	0.802    -0.329/*        -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_tck_i(R)->in_clk(R)	0.783    */-0.329        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	0.783    */-0.329        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.329/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.329/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.329/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/TE    1
in_tck_i(R)->in_clk(R)	0.782    */-0.329        */0.008         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.329        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.795    -0.329/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.329/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.329        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.329/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.329        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.329        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.819    */-0.329        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/D    1
in_clk(R)->in_clk(R)	0.778    */-0.329        */0.025         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.329/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.329/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.329/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.329/*        -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.329/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.329        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.802    -0.329/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.329/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.329        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/D    1
in_tck_i(R)->in_clk(R)	0.772    */-0.329        */0.033         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_tck_i(R)->in_clk(R)	0.772    */-0.329        */0.033         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.329/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.329        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.329        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.329        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.329        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.329        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.329        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/D    1
in_clk(R)->in_clk(R)	0.800    -0.329/*        -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.819    */-0.329        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.329        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.329        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.329        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.329        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.329        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.329        */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.329/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.329/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.329        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.789    -0.329/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.329        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.329        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.329/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.329/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.329        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.328/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.328/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.328        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.328        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.328/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.328/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.328        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.328        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.771    */-0.328        */0.009         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.328/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.328/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.328        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.328        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.328/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TI    1
in_tck_i(R)->in_clk(R)	0.783    -0.328/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.328        */-0.006        top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.328        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.328/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.328/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.328/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.328/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.328/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.328/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TE    1
in_tck_i(R)->in_clk(R)	0.782    -0.328/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.328        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.328        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.328/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.328/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.328        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.328        */-0.001        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.328        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/D    1
in_clk(R)->in_clk(R)	0.753    -0.328/*        0.026/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.328/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.328        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.789    -0.328/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.328        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.328        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.328        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.328        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.328        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.328        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.328        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(F)->in_clk(F)	20.715   -0.328/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_clk(R)->in_clk(R)	0.774    -0.328/*        0.029/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.328        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.328        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.328        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.328/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.328        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.328        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.328/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.328        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.328        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.328        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.328        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.328        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.328/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.328        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.328        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.328        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.328        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.328/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.328        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.328/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.328/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.328/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.328        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.328        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.328        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.327        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.327        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.327        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.327        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.743    -0.327/*        0.036/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.743    -0.327/*        0.036/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.743    -0.327/*        0.036/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.327        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.327        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.327/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.048         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.327/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TI    1
in_tck_i(R)->in_clk(R)	0.768    */-0.327        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.768    */-0.327        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.327        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.327        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.327        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.327        */0.003         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.327        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.327        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/D    1
in_tck_i(R)->in_clk(R)	0.813    */-0.327        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.327        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.327        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.327        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.327        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.327/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.757    */-0.327        */0.047         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.327        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.327        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.327/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.327        */0.045         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.327        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.327/*        -0.011/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.787    -0.327/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.327        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.327        */-0.006        top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/D    1
in_clk(R)->in_clk(R)	0.787    -0.327/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.327        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.327/*        0.028/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.327/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.327/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.327        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/D    1
in_clk(R)->in_clk(R)	0.799    -0.327/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.798    */-0.327        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.327        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.327        */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/TI    1
in_clk(R)->in_clk(R)	0.815    -0.327/*        -0.022/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.803    */-0.327        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.327        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.327        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.327        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.327        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.821    */-0.327        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.779    -0.327/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.766    */-0.327        */0.042         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.327        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.327        */0.046         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.327        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.327        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.327        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.327        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.327        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.823    */-0.327        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.327        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/D    1
in_clk(R)->in_clk(R)	0.814    -0.327/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.795    -0.327/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.327        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.327/*        0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.326        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.326        */0.051         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.326/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.326        */0.029         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.326/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.326/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.326        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.326        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.326        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.326        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.326/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.326        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.326        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.326        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.326        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.326        */0.009         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.326        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.793    -0.326/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.326/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.326        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.326/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.326        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.326/*        -0.004/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.326        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.326        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/D    1
in_spi_clk_i(R)->in_clk(R)	0.820    */-0.326        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.326        */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.793    -0.326/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.326/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.326        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.326        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.326        */-0.005        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.326        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.326        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.326        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.326        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/D    1
in_clk(R)->in_clk(R)	0.776    -0.326/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.326        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/D    1
in_tck_i(R)->in_clk(R)	0.791    -0.326/*        0.013/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.326        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.794    -0.326/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.326/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.326/*        0.010/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.326/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.326/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.326        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.326        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.326        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.326        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.326        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.326        */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.326        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.326        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.772    -0.326/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.326/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.326        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.326/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.326        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.785    -0.326/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.326        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.326/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TI    1
in_clk(R)->in_clk(R)	0.800    -0.326/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.326        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/D    1
in_clk(R)->in_clk(R)	0.794    -0.326/*        0.009/*         top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.326        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.326/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.326        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.326        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.326        */-0.025        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.326        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.326        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.326        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.326        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.326/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.326        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.326        */0.048         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.326/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.326/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.326        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.326/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.326        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.326        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.326        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.326        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.326        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.326        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.326        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.326        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_tck_i(R)->in_clk(R)	0.769    */-0.325        */0.034         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.325        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.810    */-0.325        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.325        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.767    -0.325/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.325        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.325        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.325        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.325        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.325        */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.325        */0.049         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.325/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.325/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.325/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.325        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.325/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.325        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.325/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.325/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.325        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.325        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_tck_i(R)->in_clk(R)	0.783    -0.325/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_tck_i(R)->in_clk(R)	0.783    -0.325/*        0.018/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.325/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.325        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.794    -0.325/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.325        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.741    */-0.325        */0.040         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.325/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.325/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.325/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.325        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.325        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.325/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.325/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.325        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.325        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.325        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.789    -0.325/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.325        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.771    */-0.325        */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.325        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.325        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.784    -0.325/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.325/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.325        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.325        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.325/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(F)->in_clk(F)	20.705   */-0.325        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.817    */-0.325        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.325        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.325        */-0.020        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.325        */-0.020        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.325/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.325        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/D    1
in_clk(R)->in_clk(R)	0.799    -0.325/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.325        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.325        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.325        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.325        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.325        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.325        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.325        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.325        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.325        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.813    -0.325/*        -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.726    */-0.325        */-0.018        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.751    */-0.325        */0.044         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.325/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.325/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.325        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.325        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.325        */-0.017        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.776    */-0.325        */0.029         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.325        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.325        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.790    -0.325/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.325        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.324        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.324        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.324        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.324        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.717    */-0.324        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.802    */-0.324        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.324        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.324        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.324        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.324        */-0.026        top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/D    1
in_clk(R)->in_clk(R)	0.792    -0.324/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.324        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.324        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.324        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.324        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.324        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.324        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/D    1
in_clk(R)->in_clk(R)	0.783    -0.324/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.324/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.758    */-0.324        */0.039         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.324        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.324/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.324/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.324/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/TE    1
in_tck_i(R)->in_clk(R)	0.792    -0.324/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.324        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.324        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/D    1
in_tck_i(R)->in_clk(R)	0.765    */-0.324        */0.038         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.324        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/D    1
in_clk(R)->in_clk(R)	0.812    -0.324/*        -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.324        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.324        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.324        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.324/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.324        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.324        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.324        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TE    1
in_clk(R)->in_clk(R)	0.645    -0.324/*        -0.024/*        top_inst_core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.808    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.324/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.324/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.324/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.324        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.324        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.324        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.760    */-0.324        */0.046         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.324        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.324        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.324        */0.004         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.324        */0.004         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.324        */0.004         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.324/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.324        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.324/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.324        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.324        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.799    -0.324/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.324        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.324        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.324        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.324/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.800    -0.324/*        -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.324        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.324        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/D    1
in_clk(R)->in_clk(R)	0.790    */-0.323        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/D    1
in_clk(R)->in_clk(R)	0.803    */-0.323        */-0.005        top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.785    -0.323/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.323        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.323/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.784    */-0.323        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.323        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.323/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.323        */-0.005        top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.323/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.323/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.323/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.323        */-0.027        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.323        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.784    */-0.323        */-0.005        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.323/*        0.031/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.323/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.323        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.323/*        -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/D    1
in_clk(R)->in_clk(R)	0.770    -0.323/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.323        */-0.015        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.323        */-0.010        top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/TE    1
in_tck_i(R)->in_clk(R)	0.751    */-0.323        */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	0.751    */-0.323        */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	0.751    */-0.323        */0.049         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.323/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.323        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.323        */-0.010        top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.750    */-0.323        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.323/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.323/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.323        */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.323        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.323        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.323        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.323/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.323        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.323        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.323/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.323        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.323/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.752    -0.323/*        0.023/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.323        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.323/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.323        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TE    1
in_clk(R)->in_clk(R)	0.782    */-0.323        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.323        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.323        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.323        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/D    1
in_clk(R)->in_clk(R)	0.790    -0.323/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.323/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.323/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	0.745    -0.323/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.745    -0.323/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.745    -0.323/*        0.035/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.323        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.323        */-0.016        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.323        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.323        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.323        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/D    1
in_clk(R)->in_clk(R)	0.787    -0.323/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.323        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.323        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.762    */-0.323        */0.042         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.323        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.323        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/D    1
in_tck_i(R)->in_clk(R)	0.816    */-0.323        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.323        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.323/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.323/*        0.010/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.323/*        0.030/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.323        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.323        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.323        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.323        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.323        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.322        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.322        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/D    1
in_clk(R)->in_clk(R)	0.753    */-0.322        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.322        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.322        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/D    1
in_clk(R)->in_clk(R)	0.783    */-0.322        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.322        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.322/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.322        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/D    1
in_clk(R)->in_clk(R)	0.795    -0.322/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.322        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.322        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.762    */-0.322        */0.040         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.322        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.322        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/D    1
in_clk(R)->in_clk(R)	0.795    -0.322/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.322/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.322/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TE    1
in_clk(R)->in_clk(R)	0.762    */-0.322        */0.040         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.322/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.322        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.823    */-0.322        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.322/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.322        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.322        */-0.002        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/D    1
in_clk(R)->in_clk(R)	0.794    -0.322/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.322        */-0.007        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.762    */-0.322        */0.040         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.322/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.322/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.322        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/D    1
in_clk(R)->in_clk(R)	0.771    -0.322/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.322        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.322        */-0.021        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.322        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.322        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.322        */0.043         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.322/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.322/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.322        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.796    -0.322/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.322        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.771    -0.322/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.322        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.322        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.322        */-0.005        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.760    */-0.322        */0.042         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.322/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.765    -0.322/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.322/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.322/*        -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.322        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.322        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.768    -0.322/*        0.026/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.322        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.322/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.322/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.322/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/TE    1
in_clk(R)->in_clk(R)	0.773    */-0.322        */0.022         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.322        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.322        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.322        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.322/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.322        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.768    -0.322/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/TE    1
in_clk(R)->in_clk(R)	0.758    */-0.322        */0.047         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.322        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.322        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/D    1
in_clk(R)->in_clk(R)	0.787    -0.322/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	0.759    */-0.322        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.321        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.321        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.321/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.321        */0.058         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.321/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.321/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/TI    1
in_tck_i(R)->in_clk(R)	0.797    */-0.321        */-0.002        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.321        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.321        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.321        */-0.011        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.321        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */0.003         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.321        */0.057         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.321/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.321        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.321        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.321        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.321        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.321        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.321        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.321/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.321        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.321        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.321        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.321        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.321        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.321        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.321        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.793    -0.321/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.321        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.321        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.321        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.321        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.321/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.321        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/D    1
in_clk(R)->in_clk(R)	0.780    -0.321/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.321        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.321        */0.058         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.321        */0.058         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.321/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.321        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.321        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.321/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.321/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.321        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.321        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.321        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.321        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/D    1
in_clk(R)->in_clk(R)	0.784    -0.321/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.321        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.825    */-0.321        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.321        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.321/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.746    -0.321/*        0.033/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.746    -0.321/*        0.033/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.746    -0.321/*        0.033/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.321        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.321        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/D    1
in_clk(R)->in_clk(R)	0.780    */-0.321        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.321        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.321/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.321/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.778    */-0.321        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/D    1
in_clk(R)->in_clk(R)	0.788    -0.321/*        0.013/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.321        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/D    1
in_clk(R)->in_clk(R)	0.799    -0.321/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.321/*        0.019/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.321/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.321/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.321        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.321        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.321        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.320        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.787    -0.320/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.320        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.320/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.320/*        0.015/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.320/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.320        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.320        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.320/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.320        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.815    */-0.320        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.320        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/D    1
in_clk(R)->in_clk(R)	0.785    -0.320/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.320        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.320        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.320        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.320        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.320        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.778    */-0.320        */0.027         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.320/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.320/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.320        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.320/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TI    1
in_clk(R)->in_clk(R)	0.834    */-0.320        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.320        */-0.011        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.320        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.320        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.320        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.320        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.320        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.804    */-0.320        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.320/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.320        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.320/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.793    -0.320/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.320/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/D    1
in_tck_i(R)->in_clk(R)	0.811    */-0.320        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.320        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/D    1
in_clk(R)->in_clk(R)	0.794    -0.320/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.320/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.320        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/D    1
in_clk(R)->in_clk(R)	0.795    -0.320/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.320/*        0.011/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.320        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.320        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.320        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.320        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.320        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.799    -0.320/*        0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.320        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.320        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.320        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.320/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.320        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.320        */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.802    */-0.320        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.320        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.320        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.320        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TE    1
in_clk(R)->in_clk(R)	0.808    -0.320/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.806    */-0.320        */-0.011        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.320/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.320/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.319        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.319/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.319        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.319        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.319        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.319        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.319        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.319        */0.036         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.319/*        0.017/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.319/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.319        */0.057         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.319/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.319/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.319        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.319        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.319        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.319/*        0.008/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.319        */-0.017        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.319/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.319/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.006        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.319        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.319        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.319/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.319/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.319/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.319        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.319        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/D    1
in_tck_i(R)->in_clk(R)	0.810    */-0.319        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.319        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.319/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.319/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.319/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.319/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.319        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.798    -0.319/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.319/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.319/*        0.004/*         top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.319        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/D    1
in_clk(R)->in_clk(R)	0.788    -0.319/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.319        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.319        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.319        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.803    */-0.319        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.319/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.319        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.319        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.319        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.319/*        0.006/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.319/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.319/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.319/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.319        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.319        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.802    */-0.319        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/TE    1
in_tck_i(R)->in_clk(R)	0.781    -0.318/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.318/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.318/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.318        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.318        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.318        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.318        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.794    -0.318/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.318        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.318        */-0.008        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.318        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.318        */0.006         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.318        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_tck_i(R)->in_clk(R)	0.781    -0.318/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.318        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.318        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.318        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.318/*        0.022/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.318        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.318        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.318        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.763    */-0.318        */0.040         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.318        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.318        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.318        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/D    1
in_clk(R)->in_clk(R)	0.785    -0.318/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.318        */0.049         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.318        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.799    -0.318/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.318        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.318/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.762    -0.318/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.318/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.789    -0.318/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/D    1
in_tck_i(R)->in_clk(R)	0.783    -0.318/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.318        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.318        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.318        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.318        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/D    1
in_clk(R)->in_clk(R)	0.803    */-0.318        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.318        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/D    1
in_clk(R)->in_clk(R)	0.791    -0.318/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.787    -0.318/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.318        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.318        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.318        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.746    */-0.318        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.318        */0.021         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.318/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.318/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.318        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.318/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.788    -0.318/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.318        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.318        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.318        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/D    1
in_clk(R)->in_clk(R)	0.746    */-0.318        */0.047         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.018        top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.318        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/D    1
in_clk(R)->in_clk(R)	0.767    -0.318/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.318/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.318        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.318        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.318        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.318        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.318        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.318        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.318        */-0.002        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.318        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.318        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/D    1
in_clk(R)->in_clk(R)	0.792    -0.318/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.318        */-0.018        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.797    -0.318/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.318        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.318        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.318/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.833    */-0.318        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.318        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.317        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.317        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.317        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.317        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.317        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.317        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.317        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.317        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.317/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.317        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.787    -0.317/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.317        */0.047         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.317        */0.060         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.317/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TI    1
in_tck_i(R)->in_clk(R)	0.803    */-0.317        */-0.009        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.317        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.317        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.317        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.317        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.317        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.317        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.317        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.317        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.317        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.317/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.317        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.317        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.317/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.317        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.786    -0.317/*        0.016/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.317/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.317        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.317        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.317        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.317        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.317        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.317        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.791    -0.317/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.832    */-0.317        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.764    -0.317/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.317        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.317        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.317        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.317        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.317        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.317        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.317        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.317        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.317        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.317        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.317/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.781    */-0.317        */0.025         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.317        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/D    1
in_clk(R)->in_clk(R)	0.784    -0.317/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.317/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.794    -0.317/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.317        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.792    -0.317/*        0.012/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.317/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.316        */0.052         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TI    1
in_clk(R)->in_clk(R)	0.763    */-0.316        */0.043         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.316/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.316/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.316        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.316        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.316        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.316/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.316/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.316        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/D    1
in_tck_i(R)->in_clk(R)	0.790    */-0.316        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.779    */-0.316        */0.027         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.316        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.316        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.316        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/D    1
in_clk(R)->in_clk(R)	0.763    -0.316/*        0.032/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.316        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.316        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.316        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.316        */-0.020        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.316        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.316        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.819    */-0.316        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.316        */-0.012        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/D    1
in_clk(R)->in_clk(R)	0.766    -0.316/*        0.030/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.316        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.316        */-0.009        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.316        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.316        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.316        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/D    1
in_clk(R)->in_clk(R)	0.787    -0.316/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.316        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.316        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.316/*        0.014/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.316        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.316/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.316        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.316        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.316        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.316        */0.011         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.316        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.316        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.796    -0.316/*        0.009/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.316/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.316        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.316        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.316        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_tck_i(R)->in_clk(R)	0.806    */-0.316        */-0.004        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.316        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.316/*        0.019/*         top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.316        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.316/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.316        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.316        */0.043         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.316        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.007        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.316        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.316        */0.008         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.316/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.316        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.316/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.316        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.316        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.316        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.316        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.316        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.316        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.796    -0.315/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.315        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.315/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.315/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.315        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/D    1
in_clk(R)->in_clk(R)	0.795    -0.315/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.315        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.315        */-0.017        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.315        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.315        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.820    */-0.315        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.315/*        0.035/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */0.000         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.315        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.761    -0.315/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.315/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.315        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.800    */-0.315        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.797    -0.315/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.315/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.315        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.315/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.315        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.315        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.781    -0.315/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.315/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(F)->in_clk(F)	20.699   */-0.315        */0.000         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/g13/B    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.315/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.315/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.315/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.315/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/TI    1
in_clk(R)->in_clk(R)	0.772    -0.315/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.315        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.315        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.315        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.315        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.315        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.315        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.781    -0.315/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.315/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.315        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.315        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/D    1
in_clk(R)->in_clk(R)	0.761    -0.315/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.315        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.315        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.315        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.315        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.315        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.315        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.315/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.315        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.315/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.315/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.315        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.791    -0.315/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.315        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.315        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.315        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/D    1
in_clk(R)->in_clk(R)	0.798    -0.315/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.315        */0.025         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TI    1
in_clk(R)->in_clk(R)	0.809    -0.315/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.817    */-0.315        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.787    -0.315/*        0.011/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.315        */-0.001        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.315        */-0.021        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.315        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.315        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.315/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.314/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.314        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.314        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/D    1
in_clk(R)->in_clk(R)	0.790    -0.314/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.314        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.314        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.314        */-0.005        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.314        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.314        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.314        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/D    1
in_clk(R)->in_clk(R)	0.784    -0.314/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.766    -0.314/*        0.029/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.314        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.314        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.314        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.314        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.314        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.314        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.314        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.778    -0.314/*        0.023/*         top_inst_peripherals_i/apb_uart_i/iRTS_reg/TI    1
in_tck_i(R)->in_clk(R)	0.826    */-0.314        */-0.024        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.314        */0.005         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.314        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.314        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.314        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.314        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/D    1
in_clk(R)->in_clk(R)	0.799    -0.314/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.314/*        0.024/*         top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.314        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.314/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.314/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.314/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.314/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.314        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.314        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/D    1
in_clk(R)->in_clk(R)	0.790    -0.314/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.314        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.314        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TE    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.314        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.314        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.314        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.314        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.314        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.314        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.314        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.314        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.313        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.313        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.313/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.313        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.313        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.780    -0.313/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.313        */-0.004        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.313        */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.313        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/D    1
in_clk(R)->in_clk(R)	0.798    -0.313/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.313/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.313/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.313        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.313        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.313        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.313        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.313        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.792    -0.313/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TI    1
in_tck_i(R)->in_clk(R)	0.816    */-0.313        */-0.012        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.313/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.313        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.313        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.313        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.313        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.770    */-0.313        */0.032         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.313        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.313        */-0.005        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.313/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.313        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/D    1
in_clk(R)->in_clk(R)	0.784    -0.313/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.313        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.313        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.313        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.313        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.313        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.313        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.313        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.313        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.313        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.313        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.313/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.313        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.313        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.313        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.313        */-0.001        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.779    */-0.313        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.313        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.313        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/TE    1
in_tck_i(R)->in_clk(R)	0.781    -0.313/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.313/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.313        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.820    */-0.313        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.313        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.758    -0.313/*        0.034/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.313/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.788    -0.313/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/D    1
in_tck_i(R)->in_clk(R)	0.759    */-0.313        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_tck_i(R)->in_clk(R)	0.759    */-0.313        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_tck_i(R)->in_clk(R)	0.759    */-0.313        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.313/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.313        */-0.026        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.313        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/D    1
in_clk(R)->in_clk(R)	0.778    -0.313/*        0.020/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.313        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.313        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.799    */-0.313        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.313        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.313        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.313        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.771    */-0.312        */0.035         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.312        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.312        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.312        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.312        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.312/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.312        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.312        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.312/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.312        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.312        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.771    -0.312/*        0.025/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.312/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.312        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.312/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.312        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.312        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.312        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.312/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.312        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.312        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.312/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.312        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.312/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.312        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.312        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.312/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.312        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.312/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.312        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.312        */0.028         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.312        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TE    1
in_clk(R)->in_clk(R)	0.760    */-0.312        */0.045         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.312        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.312/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.312        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.312        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.312        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.312        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.312        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.312        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */0.004         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.312        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.312        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/D    1
in_clk(R)->in_clk(R)	0.722    */-0.312        */-0.019        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.778    -0.312/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.764    */-0.312        */0.035         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.312        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.312        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.312        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.312/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.312/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.312        */-0.008        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.312/*        0.008/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_tck_i(R)->in_clk(R)	0.734    */-0.312        */0.055         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	0.734    */-0.312        */0.055         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.312/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.312        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.312        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/D    1
in_clk(R)->in_clk(R)	0.768    -0.312/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.311        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.311        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.311        */-0.023        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.311        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.311        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.311        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.311        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/D    1
in_tck_i(R)->in_clk(R)	0.789    -0.311/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.311        */0.039         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.311        */-0.021        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */-0.000        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.824    -0.311/*        -0.027/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.785    -0.311/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.311        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.311        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.311        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.822    */-0.311        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.784    -0.311/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.311        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.311        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.311        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.311        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.311        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.311        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/D    1
in_tck_i(R)->in_clk(R)	0.781    -0.311/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.311/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.311/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TI    1
in_tck_i(R)->in_clk(R)	0.809    */-0.311        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.789    -0.311/*        0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.828    */-0.311        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.311        */0.048         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.311        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.311        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.311        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.311        */0.029         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.311        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.823    -0.311/*        -0.027/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.790    -0.311/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.311/*        0.006/*         top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TI    1
in_clk(R)->in_clk(R)	0.786    */-0.311        */0.004         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.311        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.310        */-0.024        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.310        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.310        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.310        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.310        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.310        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.310/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.310/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/TI    1
in_clk(R)->in_clk(R)	0.764    */-0.310        */0.037         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.310        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.310        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/D    1
in_clk(R)->in_clk(R)	0.771    -0.310/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.310        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.310        */0.000         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.310        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.797    -0.310/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.310        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.310        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.310        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.310        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.310        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.310        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.792    -0.310/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.310        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_tck_i(R)->in_clk(R)	0.780    */-0.310        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.310        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	0.780    */-0.310        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.310        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.773    -0.310/*        0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.310        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/D    1
in_clk(R)->in_clk(R)	0.786    */-0.310        */0.014         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.773    -0.310/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/TE    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.767    */-0.310        */0.039         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.310        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/D    1
in_clk(R)->in_clk(R)	0.786    -0.310/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TI    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_tck_i(R)->in_clk(R)	0.800    */-0.310        */-0.002        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.750    */-0.310        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.788    */-0.310        */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.310        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.310        */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.310/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.310/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TI    1
in_tck_i(R)->in_clk(R)	0.766    */-0.310        */0.037         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.310/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.310/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.310        */-0.014        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.310        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.310        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.310        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_tck_i(R)->in_clk(R)	0.766    */-0.310        */0.037         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_tck_i(R)->in_clk(R)	0.766    */-0.310        */0.037         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.310        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.779    */-0.310        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.310        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.309        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.309        */0.001         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.743    */-0.309        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.309        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.309        */0.009         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.798    -0.309/*        0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.309        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.309        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.309/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.309/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.309        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	0.789    -0.309/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.309        */0.001         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.309        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.783    */-0.309        */0.025         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.309        */0.002         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.309        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/D    1
in_clk(R)->in_clk(R)	0.785    -0.309/*        0.012/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.309        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.309        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_tck_i(R)->in_clk(R)	0.779    */-0.309        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_tck_i(R)->in_clk(R)	0.779    */-0.309        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/D    1
in_clk(R)->in_clk(R)	0.818    -0.309/*        -0.027/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.742    */-0.309        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.309        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.796    -0.309/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.309        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.309        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.309        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/D    1
in_tck_i(R)->in_clk(R)	0.779    */-0.309        */0.000         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.309        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.309        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.796    -0.309/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.309        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.309        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.814    */-0.309        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.309        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.309        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.789    -0.309/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.309        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.309        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/D    1
in_clk(R)->in_clk(R)	0.788    -0.309/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TI    1
in_tck_i(R)->in_clk(R)	0.815    */-0.309        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.762    -0.309/*        0.018/*         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.309        */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.309        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.309        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.309        */-0.022        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.814    */-0.309        */-0.016        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.309/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.309        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.309        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.309        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.823    */-0.309        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.309        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.309        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.309/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.309        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.309        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.777    -0.308/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.308        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.308/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.308        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/D    1
in_clk(R)->in_clk(R)	0.781    -0.308/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.308        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.800    */-0.308        */-0.003        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_clk(R)->in_clk(R)	0.786    -0.308/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.308        */-0.003        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_tck_i(R)->in_clk(R)	0.810    */-0.308        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.785    -0.308/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.308        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.823    */-0.308        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.782    */-0.308        */0.023         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.308        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/D    1
in_clk(R)->in_clk(R)	0.797    -0.308/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.308/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.308        */0.037         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.308/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.308/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.308        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.308        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/D    1
in_clk(R)->in_clk(R)	0.796    -0.308/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.308/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.308        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.308/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.308/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/TE    1
in_clk(R)->in_clk(R)	0.804    -0.308/*        0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.308        */0.002         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.308/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(F)->in_clk(F)	20.715   */-0.308        */0.000         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	0.777    -0.308/*        0.022/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.308        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	0.780    -0.308/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_tck_i(R)->in_clk(R)	0.780    -0.308/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.308/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TI    1
in_clk(R)->in_clk(R)	0.829    */-0.308        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.805    -0.308/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.805    -0.308/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.805    -0.308/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.823    */-0.307        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.766    */-0.307        */0.039         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.307/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.805    -0.307/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.805    -0.307/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_tck_i(R)->in_clk(R)	0.779    -0.307/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.307/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.307/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.307        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.307        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.307        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.307        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.307        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.307        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/D    1
in_clk(R)->in_clk(R)	0.796    -0.307/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.307        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/D    1
in_tck_i(R)->in_clk(R)	0.769    -0.307/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.307        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.307        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/D    1
in_clk(R)->in_clk(R)	0.756    */-0.307        */0.024         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.307/*        0.017/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.307/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.307        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.307        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.307        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.753    */-0.307        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.307        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.307/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.307        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.758    */-0.307        */0.038         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.307        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.307        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.307        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.307        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/D    1
in_clk(R)->in_clk(R)	0.791    -0.307/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.307        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/D    1
in_clk(R)->in_clk(R)	0.794    -0.307/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.307/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.307        */-0.020        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.307        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.803    */-0.307        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.307/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.307        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.307        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.307/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.307        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.306        */0.012         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.306        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/D    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.306        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.306/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.306/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.808    -0.306/*        -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.306/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.015        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.306        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.306        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.306        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.306/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.306        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_clk(R)->in_clk(R)	0.756    */-0.306        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.306        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.739    */-0.306        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.306        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.306        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.306        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.763    -0.306/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/TE    1
in_clk(R)->in_clk(R)	0.785    -0.306/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.788    -0.306/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.306/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/TE    1
in_clk(R)->in_clk(R)	0.754    */-0.306        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.306        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.306/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.306        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/D    1
in_clk(R)->in_clk(R)	0.792    -0.306/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.306        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.803    -0.306/*        0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/D    1
in_clk(R)->in_clk(R)	0.739    */-0.306        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/TI    1
in_clk(R)->in_clk(R)	0.739    */-0.306        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TI    1
in_clk(R)->in_clk(R)	0.739    */-0.306        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.739    */-0.306        */0.051         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.306        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.306        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.306/*        -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.306        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.306        */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.804    -0.306/*        -0.000/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.306        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.306        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/D    1
in_clk(R)->in_clk(R)	0.748    */-0.306        */0.046         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.306        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.816    */-0.306        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.306        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.306        */-0.014        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.306        */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.306        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.306/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.306/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.306/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.305/*        0.015/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.305/*        0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.771    -0.305/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TI    1
in_tck_i(R)->in_clk(R)	0.771    -0.305/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.771    -0.305/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.305        */0.013         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.305        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/D    1
in_clk(R)->in_clk(R)	0.750    */-0.305        */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.305/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.813    */-0.305        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.305        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.305        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/D    1
in_clk(R)->in_clk(R)	0.762    -0.305/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/TE    1
in_tck_i(R)->in_clk(R)	0.770    -0.305/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	0.770    -0.305/*        0.020/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.305        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.305        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.305        */-0.020        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/D    1
in_clk(R)->in_clk(R)	0.786    -0.305/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TI    1
in_clk(R)->in_clk(R)	0.686    */-0.305        */-0.024        top_inst_peripherals_i/genblk1[5].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.762    -0.305/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.305/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.305/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.305/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.305/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.305/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.305        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.830    */-0.305        */-0.027        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.305/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.762    -0.305/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.305/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.766    */-0.305        */0.040         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.305        */-0.014        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.305        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.305        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.305        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.305        */0.031         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.305        */-0.010        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.305        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/TE    1
in_clk(R)->in_clk(R)	0.766    -0.305/*        0.027/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.305        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.793    -0.305/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TI    1
in_clk(R)->in_clk(R)	0.833    */-0.305        */-0.027        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.305        */-0.024        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.783    -0.305/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.304        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.816    */-0.304        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.304        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.304        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.304/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.304        */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.304        */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TI    1
in_tck_i(R)->in_clk(R)	0.795    -0.304/*        0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.304/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.304/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.304/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.304/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/D    1
in_clk(R)->in_clk(R)	0.771    */-0.304        */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.304/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.304        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.304        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.304        */0.042         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.304        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.803    */-0.304        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.818    */-0.304        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.798    -0.304/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.304/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.304/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.304        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/D    1
in_clk(R)->in_clk(R)	0.782    -0.304/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.304        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.304/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/TI    1
in_clk(R)->in_clk(R)	0.777    -0.304/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.304        */-0.020        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/D    1
in_clk(R)->in_clk(R)	0.790    -0.304/*        0.012/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.304/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.304        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.304        */-0.001        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.786    -0.304/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.304/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.304        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.304        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.813    */-0.304        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.304/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.766    -0.304/*        0.040/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.304        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.304        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/D    1
in_clk(R)->in_clk(R)	0.792    -0.304/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.304        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.801    -0.304/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.810    */-0.304        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/D    1
in_clk(R)->in_clk(R)	0.790    -0.304/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.304        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TE    1
in_clk(R)->in_clk(R)	0.810    -0.304/*        -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.787    */-0.304        */0.013         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.792    -0.303/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.303/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.303        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.303        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.790    -0.303/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.303        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.303        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.303        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.303        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.303        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.303        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.799    */-0.303        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.303        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.303        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.303/*        -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/D    1
in_clk(R)->in_clk(R)	0.801    -0.303/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.801    -0.303/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.805    */-0.303        */-0.003        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.303        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.303        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.303        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.303        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.303/*        -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.303        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.303        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.303        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/D    1
in_clk(R)->in_clk(R)	0.779    -0.303/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.303/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.800    -0.303/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.758    -0.303/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.303/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.303        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.303        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.303        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.303        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.303/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.303/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.812    */-0.303        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.303        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.303/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TI    1
in_clk(R)->in_clk(R)	0.763    */-0.303        */0.041         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.303/*        0.025/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.303        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.303        */-0.008        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.743    */-0.303        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.303/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.303        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.303        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.303        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.303        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.303        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.303        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.303        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.303        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.303        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TE    1
in_clk(R)->in_clk(R)	0.747    */-0.303        */0.053         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.302        */-0.027        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.773    */-0.302        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.302        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/D    1
in_clk(R)->in_clk(R)	0.800    -0.302/*        0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.782    -0.302/*        0.021/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.302/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.302        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.302        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/D    1
in_clk(R)->in_clk(R)	0.774    */-0.302        */0.006         top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.302        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.780    -0.302/*        0.025/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.743    */-0.302        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.302        */0.050         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.302        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.302        */-0.004        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/D    1
in_clk(R)->in_clk(R)	0.764    -0.302/*        0.028/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.302        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.302/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.302/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.302        */-0.024        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.775    -0.302/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.302/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.302        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.302        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.302        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.302        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.302        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/D    1
in_clk(R)->in_clk(R)	0.775    -0.302/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.302        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.302        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.302        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.302        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.302        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.302        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.302        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.302        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.302        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.302        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.302        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.302        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.302        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.770    */-0.302        */0.026         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.302        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.302        */0.040         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.302/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.302        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.791    -0.302/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.301/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.301        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.818    */-0.301        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.301        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.301/*        0.022/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.758    -0.301/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.301        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.301        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.301        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.301        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/TE    1
in_tck_i(R)->in_clk(R)	0.766    */-0.301        */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_tck_i(R)->in_clk(R)	0.766    */-0.301        */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.301/*        0.012/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.301/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.301/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.301        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.301/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.301/*        0.007/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.301        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.301        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.301        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.301/*        0.015/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.301        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.816    */-0.301        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.301        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.301        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.781    -0.301/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.301        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.741    */-0.301        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	0.741    */-0.301        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/TI    1
in_clk(R)->in_clk(R)	0.741    */-0.301        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.741    */-0.301        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/TI    1
in_clk(R)->in_clk(R)	0.734    */-0.301        */0.056         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.758    */-0.301        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.741    */-0.301        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.301        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/D    1
in_clk(R)->in_clk(R)	0.788    -0.301/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.758    */-0.301        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.301        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.301        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.301        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/D    1
in_clk(R)->in_clk(R)	0.796    -0.301/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.301        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.301        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.779    -0.301/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.301        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/D    1
in_clk(R)->in_clk(R)	0.821    -0.301/*        -0.022/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.787    -0.301/*        0.011/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.301        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.821    */-0.301        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.746    -0.300/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.746    -0.300/*        0.024/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.300        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.300        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/D    1
in_clk(R)->in_clk(R)	0.779    -0.300/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.300        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/D    1
in_clk(R)->in_clk(R)	0.794    -0.300/*        0.006/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.300        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.300        */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.767    */-0.300        */0.033         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.300        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.300        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.300        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.300        */-0.010        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.300        */-0.009        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.300        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.300        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.791    -0.300/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.300        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.300        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.780    */-0.300        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.300/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.300        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.760    -0.300/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.300/*        0.010/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.300/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.300        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.300        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.300/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.300/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.300/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.300/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.300        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/D    1
in_tck_i(R)->in_clk(R)	0.788    -0.300/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.300/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.300        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.788    -0.300/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.300        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/D    1
in_clk(R)->in_clk(R)	0.795    -0.300/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.300        */0.045         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.300        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/D    1
in_clk(R)->in_clk(R)	0.789    -0.300/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.300        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.300        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.300        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.760    -0.300/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.300/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/TE    1
in_clk(R)->in_clk(R)	0.772    -0.300/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TI    1
in_tck_i(R)->in_clk(R)	0.764    */-0.300        */0.039         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.300        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.300        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.299        */-0.013        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/D    1
in_clk(R)->in_clk(R)	0.789    -0.299/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.299/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.299        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/D    1
in_clk(R)->in_clk(R)	0.800    */-0.299        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.299        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.299        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.799    */-0.299        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.299        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.299        */-0.010        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.804    -0.299/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.821    */-0.299        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/D    1
in_clk(R)->in_clk(R)	0.793    -0.299/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.299        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.299        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.299        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.299        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[0]    1
in_tck_i(R)->in_clk(R)	0.769    */-0.299        */0.036         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.299/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.299        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.299        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.299        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.299        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.769    -0.299/*        0.031/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.299        */-0.009        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.299        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.299        */-0.019        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.299        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.778    */-0.299        */0.021         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.299        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_tck_i(R)->in_clk(R)	0.794    */-0.299        */0.007         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.299/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.299        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.299        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.299        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/TE    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	0.790    -0.298/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.298        */-0.006        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.831    */-0.298        */-0.028        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.298/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.298        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.298        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.298        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.812    */-0.298        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.298        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.812    */-0.298        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.298        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.298        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/D    1
in_clk(R)->in_clk(R)	0.785    -0.298/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/D    1
in_clk(R)->in_clk(R)	0.795    -0.298/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.830    */-0.298        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.298        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.298        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.298        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.298        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.298        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	0.781    -0.298/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.298/*        0.007/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.298        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.298        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.298        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.738    */-0.298        */0.055         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.298/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.298/*        0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.298/*        0.033/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.298        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.298        */-0.022        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.298        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.298        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.298        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.298        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.298        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.298/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.298        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.298        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.796    -0.298/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.298        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.297        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.297/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.297        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.297        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.821    */-0.297        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.297        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.297        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.297        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/TE    1
in_clk(R)->in_clk(R)	0.743    */-0.297        */0.046         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.297        */0.046         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.780    */-0.297        */0.023         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.297        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.792    -0.297/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.297        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.297        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.297        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.297        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.297        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.297/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.297        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.297        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/D    1
in_clk(R)->in_clk(R)	0.773    -0.297/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.297        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.297        */0.029         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.297        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.297        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.297        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/D    1
in_clk(R)->in_clk(R)	0.768    -0.297/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.297/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.297/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.297        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.297        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/D    1
in_clk(R)->in_clk(R)	0.805    -0.297/*        -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.759    -0.297/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_tck_i(R)->in_clk(R)	0.759    -0.297/*        0.031/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.297        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.297        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/D    1
in_clk(R)->in_clk(R)	0.796    -0.297/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.297        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/D    1
in_clk(F)->in_clk(F)	20.716   -0.297/*        0.000/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_cg_cell_g13/B    1
in_tck_i(R)->in_clk(R)	0.766    */-0.297        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	0.766    */-0.297        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.297        */-0.011        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.297        */0.006         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.297/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.819    */-0.297        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.804    */-0.297        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.769    -0.297/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.297/*        0.034/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.297/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.296/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.296/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.296/*        0.018/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.296/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.296        */-0.012        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.296        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.795    -0.296/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.296        */-0.021        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/D    1
in_clk(R)->in_clk(R)	0.812    */-0.296        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.296        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.296        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.296        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.797    -0.296/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.296/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.296        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.296        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.796    -0.296/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.296/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.296        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_tck_i(R)->in_clk(R)	0.757    */-0.296        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_tck_i(R)->in_clk(R)	0.757    */-0.296        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.296/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.296        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.296        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/D    1
in_tck_i(R)->in_clk(R)	0.757    */-0.296        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.296/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.296/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.296        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/D    1
in_tck_i(R)->in_clk(R)	0.776    -0.296/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_tck_i(R)->in_clk(R)	0.776    -0.296/*        0.029/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.296        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/D    1
in_clk(R)->in_clk(R)	0.810    -0.296/*        -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.296        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.296        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.296        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.296/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.296/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TI    1
in_clk(R)->in_clk(R)	0.714    -0.296/*        -0.021/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.789    -0.296/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.296        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[1]    1
in_clk(R)->in_clk(R)	0.820    */-0.296        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.296        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.766    -0.296/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.295/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.295        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.295        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.766    -0.295/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.295/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.295/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.295        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/D    1
in_clk(R)->in_clk(R)	0.777    -0.295/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.295        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/D    1
in_clk(R)->in_clk(R)	0.794    -0.295/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.295        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.295        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.295        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.295        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/D    1
in_clk(R)->in_clk(R)	0.766    -0.295/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.295        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.295        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/D    1
in_clk(R)->in_clk(R)	0.778    */-0.295        */0.028         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.295        */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.295        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/D    1
in_clk(R)->in_clk(R)	0.774    */-0.295        */0.024         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.295        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.295        */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	0.778    -0.295/*        0.026/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.295        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/D    1
in_clk(R)->in_clk(R)	0.794    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.295        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.295        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.295        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/D    1
in_clk(R)->in_clk(R)	0.785    */-0.295        */0.005         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/D    1
in_clk(R)->in_clk(R)	0.794    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/TE    1
in_tck_i(R)->in_clk(R)	0.762    */-0.295        */0.044         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.295        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.295        */0.050         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.295        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/D    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.295        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/D    1
in_clk(R)->in_clk(R)	0.794    -0.295/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.294        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.793    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.294        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/D    1
in_clk(R)->in_clk(R)	0.794    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/TE    1
in_tck_i(R)->in_clk(R)	0.761    */-0.294        */0.044         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_tck_i(R)->in_clk(R)	0.761    */-0.294        */0.044         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.294/*        0.020/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.294/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.294/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.294        */-0.011        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.294/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.294/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.294        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.793    -0.294/*        0.013/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.294/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.294        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.810    */-0.294        */-0.019        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/D    1
in_clk(R)->in_clk(R)	0.799    -0.294/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.294/*        0.006/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/TI    1
in_tck_i(R)->in_clk(R)	0.785    -0.294/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.827    */-0.294        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.294        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.294        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.294        */0.006         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_tck_i(R)->in_clk(R)	0.785    -0.294/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.294        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.294        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.792    -0.294/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.294        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.768    -0.294/*        0.035/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/TE    1
in_tck_i(R)->in_clk(R)	0.803    */-0.294        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.294        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.294        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.294        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.294        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/D    1
in_clk(R)->in_clk(R)	0.798    -0.294/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.294/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.294/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.294/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.294/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	0.772    */-0.294        */0.029         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.293        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.790    -0.293/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.293        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.293        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.293        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.293        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/D    1
in_clk(R)->in_clk(R)	0.784    -0.293/*        0.014/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.293/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/TI    1
in_clk(R)->in_clk(R)	0.799    -0.293/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.293        */0.033         top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.787    */-0.293        */0.007         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.293        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/D    1
in_clk(R)->in_clk(R)	0.798    -0.293/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.293/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.293        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.293        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.293        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.293/*        0.024/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.293        */-0.022        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.786    -0.293/*        0.007/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.293        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.293        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.293        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.293        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.293        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.293        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.791    -0.293/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.293        */0.033         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.293        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.293        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.798    -0.293/*        0.006/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.293        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.810    */-0.293        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.293        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.293        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.293        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.808    */-0.293        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.293        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/TE    1
in_tck_i(R)->in_clk(R)	0.779    -0.293/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.293/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	0.779    -0.293/*        0.026/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.292        */-0.008        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.292        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.292        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.292        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.812    */-0.292        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.767    -0.292/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.292        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.822    */-0.292        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.292        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.813    */-0.292        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/D    1
in_clk(R)->in_clk(R)	0.767    -0.292/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.292/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.292        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.792    -0.292/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.292/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.292/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.824    */-0.292        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.292        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/D    1
in_clk(R)->in_clk(R)	0.787    -0.292/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.292/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.292        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.292        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.292        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.775    */-0.292        */0.020         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.292/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.292/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.767    -0.292/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.292        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.796    */-0.292        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/D    1
in_tck_i(R)->in_clk(R)	0.765    */-0.292        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.292/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TI    1
in_tck_i(R)->in_clk(R)	0.765    */-0.292        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	0.765    */-0.292        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.292        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.292        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TE    1
in_clk(R)->in_clk(R)	0.771    */-0.292        */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.292        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.292        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[0]    1
in_clk(R)->in_clk(R)	0.807    */-0.292        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.809    */-0.292        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.292        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.292        */-0.013        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.292        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.292        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.292        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.822    */-0.292        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.292        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.803    */-0.292        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.292        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.766    */-0.292        */0.034         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.766    */-0.292        */0.034         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.292        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.292        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.292        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.292        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.292/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.292/*        0.031/*         top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.292        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.292        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.291        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.787    -0.291/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.291        */0.050         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.291        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.291        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.291        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.291        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.291        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	0.756    -0.291/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.291/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.291        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.291        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.291        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.291        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.291        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.291        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.291        */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.764    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.291        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.291        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.816    */-0.291        */-0.021        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/D    1
in_tck_i(R)->in_clk(R)	0.782    -0.291/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.291        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.291        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TE    1
in_tck_i(R)->in_clk(R)	0.771    -0.291/*        0.030/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.291/*        0.036/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.291        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.291        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.816    */-0.291        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.291        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.291        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.291        */-0.010        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.291        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.291        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.291        */-0.019        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.291        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.291        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.792    */-0.291        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.291        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.291        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/D    1
in_clk(R)->in_clk(R)	0.754    -0.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.291        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.291        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.291        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.291        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.291        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.291/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.291        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.291        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.291        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/D    1
in_clk(R)->in_clk(R)	0.811    -0.291/*        -0.022/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.825    */-0.290        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/D    1
in_clk(R)->in_clk(R)	0.785    -0.290/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.290        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.290        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.290        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.290/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.290/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.290/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.290        */-0.022        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.290        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.290        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.290        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.290        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.290        */-0.020        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.290        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.290        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.290        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/D    1
in_clk(R)->in_clk(R)	0.796    -0.290/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.290        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.290        */-0.009        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.290/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.290/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/TI    1
in_clk(R)->in_clk(R)	0.773    -0.290/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.290        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.290        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.290        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.290        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[6]    1
in_clk(R)->in_clk(R)	0.769    */-0.290        */0.037         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.290        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.290/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.787    */-0.290        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.290        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.787    */-0.290        */-0.006        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.290        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.290        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.290        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.290        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.290        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.290        */-0.004        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.290/*        0.010/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.290/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/TI    1
in_clk(R)->in_clk(R)	0.766    */-0.290        */0.035         top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.290        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.290        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.290/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.290        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/D    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.290/*        -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/D    1
in_clk(R)->in_clk(R)	0.794    -0.290/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/TI    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.290        */-0.020        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.290        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.290        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.290        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.290        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.290        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.290        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.764    -0.290/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.290        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.290        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.290        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.289        */0.051         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.289        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.764    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.289        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.289        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.289        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.796    -0.289/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.289/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.289        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.289        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.289        */0.002         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.289        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.289        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.289        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.289        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.289        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.289        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.289        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.289        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.289        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.810    -0.289/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.763    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.289        */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.289        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[0]    1
in_clk(R)->in_clk(R)	0.782    */-0.289        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.289        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.289/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.289        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.289        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.289        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.289/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.797    -0.289/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.289        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.289        */-0.001        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.289        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.289        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.289        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.797    -0.289/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.289/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.289/*        0.010/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.289        */0.052         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.289        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.289        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.763    -0.289/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.288/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.288/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.288        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.288        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.288        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.288        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.763    */-0.288        */0.035         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.288        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.288        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.288/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/TE    1
in_clk(R)->in_clk(R)	0.808    -0.288/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.801    */-0.288        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.288        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.288        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.288        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.288        */-0.013        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.288        */0.035         top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.288        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.288/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.288        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.288/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.783    -0.288/*        0.019/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.288/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.797    -0.288/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	0.765    */-0.288        */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.288        */0.046         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_tck_i(R)->in_clk(R)	0.759    */-0.288        */0.039         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.288        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.288        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/D    1
in_clk(R)->in_clk(R)	0.797    -0.288/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	0.765    */-0.288        */0.034         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.288        */0.046         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.758    */-0.288        */0.039         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TI    1
in_tck_i(R)->in_clk(R)	0.758    */-0.288        */0.039         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TI    1
in_clk(R)->in_clk(R)	0.808    -0.288/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.797    */-0.288        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.288        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/D    1
in_clk(R)->in_clk(R)	0.767    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.288/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.287        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.287        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.287        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.287        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.287        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.808    */-0.287        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.800    -0.287/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.753    */-0.287        */0.046         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.287        */0.030         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.287        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.816    */-0.287        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.287        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.287        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.287        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.816    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.287        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.287        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.287/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.287        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/D    1
in_clk(R)->in_clk(R)	0.763    -0.287/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/D    1
in_clk(R)->in_clk(R)	0.796    -0.287/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.287        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/D    1
in_clk(R)->in_clk(R)	0.764    -0.287/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.287        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.792    */-0.287        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/D    1
in_clk(R)->in_clk(R)	0.758    -0.287/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.287/*        0.023/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.287/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.287        */-0.007        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.830    */-0.287        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.287        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.287        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_tck_i(R)->in_clk(R)	0.784    -0.287/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_tck_i(R)->in_clk(R)	0.784    -0.287/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.287/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.287        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.792    -0.287/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.287/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.287        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.287        */-0.008        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/D    1
in_clk(R)->in_clk(R)	0.783    -0.287/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.287        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.764    -0.287/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/TE    1
in_tck_i(R)->in_clk(R)	0.784    -0.287/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.287/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.287        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.766    -0.287/*        0.037/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.287        */0.026         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/TI    1
in_tck_i(R)->in_clk(R)	0.740    */-0.287        */0.050         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.287        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/D    1
in_clk(R)->in_clk(R)	0.757    */-0.287        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.773    */-0.287        */0.025         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.287        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.287        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/TE    1
in_clk(R)->in_clk(R)	0.793    -0.287/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.287/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.287        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.287        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.287        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.821    */-0.287        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.287        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/D    1
in_clk(R)->in_clk(R)	0.804    -0.286/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.810    */-0.286        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.820    */-0.286        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.806    -0.286/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.286/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.286        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.286        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.798    */-0.286        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.286/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.286        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.286        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.286        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.784    -0.286/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.784    -0.286/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.793    -0.286/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.286/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.286        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.286        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/D    1
in_clk(R)->in_clk(R)	0.787    -0.286/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.286        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.286        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.286        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.807    */-0.286        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.286        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.286/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.286        */-0.017        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.286        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.286        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.286/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.286        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.286        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.798    */-0.286        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.286        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.764    */-0.286        */0.036         top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.286/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.286        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.832    */-0.286        */-0.026        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.286        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.815    */-0.286        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/D    1
in_clk(R)->in_clk(R)	0.805    -0.286/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.815    */-0.286        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.286        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/D    1
in_clk(R)->in_clk(R)	0.756    */-0.285        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.285        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.285        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.285        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.285        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.829    */-0.285        */-0.037        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.823    */-0.285        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.756    */-0.285        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.285/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.285/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/TE    1
in_clk(R)->in_clk(R)	0.778    */-0.285        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.285/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.285        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.285        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/D    1
in_clk(R)->in_clk(R)	0.761    -0.285/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.285/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.285/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.285        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.738    */-0.285        */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.285        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.285        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.285        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.285        */-0.021        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.795    -0.285/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.285        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.285        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.795    -0.285/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.285/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.285        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/D    1
in_clk(R)->in_clk(R)	0.762    -0.285/*        0.017/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.285        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.825    */-0.285        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.285        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.285        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.285        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.285        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.799    */-0.285        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.285        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	0.764    -0.285/*        0.038/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.285        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.285/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.285        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/D    1
in_clk(R)->in_clk(R)	0.781    -0.285/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.285        */0.028         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.285/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.285/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.285/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.285/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.285        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.285        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/D    1
in_clk(R)->in_clk(R)	0.793    -0.285/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.285        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.285        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.285        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.285        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.285        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.285/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.285        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.285        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.810    */-0.285        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.285        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.805    */-0.284        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.284/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.781    -0.284/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.792    -0.284/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.284/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.284        */-0.004        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.284        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.284        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/D    1
in_clk(R)->in_clk(R)	0.794    -0.284/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.284        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/D    1
in_clk(R)->in_clk(R)	0.761    -0.284/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.284/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.284/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.284        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.806    */-0.284        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.809    */-0.284        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.284/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.284        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/TE    1
in_tck_i(R)->in_clk(R)	0.737    */-0.284        */0.051         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.284/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.284/*        -0.018/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.825    */-0.284        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/D    1
in_clk(R)->in_clk(R)	0.768    -0.284/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.284/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.284/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.019        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[9]    1
in_tck_i(R)->in_clk(R)	0.810    */-0.284        */-0.012        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.284/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/TI    1
in_clk(R)->in_clk(R)	0.800    -0.284/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.284/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.757    -0.284/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.284/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.284        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.284        */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.284/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.284/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.284        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.284        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/D    1
in_clk(R)->in_clk(R)	0.759    -0.284/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.284        */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.284        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.825    */-0.284        */-0.023        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.284        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.284        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.283/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.283        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.283        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.283        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.283        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/D    1
in_clk(R)->in_clk(R)	0.760    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	0.778    -0.283/*        0.016/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.283        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.283        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.283        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.283        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.283/*        0.017/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.283/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.283        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.283        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.283        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/D    1
in_clk(R)->in_clk(R)	0.827    */-0.283        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/D    1
in_clk(R)->in_clk(R)	0.762    -0.283/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.283/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	0.761    -0.283/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.283/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.283/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.283/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.283/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.283/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.283        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.283/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.283        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.283        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.283/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.283/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.283        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.283        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.283/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.283        */-0.020        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.283        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.283        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.780    */-0.283        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.282/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	0.810    -0.282/*        -0.020/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.822    */-0.282        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.788    -0.282/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.282        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.767    -0.282/*        0.032/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */-0.000        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/D    1
in_clk(R)->in_clk(R)	0.758    -0.282/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/TE    1
in_clk(R)->in_clk(R)	0.763    */-0.282        */0.036         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.282/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.282        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.282        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.282        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.282        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.282        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.282        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.282/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.015        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.282        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.282        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.282/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.282        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.282/*        0.022/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.282        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.282        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.813    */-0.282        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.282        */-0.007        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.282        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.282        */-0.015        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.282        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/D    1
in_clk(R)->in_clk(R)	0.788    -0.282/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.282        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.813    */-0.282        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.282        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.282/*        0.018/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.282        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.282        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.282        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.282        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.282/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.282/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.282        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.281/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.281        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.281        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.281        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.786    -0.281/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.281        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[6]    1
in_tck_i(R)->in_clk(R)	0.771    -0.281/*        0.024/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.778    -0.281/*        0.022/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.281/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.281/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.281/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.281        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.281        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.281        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.799    */-0.281        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.281/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/TE    1
in_tck_i(R)->in_clk(R)	0.790    -0.281/*        0.014/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.281        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.281        */-0.009        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.281/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.281/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.763    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.281        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.281        */-0.019        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.281        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.281        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.281        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.281        */-0.007        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.281        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.758    -0.281/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.281/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.281        */-0.023        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.281        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/D    1
in_clk(R)->in_clk(R)	0.757    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.281        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.762    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.281        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.814    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.281/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.281/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/TE    1
in_clk(R)->in_clk(R)	0.763    -0.281/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.281        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.280/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.280        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.757    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.280/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.280/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.280/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.280        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.808    */-0.280        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.767    */-0.280        */0.032         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.280        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.280/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	0.762    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.280        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.810    */-0.280        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.790    -0.280/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.757    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.280/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.280        */-0.019        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.781    */-0.280        */0.026         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.280/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/TI    1
in_clk(R)->in_clk(R)	0.757    -0.280/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.280/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.280        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.280/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.280        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.280        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.811    */-0.280        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.280        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.280        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.280        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.280        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.791    -0.280/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/D    1
in_clk(R)->in_clk(R)	0.764    */-0.280        */0.038         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_clk(R)->in_clk(R)	0.764    */-0.280        */0.038         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.280        */-0.022        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.758    -0.280/*        0.039/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.280        */0.006         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.280/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.792    -0.280/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.764    */-0.280        */0.038         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.769    */-0.280        */0.030         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.280        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.817    -0.279/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.784    -0.279/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.279        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.279        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.279/*        -0.022/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.811    */-0.279        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.279        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.279        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.279        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.279        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.279        */-0.017        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.279        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.279        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/D    1
in_clk(R)->in_clk(R)	0.792    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.279        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/D    1
in_clk(R)->in_clk(R)	0.770    */-0.279        */0.031         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.279        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/D    1
in_clk(R)->in_clk(R)	0.814    -0.279/*        -0.018/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.823    */-0.279        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.824    */-0.279        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	0.830    */-0.279        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/D    1
in_clk(R)->in_clk(R)	0.792    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.279/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.279        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.279        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.279        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.279        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.279        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.279        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.279        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.279        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.799    */-0.279        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.279        */-0.006        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.279        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.279        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.279        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.797    */-0.278        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.278        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.278        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.278        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.278        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.816    */-0.278        */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.793    */-0.278        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.278        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.278        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/D    1
in_tck_i(R)->in_clk(R)	0.796    */-0.278        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.787    -0.278/*        0.013/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.278        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.278        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.278/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.278        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.278        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.278/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.278        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.278        */-0.035        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.793    */-0.278        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.278        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.278        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.278        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.278        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.795    */-0.278        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.278/*        0.023/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.278        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.769    -0.278/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.278        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.278/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.278        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.278        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.278/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.278        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.809    -0.278/*        -0.023/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.821    */-0.278        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.755    -0.278/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.278        */-0.018        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.278        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.278/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.278        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/D    1
in_clk(R)->in_clk(R)	0.775    -0.278/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.278/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.278        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.278        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.278        */-0.021        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/D    1
in_clk(R)->in_clk(R)	0.787    -0.278/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.278        */0.003         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.278/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.278        */0.001         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.278        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.277        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.277/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.277/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.277        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.277        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.277/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.277        */-0.005        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.277        */-0.002        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.277        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.277        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.277        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.806    */-0.277        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.774    -0.277/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/TI    1
in_clk(R)->in_clk(R)	0.790    */-0.277        */0.005         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.277        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.277        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.277        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.277        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/D    1
in_clk(R)->in_clk(R)	0.787    -0.277/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.277/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/TI    1
in_tck_i(R)->in_clk(R)	0.768    */-0.277        */0.031         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.277        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.277        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.277        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.277        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.277/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.795    -0.277/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.277        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.277        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.277        */-0.020        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.277        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.277        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.277        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.277        */-0.018        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.277        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[7]    1
in_clk(R)->in_clk(R)	0.779    -0.277/*        0.009/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.277        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.277        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[3]    1
in_clk(R)->in_clk(R)	0.794    -0.277/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.277        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.801    */-0.277        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.795    */-0.277        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.795    */-0.277        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.772    */-0.277        */0.027         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_tck_i(R)->in_clk(R)	0.789    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/D    1
in_tck_i(R)->in_clk(R)	0.789    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/D    1
in_tck_i(R)->in_clk(R)	0.789    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/D    1
in_tck_i(R)->in_clk(R)	0.789    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.277        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.752    */-0.277        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.277        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.277        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.277        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.277        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/D    1
in_tck_i(R)->in_clk(R)	0.788    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/D    1
in_tck_i(R)->in_clk(R)	0.788    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/D    1
in_tck_i(R)->in_clk(R)	0.788    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/D    1
in_tck_i(R)->in_clk(R)	0.788    */-0.277        */0.009         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.774    -0.277/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.276/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.747    */-0.276        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.276        */-0.009        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.276        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.276        */-0.016        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.749    -0.276/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.276/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/TE    1
in_tck_i(R)->in_clk(R)	0.767    */-0.276        */0.031         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_tck_i(R)->in_clk(R)	0.767    */-0.276        */0.031         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.276        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.276        */0.027         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.276        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.276        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/D    1
in_clk(R)->in_clk(R)	0.749    -0.276/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.276/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.276/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.276        */-0.035        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.806    */-0.276        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/D    1
in_clk(R)->in_clk(R)	0.773    -0.276/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.276/*        -0.010/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.749    -0.276/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/TE    1
in_clk(R)->in_clk(R)	0.747    */-0.276        */0.043         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.768    -0.276/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.276/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/TI    1
in_clk(R)->in_clk(R)	0.768    */-0.276        */0.026         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.768    */-0.276        */0.026         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.276        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.752    */-0.276        */0.054         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.276        */-0.012        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.276        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.276        */-0.023        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.794    */-0.276        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.792    -0.276/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.276        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/D    1
in_clk(R)->in_clk(R)	0.795    -0.276/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.276        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.276        */-0.009        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.276        */-0.009        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.276        */-0.009        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.276/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.816    */-0.276        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/D    1
in_clk(R)->in_clk(R)	0.758    -0.276/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.276        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.773    -0.276/*        0.019/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.276        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.276        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.276        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.276        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.276        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.276/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.275        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.275        */-0.021        top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/D    1
in_clk(R)->in_clk(R)	0.794    */-0.275        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */-0.005        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.275/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.275        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/D    1
in_clk(R)->in_clk(R)	0.785    -0.275/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.275/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.275        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.275        */0.000         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/TE    1
in_clk(R)->in_clk(R)	0.798    -0.275/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.275        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.275        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.275        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.275        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.794    */-0.275        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.275        */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.275        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[6]    1
in_clk(R)->in_clk(R)	0.816    */-0.275        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.275        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.820    */-0.275        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.275        */0.004         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.275        */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.275        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.762    -0.275/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.275        */0.000         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.275        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.275        */-0.020        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.275        */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.275/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.791    */-0.275        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.791    */-0.275        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.275        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.275        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.275        */0.002         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/D    1
in_clk(R)->in_clk(R)	0.772    -0.275/*        0.018/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.275        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/D    1
in_clk(R)->in_clk(R)	0.791    */-0.275        */-0.001        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.275        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.275        */-0.004        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.275        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/D    1
in_clk(R)->in_clk(R)	0.803    -0.275/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.815    */-0.275        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.274        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/D    1
in_clk(R)->in_clk(R)	0.797    -0.274/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.274/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.274        */-0.012        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.274        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.274        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.274        */-0.001        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/D    1
in_clk(R)->in_clk(R)	0.770    */-0.274        */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.274        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.274        */-0.012        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.274        */-0.012        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.274/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.274        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.274        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.274        */-0.023        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.274        */-0.013        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.274        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.274        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.274        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.274        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.274        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.274        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.274        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.274        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/D    1
in_clk(R)->in_clk(R)	0.823    -0.274/*        -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.808    */-0.274        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.807    */-0.274        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.274        */-0.013        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.274        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.274        */-0.017        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/TE    1
in_tck_i(R)->in_clk(R)	0.765    */-0.274        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_tck_i(R)->in_clk(R)	0.765    */-0.274        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_tck_i(R)->in_clk(R)	0.765    */-0.274        */0.036         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.274        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.800    */-0.274        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.274        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.794    */-0.274        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.274/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.274        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.274        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.792    -0.274/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.274        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/D    1
in_clk(R)->in_clk(R)	0.774    -0.274/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.274        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.792    -0.274/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.274/*        0.029/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.273        */-0.021        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.273        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.273        */-0.004        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.273        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/D    1
in_tck_i(R)->in_clk(R)	0.763    */-0.273        */0.039         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.273        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.273/*        0.013/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.273        */0.001         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/D    1
in_clk(R)->in_clk(R)	0.774    */-0.273        */0.029         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.273        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.273/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.810    -0.273/*        -0.018/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.828    */-0.273        */-0.036        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.774    */-0.273        */0.029         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.273/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.273/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.273/*        0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.273        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.273        */-0.004        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/D    1
in_clk(R)->in_clk(R)	0.768    */-0.273        */0.038         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.273        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.273        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.273        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.774    */-0.273        */0.029         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.273        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.273/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.273        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[2]    1
in_clk(R)->in_clk(R)	0.790    */-0.273        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/D    1
in_clk(R)->in_clk(R)	0.818    */-0.273        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.273        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.273/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.767    */-0.273        */0.034         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.763    */-0.273        */0.032         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.273        */0.027         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.783    -0.273/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.759    -0.273/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.273        */-0.001        top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.783    -0.273/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.783    -0.273/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.273        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.273        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.273/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.273/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.273        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.768    -0.273/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.273/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.768    -0.273/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.273        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.272        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.272        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.818    */-0.272        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.272        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TE    1
in_clk(R)->in_clk(R)	0.765    -0.272/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.765    -0.272/*        0.028/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.793    */-0.272        */0.002         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.272/*        0.011/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.763    -0.272/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.272        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/D    1
in_clk(R)->in_clk(R)	0.794    -0.272/*        0.009/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TI    1
in_clk(R)->in_clk(R)	0.755    -0.272/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.272/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.272/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.272/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/TI    1
in_clk(R)->in_clk(R)	0.754    -0.272/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.272/*        0.048/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.272        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.794    */-0.272        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.272/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.272        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.272/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.272/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.272/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.272        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/D    1
in_clk(R)->in_clk(R)	0.782    -0.272/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/D    1
in_clk(R)->in_clk(R)	0.763    -0.272/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.272        */0.000         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.763    -0.272/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.272        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.816    */-0.272        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.821    */-0.272        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.272        */-0.022        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.789    -0.272/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.272/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.272        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.804    -0.272/*        -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.272        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/D    1
in_clk(R)->in_clk(R)	0.786    -0.272/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.272        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.272        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.272/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.272        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.272        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.830    */-0.272        */-0.024        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.272        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.272        */-0.003        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.272/*        0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.271        */-0.027        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.808    */-0.271        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_tck_i(R)->in_clk(R)	0.800    */-0.271        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.271        */-0.024        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.791    -0.271/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.271        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.271        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.271        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/D    1
in_clk(R)->in_clk(R)	0.825    */-0.271        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.819    */-0.271        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.271        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/D    1
in_clk(R)->in_clk(R)	0.784    -0.271/*        0.023/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.777    */-0.271        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.271        */-0.017        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.792    -0.271/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.271        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/D    1
in_clk(R)->in_clk(R)	0.792    -0.271/*        0.014/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.271/*        0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.271        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.271        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.822    */-0.271        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.826    */-0.271        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.813    */-0.271        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.788    -0.271/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.271        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.820    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/D    1
in_clk(R)->in_clk(R)	0.754    */-0.271        */0.048         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.271        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.271/*        -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.821    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.271        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/D    1
in_clk(R)->in_clk(R)	0.787    -0.271/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.802    -0.271/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.270        */-0.016        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.270        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.270        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.270        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.270        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.811    */-0.270        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.270/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.270        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.762    -0.270/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.270        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.270        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.270/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.270/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/TE    1
in_clk(R)->in_clk(R)	0.762    -0.270/*        0.040/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/TE    1
in_clk(R)->in_clk(R)	0.769    */-0.270        */0.027         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.270        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.270        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.820    */-0.270        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.817    */-0.270        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.270/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/TE    1
in_clk(R)->in_clk(R)	0.750    -0.270/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.750    -0.270/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.270        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.270        */-0.026        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.770    -0.270/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TI    1
in_clk(R)->in_clk(R)	0.769    */-0.270        */0.028         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.270        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.270        */0.007         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.270        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.270        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/D    1
in_clk(R)->in_clk(R)	0.794    -0.270/*        0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.270        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.270        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.270        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/D    1
in_clk(R)->in_clk(R)	0.789    -0.270/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.270/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.789    -0.269/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.269/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.269        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.269        */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.789    -0.269/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.269        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.269        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.269        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.269        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.269/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.269/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.269        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.269        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.269        */-0.004        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.269        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/TE    1
in_tck_i(R)->in_clk(R)	0.788    -0.269/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.269/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.269        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.817    */-0.269        */-0.014        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.775    */-0.269        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/TI    1
in_tck_i(R)->in_clk(R)	0.788    -0.269/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.269        */-0.025        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.775    */-0.269        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.269        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.759    */-0.269        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/TI    1
in_clk(R)->in_clk(R)	0.759    */-0.269        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.759    */-0.269        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.269        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.269        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.269        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[4]    1
in_clk(R)->in_clk(R)	0.755    -0.269/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/D    1
in_clk(R)->in_clk(R)	0.786    -0.269/*        0.014/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.269        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/TI    1
in_clk(R)->in_clk(R)	0.759    */-0.269        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	0.759    */-0.269        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/TI    1
in_tck_i(R)->in_clk(R)	0.790    -0.269/*        0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.269        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.269        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.269        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.269        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/D    1
in_clk(R)->in_clk(R)	0.759    */-0.268        */0.034         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.268/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.268/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/TE    1
in_tck_i(R)->in_clk(R)	0.767    */-0.268        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TI    1
in_tck_i(R)->in_clk(R)	0.767    */-0.268        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.268        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_tck_i(R)->in_clk(R)	0.767    */-0.268        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.780    */-0.268        */0.020         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.268        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.743    */-0.268        */0.046         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.268        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.821    */-0.268        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/D    1
in_clk(R)->in_clk(R)	0.756    -0.268/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.268/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.268        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.268        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.268        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.268        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.268        */0.043         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.268/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.756    -0.268/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.268        */-0.011        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.268/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.268        */-0.018        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.818    */-0.268        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.809    */-0.268        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.268        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.268        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.268        */0.056         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.268        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.268/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.268/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.268        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.800    */-0.268        */-0.010        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.267        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.774    */-0.267        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.267        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.267        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.267        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.267        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.267        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.267        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.267        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.267        */-0.008        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.267        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/D    1
in_clk(R)->in_clk(R)	0.828    */-0.267        */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.796    -0.267/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.267        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.785    -0.267/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.267        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.820    */-0.267        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.267        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.750    */-0.267        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.267/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.267        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.267        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.267        */-0.024        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.814    */-0.267        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.267        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.267        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.267        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/TE    1
in_clk(R)->in_clk(R)	0.750    */-0.267        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.267        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.267        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/D    1
in_clk(R)->in_clk(R)	0.758    -0.267/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.267        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.267/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.267/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.267        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.817    */-0.266        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.796    -0.266/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.266/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.266        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.266        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[0]    1
in_clk(R)->in_clk(R)	0.814    */-0.266        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.266/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.820    -0.266/*        -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.811    */-0.266        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.266        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.758    -0.266/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.266        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.266        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.266        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.266        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.266        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.266        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.266        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.266        */-0.022        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.757    -0.266/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.266/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.266        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.266        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/D    1
in_tck_i(R)->in_clk(R)	0.767    */-0.266        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TI    1
in_tck_i(R)->in_clk(R)	0.767    */-0.266        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.266        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/D    1
in_tck_i(R)->in_clk(R)	0.767    */-0.266        */0.035         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.266        */0.035         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.266        */0.035         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.266        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.266        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.756    -0.266/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.265/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.265        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.265/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.265        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.265/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/TE    1
in_clk(R)->in_clk(R)	0.707    */-0.265        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_cg_cell_clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.265        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.265        */-0.009        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.265/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.265        */-0.002        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.265/*        0.015/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.758    -0.265/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.265        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.265/*        0.041/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.265        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.265        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[2]    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.265/*        0.012/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.747    -0.265/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.265/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.265/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.265        */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.781    */-0.265        */-0.001        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/D    1
in_clk(R)->in_clk(R)	0.747    -0.265/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/TE    1
in_clk(R)->in_clk(R)	0.747    -0.265/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.265        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.265        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.747    -0.265/*        0.049/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.265/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.265/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.265        */-0.012        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/D    1
in_clk(R)->in_clk(R)	0.764    */-0.265        */0.033         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.265/*        0.024/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.265        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.761    */-0.264        */0.030         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.756    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.264        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.264        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/D    1
in_spi_clk_i(R)->in_clk(R)	0.791    -0.264/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.264        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/D    1
in_clk(R)->in_clk(R)	0.756    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	0.769    */-0.264        */0.031         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.264        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/TE    1
in_clk(R)->in_clk(R)	0.756    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.264        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.808    */-0.264        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.264        */-0.034        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.769    */-0.264        */0.031         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/TI    1
in_clk(R)->in_clk(R)	0.759    -0.264/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/TE    1
in_clk(R)->in_clk(R)	0.759    -0.264/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.264        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/D    1
in_clk(R)->in_clk(R)	0.759    -0.264/*        0.043/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.264/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.778    */-0.264        */0.019         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.752    -0.264/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/TE    1
in_clk(R)->in_clk(R)	0.757    -0.264/*        0.042/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.264        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.263        */0.054         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.752    -0.263/*        0.046/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.263        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.788    -0.263/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/TI    1
in_clk(R)->in_clk(R)	0.851    */-0.263        */-0.059        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.753    */-0.263        */0.036         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/TI    1
in_clk(R)->in_clk(R)	0.783    */-0.263        */-0.002        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.263        */-0.020        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.263/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.263        */-0.025        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.263/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TI    1
in_tck_i(R)->in_clk(R)	0.775    -0.263/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.263        */-0.020        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.263        */-0.023        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.263        */-0.020        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.780    */-0.263        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.263/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.263        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.813    */-0.263        */-0.011        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/D    1
in_clk(R)->in_clk(R)	0.780    */-0.263        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.263        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.263/*        0.015/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.263        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/TI    1
in_clk(R)->in_clk(R)	0.731    */-0.263        */-0.022        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_cg_cell_clk_en_reg/D    1
in_tck_i(R)->in_clk(R)	0.775    -0.263/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.777    */-0.262        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.262        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.806    */-0.262        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.806    */-0.262        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.802    -0.262/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/D    1
in_clk(R)->in_clk(R)	0.804    */-0.262        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.752    -0.262/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/TE    1
in_clk(R)->in_clk(R)	0.752    */-0.262        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.262        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.262        */-0.040        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.804    */-0.262        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.752    -0.262/*        0.047/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.262        */-0.019        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.808    */-0.262        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[1]    1
in_clk(R)->in_clk(R)	0.820    */-0.262        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.262        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.775    -0.262/*        0.032/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.262        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.794    */-0.262        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.262        */-0.014        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.262        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.794    */-0.262        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.262        */0.006         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.262        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/D    1
in_clk(R)->in_clk(R)	0.768    -0.262/*        0.013/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.781    */-0.262        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	0.781    */-0.262        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	0.781    */-0.262        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.262/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.800    -0.262/*        0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.261        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.808    */-0.261        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.810    */-0.261        */-0.007        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.802    -0.261/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.261        */0.001         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/D    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.794    */-0.261        */-0.014        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.261        */-0.000        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.261        */-0.024        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.745    */-0.261        */0.055         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.261        */0.042         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.261        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.261        */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.261        */0.027         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.261        */-0.025        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.261        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.261        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.261        */-0.017        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/D    1
in_clk(R)->in_clk(R)	0.751    */-0.261        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.261        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.809    */-0.261        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.751    */-0.261        */0.044         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.261        */0.040         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.261        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.261        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.260        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.260        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.778    -0.260/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.260        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.804    */-0.260        */-0.012        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[0]    1
in_tck_i(R)->in_clk(R)	0.778    -0.260/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/D    1
in_clk(R)->in_clk(R)	0.755    -0.260/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.260        */-0.018        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.260        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.812    -0.260/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.779    */-0.260        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.260        */0.030         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.791    */-0.260        */-0.010        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.260        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.792    -0.260/*        -0.014/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_addr_MSB2_reg[1]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.260        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.260        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.260        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.260        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	0.822    -0.260/*        -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.817    */-0.260        */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.757    */-0.260        */0.035         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.260        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.260        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.754    -0.260/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.260/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/TE    1
in_clk(R)->in_clk(R)	0.754    -0.260/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.260        */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.260        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.260        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/TI    1
in_clk(R)->in_clk(R)	0.760    -0.259/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.259        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/D    1
in_clk(R)->in_clk(R)	0.760    -0.259/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.259/*        0.030/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.755    -0.259/*        0.044/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/TE    1
in_clk(R)->in_clk(R)	0.753    -0.259/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.259        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.259        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.810    */-0.259        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.779    */-0.259        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.259        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.259        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.259        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.780    */-0.259        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.259        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.820    -0.259/*        -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.756    */-0.259        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.259        */-0.018        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.259/*        0.012/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.259        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.259        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.259        */0.048         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.259/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.259        */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.744    */-0.259        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.259        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/D    1
in_clk(R)->in_clk(R)	0.753    -0.259/*        0.045/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/TE    1
in_clk(R)->in_clk(R)	0.827    */-0.259        */-0.026        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.259        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.754    */-0.259        */0.048         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.258/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.258/*        0.012/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.258        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.744    */-0.258        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.258        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.779    */-0.258        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.258        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.258        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.258        */0.038         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.779    */-0.258        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/TI    1
in_clk(R)->in_clk(R)	0.778    */-0.258        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.258        */-0.003        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/D    1
in_clk(R)->in_clk(R)	0.753    */-0.258        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.258/*        -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.816    */-0.258        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.258        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.258/*        0.017/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.258        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.258        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.258        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[4]    1
in_clk(R)->in_clk(R)	0.753    */-0.258        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.257        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.257        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.257        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.257        */-0.036        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.777    */-0.257        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.257        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[7]    1
in_clk(R)->in_clk(R)	0.816    -0.257/*        -0.022/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.778    */-0.257        */0.024         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.257        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.776    */-0.257        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.257        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.804    */-0.257        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.257        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.257        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.257        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.257        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/D    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.257        */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.810    */-0.257        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.257        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.257        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.773    */-0.257        */0.025         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.742    */-0.257        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.257        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.257        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.257        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.257        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.822    */-0.257        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.257        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.256        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/TE    1
in_tck_i(R)->in_clk(R)	0.752    */-0.256        */0.050         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_tck_i(R)->in_clk(R)	0.752    */-0.256        */0.050         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.256/*        0.037/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.808    -0.256/*        -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.822    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.256        */-0.021        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.784    */-0.256        */0.012         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.256        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.818    */-0.256        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.256        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.256/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.256/*        0.032/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.256        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.816    -0.256/*        -0.022/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.810    */-0.256        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.256        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[1]    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.767    */-0.256        */0.035         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.256        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.795    -0.256/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/TI    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.256        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.256        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.256/*        0.023/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.791    -0.256/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/TE    1
in_tck_i(R)->in_clk(R)	0.751    */-0.256        */0.050         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.256        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.256        */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[4]    1
in_clk(R)->in_clk(R)	0.811    */-0.255        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.255        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.255        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.255        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.255        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.255        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.255        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_clk(R)->in_clk(R)	0.752    */-0.255        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.255        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.255        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.809    */-0.255        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.255/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.255/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.255/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.255        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.255/*        0.006/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.255        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.255/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.757    */-0.255        */0.039         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.255        */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[4]    1
in_clk(R)->in_clk(R)	0.821    */-0.255        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.255        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.255        */0.031         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.255        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.255        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.255        */-0.023        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[4]    1
in_clk(R)->in_clk(R)	0.781    -0.255/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.772    */-0.255        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.255        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.255/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.774    */-0.255        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.255        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.254/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.254        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.254        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.804    */-0.254        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.799    -0.254/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.792    */-0.254        */-0.000        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/D    1
in_clk(R)->in_clk(R)	0.756    */-0.254        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.254        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.254        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.788    -0.254/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.254        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.826    */-0.254        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.788    -0.254/*        0.018/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.254        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.772    */-0.254        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.254        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/TI    1
in_tck_i(R)->in_clk(R)	0.771    -0.254/*        0.024/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.739    */-0.254        */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.794    */-0.254        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.794    */-0.254        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.254        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.254        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.254        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.254        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.254        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.254        */-0.012        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.794    */-0.253        */-0.000        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.253        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.810    */-0.253        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.793    -0.253/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.808    */-0.253        */-0.017        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.253        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_tck_i(R)->in_clk(R)	0.811    */-0.253        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_tck_i(R)->in_clk(R)	0.811    */-0.253        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.253        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.253        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.789    */-0.253        */-0.001        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.253        */-0.012        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.253        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.828    */-0.253        */-0.019        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.253        */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.788    -0.253/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/D    1
in_clk(R)->in_clk(R)	0.780    -0.253/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TI    1
in_clk(R)->in_clk(R)	0.762    */-0.253        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.762    */-0.253        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.762    */-0.253        */0.037         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.253        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.253/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.253/*        0.020/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.253        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.253        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.253/*        0.027/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.253        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.807    */-0.253        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.253        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.253        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.253        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.253        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.252/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TI    1
in_tck_i(R)->in_clk(R)	0.811    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_tck_i(R)->in_clk(R)	0.811    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.746    */-0.252        */0.049         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.252        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/WEN    1
in_tck_i(R)->in_clk(R)	0.811    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_tck_i(R)->in_clk(R)	0.811    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_clk(R)	0.810    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_tck_i(R)->in_clk(R)	0.810    */-0.252        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.742    */-0.252        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.758    */-0.252        */0.038         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.252        */-0.021        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.252        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.817    */-0.252        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.252        */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.754    */-0.252        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.252        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.252        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.252        */-0.016        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.807    -0.252/*        -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.817    -0.252/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.808    */-0.252        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.252        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.817    -0.252/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.754    */-0.252        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.252        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.252        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[6]    1
in_clk(R)->in_clk(R)	0.817    -0.252/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.252/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.753    */-0.252        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.252        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.252        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.252/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.753    */-0.252        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.252        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.809    */-0.252        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.785    -0.251/*        0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.251        */-0.016        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.251        */-0.016        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.251        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.808    -0.251/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.793    */-0.251        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.817    -0.251/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.804    */-0.251        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.766    */-0.251        */0.037         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.251        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.810    -0.251/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.827    */-0.251        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[3]    1
in_tck_i(R)->in_clk(R)	0.808    */-0.251        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.251        */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.251/*        0.026/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.251        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/D    1
in_clk(R)->in_clk(R)	0.745    */-0.251        */0.050         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.251        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.250        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.250/*        0.023/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.250        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.250        */-0.007        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.250        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[3]    1
in_tck_i(R)->in_clk(R)	0.808    */-0.250        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.250        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.250        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.821    */-0.250        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.250        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.771    */-0.250        */0.032         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.250/*        0.021/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.250        */-0.011        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/D    1
in_tck_i(R)->in_clk(R)	0.773    -0.250/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.250        */-0.002        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.816    */-0.250        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.774    */-0.250        */0.028         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.754    -0.250/*        0.050/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.793    -0.250/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.768    */-0.250        */0.034         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.250        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.816    */-0.250        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.250        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.250/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.810    */-0.250        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.761    */-0.250        */0.029         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.250        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.250        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    */-0.249        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.804    */-0.249        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/D[4]    1
in_clk(R)->in_clk(R)	0.816    */-0.249        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.249        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.249        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.249/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.805    */-0.249        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/WEN    1
in_tck_i(R)->in_clk(R)	0.808    */-0.249        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.249        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.770    */-0.249        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.249        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.249        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.249        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.249        */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.754    */-0.249        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.769    */-0.249        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.249        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.249        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.249        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.249        */-0.034        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[7]    1
in_tck_i(R)->in_clk(R)	0.772    -0.249/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.249        */-0.011        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/TE    1
in_clk(R)->in_clk(R)	0.801    -0.249/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/D    1
in_tck_i(R)->in_clk(R)	0.772    -0.248/*        0.032/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.248        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.248/*        0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.248        */0.002         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/D    1
in_clk(R)->in_clk(R)	0.814    -0.248/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.808    */-0.248        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.817    */-0.248        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.752    */-0.248        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.248        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.248        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.817    */-0.248        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.750    */-0.248        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.762    */-0.248        */0.044         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.248        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[1]    1
in_clk(R)->in_clk(R)	0.814    */-0.248        */-0.010        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/TE    1
in_clk(R)->in_clk(R)	0.750    */-0.248        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.803    -0.248/*        -0.009/*        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.749    */-0.248        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.749    */-0.248        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.768    */-0.248        */0.026         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.247        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.791    -0.247/*        0.012/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.247        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.247        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.809    */-0.247        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.752    */-0.247        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.247        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.826    */-0.247        */-0.032        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.751    */-0.247        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.247        */-0.008        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/D    1
in_clk(R)->in_clk(R)	0.776    */-0.247        */0.024         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.247        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.247        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.247        */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.805    */-0.247        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.247        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.247        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.247/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.247        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.782    -0.247/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.247/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/TE    1
in_clk(R)->in_clk(R)	0.775    -0.247/*        0.028/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.247        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.247/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.247        */-0.020        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.246/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.246        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.816    */-0.246        */-0.021        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.802    */-0.246        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.805    */-0.246        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.246        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.246        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.246        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.246        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.246        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.246        */-0.019        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/D    1
in_clk(R)->in_clk(R)	0.781    -0.246/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/TE    1
in_clk(R)->in_clk(R)	0.740    */-0.246        */0.051         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.811    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.824    */-0.246        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/D    1
in_clk(R)->in_clk(R)	0.749    -0.246/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.246        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.820    */-0.246        */-0.016        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.823    */-0.246        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/D    1
in_tck_i(R)->in_clk(R)	0.764    -0.246/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.246        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[1]    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.823    */-0.246        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/D    1
in_tck_i(R)->in_clk(R)	0.764    -0.246/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TI    1
in_tck_i(R)->in_clk(R)	0.764    -0.246/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.817    */-0.246        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.812    -0.246/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.810    */-0.246        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.245        */-0.011        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.749    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.245        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.749    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.245        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.748    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/TE    1
in_clk(R)->in_clk(R)	0.781    */-0.245        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.781    */-0.245        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.781    */-0.245        */0.001         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.245        */0.021         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.245        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.800    */-0.245        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.245        */0.007         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.245        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.820    */-0.245        */-0.031        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.823    */-0.245        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/D    1
in_clk(R)->in_clk(R)	0.826    */-0.245        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.245        */-0.009        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.245        */-0.017        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.245        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.812    */-0.245        */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.245        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.245        */-0.020        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.800    */-0.245        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[3]    1
in_clk(R)->in_clk(R)	0.748    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/TE    1
in_clk(R)->in_clk(R)	0.748    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/TE    1
in_clk(R)->in_clk(R)	0.748    -0.245/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/TE    1
in_clk(R)->in_clk(R)	0.768    */-0.245        */0.035         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.747    -0.244/*        0.052/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.244        */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.244        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.244        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.244        */-0.018        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.780    -0.244/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.244        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.244        */0.044         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.775    -0.244/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.244        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.780    -0.244/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.244        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.812    */-0.244        */-0.019        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.829    */-0.244        */-0.023        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.748    */-0.244        */0.045         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.244/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.244        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.748    */-0.244        */0.042         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.244        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.244        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.749    */-0.244        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.244        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.244        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.243        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.243        */-0.010        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.243        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.810    -0.243/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.780    -0.243/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.243/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.243/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.826    */-0.243        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[8]    1
in_clk(R)->in_clk(R)	0.828    */-0.243        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[3]    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.243        */-0.023        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.243        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.799    */-0.243        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.785    -0.243/*        0.015/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.243        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.243        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.787    */-0.243        */0.023         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/TI    1
in_clk(R)->in_clk(R)	0.785    -0.243/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.243        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.242        */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.826    */-0.242        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.824    */-0.242        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.823    */-0.242        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.810    */-0.242        */-0.020        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.242        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.242/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/TI    1
in_clk(R)->in_clk(R)	0.806    -0.242/*        -0.012/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.771    -0.242/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.242        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.242        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.242        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.242        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.807    -0.242/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.049         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.242        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.242/*        0.027/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.242        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.242        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.806    -0.242/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.808    */-0.242        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.242        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.242        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.242        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/D    1
in_clk(R)->in_clk(R)	0.771    -0.242/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.242/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/TI    1
in_clk(R)->in_clk(R)	0.801    -0.242/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.789    -0.242/*        0.013/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.242/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.242        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.242        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.242        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.242/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/TI    1
in_clk(R)->in_clk(R)	0.771    -0.242/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.241        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.746    */-0.241        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.241        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/WEN    1
in_clk(R)->in_clk(R)	0.770    -0.241/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.241/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.241        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.770    -0.241/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/TI    1
in_clk(R)->in_clk(R)	0.770    -0.241/*        0.030/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.241        */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.241        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.241        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[5]    1
in_clk(R)->in_clk(R)	0.828    */-0.241        */-0.029        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.808    */-0.241        */-0.018        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.241        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.783    -0.241/*        0.019/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.241/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.813    */-0.241        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.241        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.241        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.241        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.241        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.240        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.240        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.806    -0.240/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    -0.240/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    */-0.240        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.240        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.774    -0.240/*        0.031/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.240        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.240        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.792    */-0.240        */0.002         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.240        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.240        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/TE    1
in_tck_i(R)->in_clk(R)	0.813    */-0.240        */-0.012        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/D    1
in_clk(R)->in_clk(R)	0.796    -0.240/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.240        */-0.008        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.240        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.240        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.813    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.240        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.240        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.239/*        0.034/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.826    */-0.239        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[3]    1
in_clk(R)->in_clk(R)	0.796    */-0.239        */0.004         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.239        */-0.018        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.239/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.239/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.239/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.239        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.239        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[8]    1
in_clk(R)->in_clk(R)	0.796    -0.239/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.239        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.792    */-0.239        */0.010         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.239        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.239        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.239/*        0.041/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/TE    1
in_tck_i(R)->in_clk(R)	0.768    -0.239/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_tck_i(R)->in_clk(R)	0.768    -0.239/*        0.033/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.239        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[3]    1
in_clk(R)->in_clk(R)	0.770    */-0.239        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.239        */0.004         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.239        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.808    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.770    */-0.239        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.770    */-0.239        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.770    */-0.239        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.744    */-0.239        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.239        */-0.006        top_inst_core_region_i/data_mem/sp_ram_i_addr_MSB2_reg[0]/D    1
in_clk(R)->in_clk(R)	0.801    -0.239/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.814    */-0.239        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.239        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.239        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.801    */-0.239        */0.005         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.238        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[3]    1
in_clk(R)->in_clk(R)	0.808    */-0.238        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.238        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.790    */-0.238        */0.003         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.238        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.238        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.238        */-0.014        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.238/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.809    */-0.238        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.238        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.766    */-0.238        */0.027         top_inst_core_region_i/lsu_resp_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.238/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.238/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.238        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.238        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.769    */-0.238        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.238        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.238        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/D    1
in_clk(R)->in_clk(R)	0.769    */-0.238        */0.010         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/D    1
in_clk(R)->in_clk(R)	0.783    -0.238/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.238        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.773    -0.238/*        0.025/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.238/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.238        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.818    */-0.238        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/D    1
in_clk(R)->in_clk(R)	0.779    -0.237/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.237/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/TE    1
in_clk(R)->in_clk(R)	0.788    */-0.237        */0.021         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.237        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.808    */-0.237        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.237        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.237        */-0.015        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/WEN    1
in_clk(R)->in_clk(R)	0.808    */-0.237        */-0.017        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.780    */-0.237        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.237        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.237        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[8]    1
in_clk(R)->in_clk(R)	0.818    */-0.237        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/D    1
in_clk(R)->in_clk(R)	0.807    -0.237/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.817    */-0.237        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.779    -0.237/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.237/*        0.021/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.237        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.792    */-0.237        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.749    */-0.237        */0.047         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.789    */-0.237        */0.011         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.237        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/D    1
in_clk(R)->in_clk(R)	0.793    -0.237/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.237/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.237/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/TI    1
in_clk(R)->in_clk(R)	0.807    -0.237/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.811    */-0.236        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.823    */-0.236        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[8]    1
in_clk(R)->in_clk(R)	0.787    -0.236/*        0.016/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.236        */0.030         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.236/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.236        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/TE    1
in_tck_i(R)->in_clk(R)	0.781    -0.236/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.236/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TI    1
in_tck_i(R)->in_clk(R)	0.781    -0.236/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.236        */-0.006        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.236/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.236/*        0.019/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.236        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.236        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.236        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.236        */-0.007        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.758    -0.236/*        0.033/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.236/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/TE    1
in_tck_i(R)->in_clk(R)	0.764    */-0.236        */0.038         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.236        */-0.016        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.236        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.236        */-0.017        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.236/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/TE    1
in_clk(R)->in_clk(R)	0.777    -0.236/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.235        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.235        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.235        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.815    */-0.235        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.804    */-0.235        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.813    */-0.235        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.235        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.235        */-0.018        top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.235        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.808    */-0.235        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.803    -0.235/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.814    */-0.235        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.235        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.807    */-0.235        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.235        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.747    */-0.235        */0.048         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/TI    1
in_clk(R)->in_clk(R)	0.776    -0.235/*        0.026/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/TE    1
in_clk(R)->in_clk(R)	0.753    */-0.235        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.235        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.235        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.235        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.747    */-0.235        */0.048         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.235        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.808    */-0.235        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.780    -0.234/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.234        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/D    1
in_clk(R)->in_clk(R)	0.752    */-0.234        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.234        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.805    -0.234/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.790    -0.234/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.234        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.817    */-0.234        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.752    */-0.234        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.234        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.790    -0.234/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.234        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.790    -0.234/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.234/*        0.008/*         top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.234        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.233        */-0.014        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.779    -0.233/*        0.020/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.233        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.794    */-0.233        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.233        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.233        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.233        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.233        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/D    1
in_clk(R)->in_clk(R)	0.807    */-0.233        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.771    -0.233/*        0.034/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.233        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.233/*        0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.233        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.233        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.233        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.233        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.232        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.232        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.232        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.232/*        0.008/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.232        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.816    */-0.232        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.793    */-0.232        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.811    */-0.232        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.232        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.232        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.232        */-0.016        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.751    */-0.232        */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.232        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.232/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.232        */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.232        */-0.003        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.232        */-0.015        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.232        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.802    -0.232/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[9]    1
in_clk(R)->in_clk(R)	0.794    */-0.232        */0.005         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.232        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.822    */-0.232        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.232        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.232        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.231/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.816    */-0.231        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.231        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.231        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.231        */-0.005        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.231        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.231        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.807    */-0.231        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.231        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.231        */-0.012        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.231        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.231        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.804    */-0.231        */-0.006        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.230        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.230        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/D    1
in_clk(R)->in_clk(R)	0.799    -0.230/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.805    */-0.230        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.774    -0.230/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.230        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.803    */-0.230        */-0.011        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.813    */-0.230        */-0.030        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.813    */-0.230        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.803    */-0.230        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.809    */-0.230        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[3]    1
in_clk(R)->in_clk(R)	0.808    -0.230/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[9]    1
in_clk(R)->in_clk(R)	0.786    -0.230/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.230/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/TI    1
in_clk(R)->in_clk(R)	0.825    */-0.230        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.786    -0.230/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.747    */-0.230        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.755    */-0.229        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.229        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.229        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.229        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/D[7]    1
in_clk(R)->in_clk(R)	0.813    */-0.229        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.785    -0.229/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.229        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.809    */-0.229        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.755    */-0.229        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.229        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.817    */-0.229        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/TE    1
in_tck_i(R)->in_clk(R)	0.758    */-0.229        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TI    1
in_tck_i(R)->in_clk(R)	0.758    */-0.229        */0.040         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.229        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.806    -0.229/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[9]    1
in_clk(R)->in_clk(R)	0.819    */-0.229        */-0.018        top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/TE    1
in_clk(R)->in_clk(R)	0.804    -0.229/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/D    1
in_clk(R)->in_clk(R)	0.798    -0.228/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.816    */-0.228        */-0.022        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/D    1
in_clk(R)->in_clk(R)	0.772    -0.228/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.228        */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.228        */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.772    -0.228/*        0.027/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.228        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.810    */-0.228        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.816    */-0.228        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.793    */-0.228        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.816    */-0.228        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.228        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.228        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.803    -0.228/*        -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.228        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.804    */-0.228        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.817    */-0.228        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.802    -0.227/*        -0.010/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[9]    1
in_clk(R)->in_clk(R)	0.814    */-0.227        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.227        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.227        */-0.012        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.227/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.227/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.760    -0.227/*        0.028/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.774    -0.227/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.227/*        0.026/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.227        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.739    */-0.227        */0.051         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.227        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.227        */-0.028        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.822    */-0.227        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.808    */-0.227        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[0]    1
in_clk(R)->in_clk(R)	0.750    */-0.227        */0.043         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.227        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.824    */-0.226        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[6]    1
in_clk(R)->in_clk(R)	0.807    */-0.226        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[5]    1
in_clk(R)->in_clk(R)	0.809    */-0.226        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.803    */-0.226        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.806    */-0.226        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[0]    1
in_clk(R)->in_clk(R)	0.796    */-0.226        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/D    1
in_clk(R)->in_clk(R)	0.755    */-0.226        */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.226        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[0]    1
in_tck_i(R)->in_clk(R)	0.783    -0.226/*        0.020/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.226        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[6]    1
in_clk(R)->in_clk(R)	0.755    */-0.226        */0.043         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.226        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.810    */-0.226        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.807    */-0.226        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.819    */-0.225        */-0.020        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.225        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.767    */-0.225        */0.029         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.767    */-0.225        */0.029         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/TI    1
in_tck_i(R)->in_clk(R)	0.754    -0.225/*        0.036/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.225        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.803    */-0.225        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.824    */-0.224        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[6]    1
in_clk(R)->in_clk(R)	0.795    */-0.224        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.808    */-0.224        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[0]    1
in_clk(R)->in_clk(R)	0.820    */-0.224        */-0.025        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.224        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.822    */-0.224        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[6]    1
in_clk(R)->in_clk(R)	0.806    */-0.223        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[0]    1
in_clk(R)->in_clk(R)	0.816    -0.223/*        -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.223        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.793    */-0.223        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.808    */-0.223        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.807    */-0.222        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[4]    1
in_clk(R)->in_clk(R)	0.807    */-0.222        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.798    */-0.222        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.760    -0.222/*        0.035/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.222        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[2]    1
in_clk(R)->in_clk(R)	0.804    */-0.222        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[7]    1
in_clk(R)->in_clk(R)	0.806    */-0.222        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.808    */-0.222        */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.792    */-0.222        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.809    */-0.222        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.825    */-0.222        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.800    */-0.221        */-0.003        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.221        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.221        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.221        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.824    */-0.221        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/TE    1
in_clk(R)->in_clk(R)	0.757    */-0.221        */0.033         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.221        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/TI    1
in_clk(R)->in_clk(R)	0.770    */-0.221        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.221        */0.028         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.221        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.823    */-0.220        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.759    */-0.220        */0.038         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.220        */-0.009        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.808    */-0.220        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.220        */-0.011        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.220        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/TE    1
in_clk(R)->in_clk(R)	0.795    */-0.219        */0.000         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.219        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.752    */-0.219        */0.046         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.219        */0.045         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.219        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/D[0]    1
in_clk(R)->in_clk(R)	0.821    */-0.219        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.817    */-0.219        */-0.019        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.219        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.812    */-0.219        */-0.025        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.797    */-0.219        */-0.002        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.218        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.218        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/D    1
in_clk(R)->in_clk(R)	0.780    -0.218/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.218/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.780    -0.218/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.218        */-0.027        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.794    */-0.218        */0.001         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.218        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.807    -0.218/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.797    */-0.217        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.217        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.217        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.217        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.217        */0.045         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.217        */0.040         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.217        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.745    */-0.217        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/TI    1
in_clk(R)->in_clk(R)	0.795    */-0.217        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.808    */-0.216        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.820    */-0.216        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/TE    1
in_clk(R)->in_clk(R)	0.750    */-0.216        */0.041         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.216        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.216        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[2]    1
in_clk(R)->in_clk(R)	0.819    */-0.216        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.216        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/TE    1
in_clk(R)->in_clk(R)	0.748    */-0.216        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.216        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.216        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.753    */-0.216        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.216        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.216        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[4]    1
in_clk(R)->in_clk(R)	0.802    */-0.216        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.216        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.748    */-0.216        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.748    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.215        */-0.013        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/TE    1
in_clk(R)->in_clk(R)	0.797    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/TI    1
in_clk(R)->in_clk(R)	0.797    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/TI    1
in_clk(R)->in_clk(R)	0.779    -0.215/*        0.016/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.215        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.215/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.215        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.796    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.215        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.215        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.809    */-0.215        */-0.011        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst0/A[10]    1
in_clk(R)->in_clk(R)	0.796    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/TI    1
in_clk(R)->in_clk(R)	0.796    -0.215/*        0.008/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.215        */0.041         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/TI    1
in_clk(R)->in_clk(R)	0.786    -0.215/*        0.017/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.215        */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/A[10]    1
in_clk(R)->in_clk(R)	0.743    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/TI    1
in_clk(R)->in_clk(R)	0.743    */-0.215        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.808    */-0.214        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.755    */-0.214        */0.041         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.214        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.214        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.214        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.214        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.214        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.214        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.214        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.214        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.214        */-0.011        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/A[10]    1
in_clk(R)->in_clk(R)	0.802    */-0.214        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/TE    1
in_clk(R)->in_clk(R)	0.825    */-0.214        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[7]    1
in_clk(R)->in_clk(R)	0.745    */-0.214        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/TI    1
in_clk(R)->in_clk(R)	0.750    */-0.214        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.214        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.214        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.214        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[2]    1
in_clk(R)->in_clk(R)	0.823    */-0.214        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[7]    1
in_clk(R)->in_clk(R)	0.818    */-0.214        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.820    */-0.214        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.790    -0.214/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.214/*        0.029/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.214        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.214        */-0.006        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.214        */-0.012        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/A[10]    1
in_clk(R)->in_clk(R)	0.801    */-0.213        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.213        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[2]    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.213        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.048         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/TI    1
in_clk(R)->in_clk(R)	0.744    */-0.213        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.213        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.213/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.213/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.213        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.213        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper1/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.826    */-0.213        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[7]    1
in_clk(R)->in_clk(R)	0.794    -0.213/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.213        */-0.015        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.212        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.800    */-0.212        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.743    */-0.212        */0.050         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.824    */-0.212        */-0.026        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[7]    1
in_clk(R)->in_clk(R)	0.800    */-0.212        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.212        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.212        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.212        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.212        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.781    -0.212/*        0.018/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.212        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.212/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.212/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.212/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.212/*        0.017/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.212/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.212        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.809    */-0.212        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.788    -0.212/*        0.013/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/TE    1
in_clk(R)->in_clk(R)	0.781    -0.212/*        0.019/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.211/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/TI    1
in_clk(R)->in_clk(R)	0.794    -0.211/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.211        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.676    */-0.211        */-0.021        top_inst_peripherals_i/genblk1[1].core_clock_gate/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.807    */-0.211        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[1]    1
in_clk(R)->in_clk(R)	0.793    -0.211/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.211/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.211/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TI    1
in_clk(R)->in_clk(R)	0.787    -0.211/*        0.015/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.211        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.211        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.211        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.743    */-0.211        */0.052         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.211        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.807    */-0.210        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.798    */-0.210        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.210        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.824    */-0.210        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[5]    1
in_clk(R)->in_clk(R)	0.797    */-0.210        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.811    */-0.210        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.210        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_clk(R)->in_clk(R)	0.742    */-0.210        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/TI    1
in_clk(R)->in_clk(R)	0.742    */-0.210        */0.049         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/TI    1
in_clk(R)->in_clk(R)	0.738    */-0.210        */0.052         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.210        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.811    */-0.210        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.210        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.210        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.210        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.209        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/A[5]    1
in_clk(R)->in_clk(R)	0.811    */-0.209        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.209        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.811    */-0.209        */-0.006        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.796    */-0.209        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.821    */-0.209        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/A[5]    1
in_clk(R)->in_clk(R)	0.797    */-0.209        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.209        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.209        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_clk(R)->in_clk(R)	0.764    */-0.209        */0.030         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.796    */-0.209        */0.007         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.209        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.209        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/D    1
in_clk(R)->in_clk(R)	0.784    -0.209/*        0.024/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.209        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.208        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst1/A[1]    1
in_clk(R)->in_clk(R)	0.817    */-0.208        */-0.024        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/A[5]    1
in_clk(R)->in_clk(R)	0.798    */-0.208        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.208        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/D    1
in_clk(R)->in_clk(R)	0.812    -0.208/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.208/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.740    */-0.208        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.740    */-0.208        */0.050         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.208        */0.044         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.208/*        0.016/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.208        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.208        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.208        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/TI    1
in_clk(R)->in_clk(R)	0.753    */-0.208        */0.044         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.807    */-0.207        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TE    1
in_clk(R)->in_clk(R)	0.807    */-0.207        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/TE    1
in_clk(R)->in_clk(R)	0.804    */-0.207        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.797    */-0.207        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.207        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/TI    1
in_clk(R)->in_clk(R)	0.782    -0.207/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.207        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/TE    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.751    */-0.207        */0.043         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.207        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.207        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.207        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/D    1
in_clk(R)->in_clk(R)	0.792    */-0.207        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.819    */-0.207        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/D    1
in_clk(R)->in_clk(R)	0.782    -0.207/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/TE    1
in_clk(R)->in_clk(R)	0.737    */-0.207        */0.053         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.803    */-0.207        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst3/CSN    1
in_clk(R)->in_clk(R)	0.782    -0.207/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.207        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.207/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.207/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.797    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/TE    1
in_clk(R)->in_clk(R)	0.810    -0.206/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.810    -0.206/*        -0.007/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.798    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.206        */-0.016        top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.206        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.206        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst3/A[1]    1
in_clk(R)->in_clk(R)	0.749    */-0.206        */0.044         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.206        */-0.016        top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.206        */-0.010        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper2/sram_inst3/D[6]    1
in_clk(R)->in_clk(R)	0.782    -0.206/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.206        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst0/CSN    1
in_clk(R)->in_clk(R)	0.818    */-0.206        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.206/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/TE    1
in_clk(R)->in_clk(R)	0.782    -0.206/*        0.025/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.206        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.205        */-0.008        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper3/sram_inst2/A[1]    1
in_clk(R)->in_clk(R)	0.818    */-0.205        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.205        */-0.016        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/D    1
in_clk(R)->in_clk(R)	0.766    -0.205/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.205/*        -0.006/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.806    */-0.205        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst1/CSN    1
in_clk(R)->in_clk(R)	0.808    */-0.205        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.805    */-0.205        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.204        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.786    -0.204/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.204        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.204/*        0.033/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.204        */-0.013        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/WEN    1
in_clk(R)->in_clk(R)	0.805    */-0.204        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.204        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.203        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.203        */-0.009        top_inst_core_region_i/data_mem/sp_ram_i_four_sram_wrapper0/sram_inst2/CSN    1
in_clk(R)->in_clk(R)	0.780    -0.203/*        0.021/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TI    1
in_clk(R)->in_clk(R)	0.752    */-0.203        */0.042         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.203        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.203        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.203        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TE    1
in_clk(R)->in_clk(R)	0.764    -0.203/*        0.036/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.203        */-0.015        top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.203        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.203        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.804    */-0.202        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.202/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TI    1
in_tck_i(R)->in_clk(R)	0.786    -0.202/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TI    1
in_clk(R)->in_clk(R)	0.798    -0.202/*        0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.202        */0.043         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.202        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/TE    1
in_tck_i(R)->in_clk(R)	0.786    -0.202/*        0.015/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.201        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.201        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.201        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.201        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.778    */-0.200        */0.025         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.200        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.200        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/TI    1
in_clk(R)->in_clk(R)	0.746    */-0.200        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/TI    1
in_clk(R)->in_clk(R)	0.797    */-0.200        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.200        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.200        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.745    */-0.200        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.200        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.200        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.744    */-0.200        */0.046         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.745    */-0.200        */0.047         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/TI    1
in_clk(R)->in_clk(R)	0.821    */-0.200        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.200        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.200/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.200/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.200        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.200        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.200        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.200        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.199        */-0.014        top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.199/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.199/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.199        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.199        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.199/*        0.020/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.199/*        0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.199/*        0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.776    -0.199/*        0.022/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/TI    1
in_clk(R)->in_clk(R)	0.819    */-0.199        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.761    -0.199/*        0.029/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.198        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.197        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.197        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.197        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/TI    1
in_tck_i(R)->in_clk(R)	0.810    */-0.197        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_clk(R)	0.810    */-0.197        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.197        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.197        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.197        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/TE    1
in_tck_i(R)->in_clk(R)	0.810    */-0.197        */-0.005        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.197        */-0.013        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.196        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[3]    1
in_clk(R)->in_clk(R)	0.748    */-0.196        */0.045         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.196        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.196        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.195        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.774    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	0.758    -0.195/*        0.032/*         top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.195        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/TI    1
in_tck_i(R)->in_clk(R)	0.808    */-0.195        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_clk(R)->in_clk(R)	0.776    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/TI    1
in_clk(R)->in_clk(R)	0.776    */-0.195        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/TI    1
in_clk(R)->in_clk(R)	0.804    -0.195/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.769    -0.195/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.195/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TI    1
in_clk(R)->in_clk(R)	0.769    -0.195/*        0.031/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.194        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_clk(R)	0.808    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.770    -0.194/*        0.027/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/TE    1
in_clk(R)->in_clk(R)	0.775    */-0.194        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.194        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/TI    1
in_clk(R)->in_clk(R)	0.775    */-0.194        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/TE    1
in_clk(R)->in_clk(R)	0.759    */-0.194        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.194        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.758    */-0.194        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.194        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.193        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_clk(R)->in_clk(R)	0.765    */-0.193        */0.038         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TI    1
in_clk(R)->in_clk(R)	0.765    */-0.193        */0.038         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/TI    1
in_tck_i(R)->in_clk(R)	0.807    */-0.193        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_tck_i(R)->in_clk(R)	0.807    */-0.193        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_clk(R)->in_clk(R)	0.765    */-0.193        */0.038         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TI    1
in_clk(R)->in_clk(R)	0.772    */-0.193        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/TI    1
in_clk(R)->in_clk(R)	0.800    */-0.193        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.193        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.193        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.193        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.828    */-0.192        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.192        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.192/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.192/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.192        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.192/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/TE    1
in_clk(R)->in_clk(R)	0.787    -0.192/*        0.022/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.192        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.191        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.191        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/TE    1
in_clk(R)->in_clk(R)	0.756    */-0.190        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.756    */-0.190        */0.040         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.792    */-0.190        */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.190        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.189        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.188        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/TE    1
in_clk(R)->in_clk(R)	0.790    */-0.188        */0.005         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/D    1
in_clk(R)->in_clk(R)	0.784    -0.188/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.188/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.188        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.188        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.798    */-0.188        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.188/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.188/*        -0.009/*        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/WEN    1
in_clk(R)->in_clk(R)	0.783    -0.187/*        0.023/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.186        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/TE    1
in_clk(R)->in_clk(R)	0.796    -0.186/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.186        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.186        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.186        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.186        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/TE    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.185        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/D    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.185/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.185        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.185        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.185        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.185        */0.008         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.184        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/D    1
in_clk(R)->in_clk(R)	0.810    */-0.184        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.753    */-0.183        */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.804    */-0.183        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.798    */-0.183        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.795    -0.183/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.182        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.182        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.182        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.182        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[2]    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.181        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/D    1
in_clk(R)->in_tck_i(R)	0.234    */-0.181        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/D    1
in_clk(R)->in_clk(R)	0.781    -0.181/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TI    1
in_clk(R)->in_clk(R)	0.781    -0.181/*        0.021/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.180        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/D    1
in_clk(R)->in_clk(R)	0.793    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/TI    1
in_clk(R)->in_clk(R)	0.697    */-0.180        */-0.025        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.792    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.180        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TE    1
in_clk(R)->in_clk(R)	0.792    -0.180/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.180        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.806    */-0.180        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst1/D[2]    1
in_clk(R)->in_clk(R)	0.758    */-0.180        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.758    */-0.180        */0.039         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.179        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.179        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.179        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.791    -0.179/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.179        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.179        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/D    1
in_clk(R)->in_clk(R)	0.791    -0.179/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.179        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/D    1
in_clk(R)->in_clk(R)	0.788    -0.178/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/TI    1
in_clk(R)->in_clk(R)	0.801    */-0.178        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/D    1
in_clk(R)->in_clk(R)	0.788    -0.178/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.178        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.754    */-0.178        */0.042         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.178        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.810    */-0.178        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[2]    1
in_clk(R)->in_clk(R)	0.813    */-0.178        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/TE    1
in_clk(R)->in_clk(R)	0.778    -0.178/*        0.022/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.178        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.178        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.178        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.178        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.177        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.177        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.177        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.177        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.177        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.177        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.177        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.177        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.176/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.176        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.176        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.176        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/TE    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.176        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.176        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.176/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.176/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    -0.176/*        -0.014/*        top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/RN    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.176        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    -0.176/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    -0.176/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.814    -0.176/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    */-0.176        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.176        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.176/*        -0.014/*        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    -0.176/*        -0.014/*        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    -0.176/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.175        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.175        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.813    -0.175/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.813    */-0.175        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.175        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.813    -0.175/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.813    -0.175/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.175        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    -0.175/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.175        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.175        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.175        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.175        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.175        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.174        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.174        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.174        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.174        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.174        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.174        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.174        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.174        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.174        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.173        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.173        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.755    */-0.173        */0.036         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.173        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.173        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.173        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.173        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.173        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.173        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.810    */-0.173        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.173        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/D    1
in_clk(R)->in_clk(R)	0.811    -0.173/*        -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.173/*        -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.172        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.172        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.172        */-0.015        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.172        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.172        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.172        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/TE    1
in_clk(R)->in_clk(R)	0.811    -0.172/*        -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.811    -0.172/*        -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.172        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.172        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.172        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.172        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.172        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.171        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.171        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.171        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.171        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.171        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.171        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.171        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.171        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.171        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/TE    1
in_clk(R)->in_clk(R)	0.802    */-0.171        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst3/D[5]    1
in_clk(R)->in_clk(R)	0.819    */-0.171        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.171        */-0.017        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.170        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.809    -0.170/*        -0.013/*        top_inst_core_region_i/core2axi_i/core2axi_i_CS_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.170        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.170        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.822    */-0.170        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.170        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.170        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.170        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.170        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.769    -0.170/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.170        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.170/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.170/*        0.021/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.170        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.169        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.169        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.169        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.169        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.169        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.169        */-0.014        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.169        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.169        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.169        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/TE    1
in_clk(R)->in_clk(R)	0.794    -0.169/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/TI    1
in_clk(R)->in_clk(R)	0.812    */-0.169        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.169        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.169        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.822    */-0.169        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.168        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.168        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.168        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.168        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.168        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.168        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/TE    1
in_clk(R)->in_clk(R)	0.755    */-0.168        */0.038         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.168        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.167        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/D    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.167        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.167        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.167        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.167        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.167        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.167        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/TE    1
in_clk(R)->in_clk(R)	0.795    -0.167/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.167/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.167        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/D    1
in_clk(R)->in_clk(R)	0.795    -0.167/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.167        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.167        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.167        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.167        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.167        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.167        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.167        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.166/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.166        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.166        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.166        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/TE    1
in_clk(R)->in_clk(R)	0.792    -0.166/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.166        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.166        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.166        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/D    1
in_clk(R)->in_clk(R)	0.776    */-0.166        */0.026         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.166        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/D    1
in_clk(R)->in_clk(R)	0.776    */-0.166        */0.027         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/TI    1
in_clk(R)->in_clk(R)	0.774    */-0.166        */0.028         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.166        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/D    1
in_clk(R)->in_clk(R)	0.747    */-0.166        */0.043         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.165        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.165        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.165        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.165        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.165/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.165/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_clk(R)->in_clk(R)	0.769    -0.165/*        0.019/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.165        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.165        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.165        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.165        */-0.014        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.164        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.164        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/D    1
in_clk(R)->in_clk(R)	0.832    */-0.164        */-0.026        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.164        */-0.009        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.164        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.164        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/TE    1
in_clk(R)->in_clk(R)	0.777    */-0.164        */0.026         top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.164        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.164        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.164        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/D    1
in_clk(R)->in_clk(R)	0.791    -0.164/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.164        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.164        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.163        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.163        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/D    1
in_clk(R)->in_clk(R)	0.789    -0.163/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.163        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.163        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.162        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.162        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.162        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.162/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.162        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.162        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.789    -0.161/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.161/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/TI    1
in_clk(R)->in_clk(R)	0.789    -0.161/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.161        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.161        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/D    1
in_clk(R)->in_clk(R)	0.797    */-0.161        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.161        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/TE    1
in_clk(R)->in_clk(R)	0.797    */-0.161        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.161        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.161/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.161        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.161        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.161        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.161        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.161        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/D    1
in_clk(R)->in_clk(R)	0.773    */-0.161        */0.028         top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.160        */-0.006        top_inst_core_region_i/data_ram_mux_i/port1_rvalid_o_reg/D    1
in_tck_i(F)->in_tck_i(F)	50.243   */-0.160        */-0.023        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.160        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.160        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.160/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TI    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.160        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.160        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.160/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.160        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/TE    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.160        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.160/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.160        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.160        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.160        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.160/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.160        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.160        */-0.011        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.160/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.160        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.160        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.160        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/TE    1
in_clk(R)->in_clk(R)	0.788    -0.159/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.159        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.159/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.159        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.159        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.159        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.159        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.159        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.159        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.159        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/TE    1
in_clk(R)->in_clk(R)	0.808    */-0.159        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.159        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.159/*        0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.159        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.159/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TI    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.158        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.158        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.158/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.158/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.158/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TI    1
in_tck_i(F)->in_tck_i(F)	50.242   */-0.158        */-0.022        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.158/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TI    1
in_clk(R)->in_clk(R)	0.806    */-0.158        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.806    */-0.158        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.158        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.158/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.158        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.158/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.158/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.158/*        0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.158/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.158        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.158        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.158        */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/D    1
in_tck_i(F)->in_tck_i(F)	50.244   */-0.158        */-0.024        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.158/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.157        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.157/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TI    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.157        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.157        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.157        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.157        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.157/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.157        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.157        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.785    -0.157/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.157/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/TI    1
in_tck_i(F)->in_tck_i(F)	50.242   */-0.157        */-0.022        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.217    -0.157/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.157        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/D    1
in_clk(R)->in_clk(R)	0.784    -0.157/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.157/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TI    1
in_clk(R)->in_clk(R)	0.784    -0.157/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.157/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.216    -0.157/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.157        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.157        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.157/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.156        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.156        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.156/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.156        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/TE    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.156/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TI    1
in_clk(R)->in_clk(R)	0.798    */-0.156        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.156        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.156        */-0.002        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.156/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.156/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.156/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.156/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TI    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.156        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.156        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.156/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.155        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.155        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/TE    1
in_clk(R)->in_clk(R)	0.767    */-0.155        */0.029         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.155/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.155/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.155/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.155        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.155/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.155/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.155/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TI    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.155/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.155/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.155        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.155/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.154        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.154/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.154/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.154/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.154/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.154/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.154        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.154        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.154        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.154        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.154/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.154/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.816    */-0.154        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.153        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.153        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.153        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.153        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.153        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.153        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.815    */-0.153        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/TE    1
in_clk(R)->in_clk(R)	0.815    */-0.153        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.153        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.153        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.153        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.153        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.153        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.153        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.152        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.152/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.152        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.152        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.152/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.152        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.152        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.152        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.152        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.152        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.152        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.824    */-0.152        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.152        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.152/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.152        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.152/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.152        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.236    -0.152/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.152        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.152        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.151        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.151        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.151        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/TE    1
in_clk(R)->in_clk(R)	0.824    */-0.151        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.151        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/TE    1
in_clk(R)->in_clk(R)	0.823    */-0.151        */-0.019        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.151/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.151/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.151        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.151        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.236    -0.151/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.151        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.151        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.151        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.151        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/D    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.151/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.151/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.151/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.151        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/D    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.151        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/D    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.151/*        -0.015/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.151        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/D    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.151/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.150/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.150/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.150/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.150/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TI    1
in_clk(R)->in_clk(R)	0.816    -0.150/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.150/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.150        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.150/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TI    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.150/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    -0.150/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.150        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.150        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.150/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.150        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.150/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.150        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.150        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.150/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TI    1
in_clk(R)->in_clk(R)	0.811    */-0.150        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.208    */-0.150        */-0.026        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.209    */-0.150        */-0.026        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.150        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.150        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.150        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.149        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.149/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.149        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.149        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.149        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.149        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.149/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.149        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.149        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.149/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.149        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    -0.149/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.149        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.208    */-0.149        */-0.026        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.149/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.149/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.208    */-0.149        */-0.026        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.149        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.149/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.149        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.149/*        -0.015/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.149        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.148        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.148        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.148        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.148        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.148        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.148/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TI    1
in_clk(R)->in_clk(R)	0.813    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.148/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.148/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/D    1
in_clk(R)->in_clk(R)	0.815    -0.148/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_tck_i(R)->in_tck_i(R)	0.236    -0.148/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.148/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/D    1
in_clk(R)->in_clk(R)	0.812    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.148/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.148/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.148        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.148        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.148/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.148/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TI    1
in_clk(R)->in_clk(R)	0.815    */-0.148        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.148        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.148/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.148/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.814    -0.148/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	0.813    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.148/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.148        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.148/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.148/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.814    -0.148/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.813    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.148        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.148/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.147        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.147        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.147        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.147        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.147/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	0.814    -0.147/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.749    */-0.147        */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/TI    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.147/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    -0.147/*        -0.012/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.147/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/D    1
in_clk(R)->in_clk(R)	0.749    */-0.147        */0.047         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/TE    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/TE    1
in_clk(R)->in_clk(R)	0.812    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.147        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/D    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.147/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.147/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TI    1
in_clk(R)->in_clk(R)	0.814    */-0.147        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.147/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TI    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.147        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.147        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.147        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.147/*        0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TI    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.147        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.147        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.147/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.147        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.147/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.147        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/D    1
in_clk(R)->in_clk(R)	0.812    -0.147/*        -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.147        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.147/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TI    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.147        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.147/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.147        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.146        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.146        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.146/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TI    1
in_clk(R)->in_clk(R)	0.818    */-0.146        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.146        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.146        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/D    1
in_clk(R)->in_clk(R)	0.802    */-0.146        */0.003         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.146/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.146        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.146        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.146        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.146        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.146        */-0.009        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.146        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.146        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.146        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.146        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.146        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.146        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.145/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/D    1
in_clk(R)->in_clk(R)	0.813    */-0.145        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/TE    1
in_clk(R)->in_clk(R)	0.819    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.145        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.145        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.145        */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TE    1
in_clk(R)->in_clk(R)	0.813    */-0.145        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.236    -0.145/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.145/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/D    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/TE    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.145/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.145        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.145        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/D    1
in_clk(R)->in_clk(R)	0.811    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.818    */-0.145        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.145        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/D    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.743    -0.145/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_clk(R)	0.743    -0.145/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_clk(R)->in_clk(R)	0.743    -0.145/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.145        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.145/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/D    1
in_clk(R)->in_clk(R)	0.812    -0.145/*        -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.801    */-0.145        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.145        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.145        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.145        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/TE    1
in_clk(R)->in_clk(R)	0.801    */-0.145        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.144        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.144/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/D    1
in_clk(R)->in_clk(R)	0.801    */-0.144        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.144        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.144        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.144        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.144        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.144/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.144/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/D    1
in_tck_i(F)->in_tck_i(F)	50.239   */-0.144        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.144/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.144/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.144/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.144        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/D    1
in_clk(R)->in_clk(R)	0.808    */-0.144        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper3/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.143        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.143/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.143/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/D    1
in_clk(R)->in_clk(R)	0.811    */-0.143        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/TE    1
in_clk(R)->in_clk(R)	0.800    */-0.143        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper2/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	0.235    -0.143/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.143        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.143/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.143        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.143/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.143        */-0.009        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.142/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.142        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.142        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.142        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.142/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.142        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.142/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.142        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.142        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.142        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.142        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    -0.142/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.219    */-0.142        */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.142/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.142        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.214    -0.142/*        0.009/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.799    */-0.142        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.141        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.141        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.141/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    -0.141/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.141        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.141        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.141        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.141/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/D    1
in_clk(R)->in_clk(R)	0.799    */-0.141        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.799    */-0.141        */0.004         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.141/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.141        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.223    */-0.141        */-0.002        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.187   */-0.141        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.141/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.141        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.243    */-0.141        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.141/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.141        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.141        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.244    */-0.140        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.140        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.140        */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.140/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.140/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/D    1
in_clk(R)->in_clk(R)	0.800    */-0.140        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper1/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	0.235    -0.140/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.140/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.140        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.140        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.140        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/TE    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.140        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.140/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/D    1
in_clk(R)->in_clk(R)	0.796    */-0.140        */0.006         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.140        */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/D    1
in_clk(R)->in_clk(R)	0.798    */-0.140        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/TE    1
in_clk(R)->in_clk(R)	0.798    */-0.139        */0.005         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/TE    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.139        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.139        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.139        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */-0.139        */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/D    1
in_clk(R)->in_clk(R)	0.806    -0.139/*        -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.139/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.139/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.139/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.187   */-0.139        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.138        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.138        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.138        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.138/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.138/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.187   */-0.138        */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.138        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/D    1
in_clk(R)->in_clk(R)	0.774    -0.138/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.774    -0.138/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/TI    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.138        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.138        */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.138/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	0.197    */-0.138        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.138/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/D    1
in_clk(R)->in_clk(R)	0.774    -0.138/*        0.025/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.138        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.137        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    -0.137/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.137        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.137        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.137/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.137        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.136/*        0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.136/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.136/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.136/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/D    1
in_clk(R)->in_clk(R)	0.795    -0.136/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.136/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TI    1
in_clk(R)->in_clk(R)	0.802    */-0.135        */-0.010        top_inst_core_region_i/instr_mem/sp_ram_wrap_i_sp_ram_i_four_sram_wrapper0/sram_inst2/D[5]    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.135/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.135/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.135/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.135/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.135        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.135/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/D    1
in_clk(R)->in_clk(R)	0.795    -0.134/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/TI    1
in_clk(R)->in_clk(R)	0.795    -0.134/*        0.009/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.134        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.134/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TI    1
in_clk(R)->in_tck_i(R)	0.231    -0.134/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    -0.134/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.134/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.134        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.134        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */-0.134        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    -0.134/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.134        */-0.017        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.134/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.134        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.134/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.134        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.134        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */-0.134        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.133        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/D    1
in_tck_i(R)->in_tck_i(R)	0.221    */-0.133        */-0.000        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    -0.133/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/D    1
in_tck_i(R)->in_tck_i(R)	0.238    */-0.133        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.133        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/D    1
in_tck_i(R)->in_tck_i(R)	0.221    */-0.133        */0.001         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.133/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.133        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/D    1
in_tck_i(R)->in_tck_i(R)	0.221    */-0.133        */0.000         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.133        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.133        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	0.210    -0.133/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.133        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.133        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.207    */-0.132        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.132/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TI    1
in_clk(R)->in_clk(R)	0.792    -0.132/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.132        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/D    1
in_clk(R)->in_clk(R)	0.792    -0.132/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.132/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    -0.132/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.132/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.132        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.132        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	0.221    */-0.132        */0.001         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.132        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.132        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.132        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.132        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/D    1
in_clk(R)->in_clk(R)	0.793    -0.132/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.132        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.132        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.131/*        0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TI    1
in_clk(R)->in_clk(R)	0.793    -0.131/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.131/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */-0.131        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.131        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/D    1
in_tck_i(R)->in_tck_i(R)	0.220    */-0.131        */0.001         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.131/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.131        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/D    1
in_tck_i(R)->in_tck_i(R)	0.202    -0.131/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.131        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/D    1
in_clk(R)->in_clk(R)	0.790    -0.131/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.131/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/TI    1
in_clk(R)->in_clk(R)	0.790    -0.131/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/TI    1
in_clk(R)->in_clk(R)	0.791    -0.131/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.131/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.131        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.131        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.130        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.130        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.130        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/D    1
in_clk(R)->in_clk(R)	0.790    -0.130/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.130/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.130        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.130        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */-0.130        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.130        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.130        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.130        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.237    */-0.130        */-0.016        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */-0.130        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.130/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.220    */-0.130        */0.001         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.130/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.130/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.130/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TI    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.129/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/D    1
in_tck_i(R)->in_tck_i(R)	0.220    */-0.129        */0.001         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TI    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.129        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.129/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.129/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TI    1
in_tck_i(R)->in_tck_i(R)	0.230    -0.129/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/D    1
in_tck_i(R)->in_tck_i(R)	0.223    -0.129/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.204    */-0.129        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/D    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/TE    1
in_clk(R)->in_clk(R)	0.810    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.129/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.129/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/D    1
in_clk(R)->in_clk(R)	0.788    -0.129/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.129        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/D    1
in_clk(R)->in_clk(R)	0.809    */-0.129        */-0.004        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.129/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.129/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/TE    1
in_clk(R)->in_clk(R)	0.784    -0.129/*        0.008/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.128/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.128        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.128/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.128/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.128        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.128        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.128/*        -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.128/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/D    1
in_clk(R)->in_clk(R)	0.742    -0.128/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.742    -0.128/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.742    -0.128/*        0.039/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.128        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.128        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.128        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.128        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.128        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.128/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TI    1
in_tck_i(R)->in_tck_i(R)	0.223    -0.128/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    -0.128/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/D    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.128/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.127/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.202    -0.127/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.127/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/D    1
in_clk(R)->in_clk(R)	0.788    -0.127/*        0.011/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.127        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.127/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.127/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.127/*        0.017/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TI    1
in_clk(R)->in_clk(R)	0.788    -0.127/*        0.010/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.126        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.214    */-0.126        */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.126        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.126        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/D    1
in_clk(R)->in_clk(R)	0.707    -0.126/*        -0.019/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_clk(R)->in_clk(R)	0.806    */-0.126        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/TE    1
in_tck_i(R)->in_tck_i(R)	0.230    -0.126/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.126/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.126        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.126        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/D    1
in_clk(R)->in_clk(R)	0.806    */-0.126        */-0.003        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.126        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.204    -0.126/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.126/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.126        */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.126/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/D    1
in_tck_i(R)->in_tck_i(R)	0.214    */-0.125        */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.125/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.125/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.125/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/D    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.213    */-0.125        */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/D    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */-0.125        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.125/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/D    1
in_clk(R)->in_clk(R)	0.816    -0.125/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */-0.125        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/D    1
in_clk(R)->in_tck_i(R)	0.228    -0.124/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.816    -0.124/*        -0.016/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_tck_i(R)->in_tck_i(R)	0.234    -0.124/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.124        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.204    */-0.124        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.124        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.815    -0.124/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.124/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.124/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/D    1
in_clk(R)->in_clk(R)	0.815    -0.124/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_tck_i(R)->in_tck_i(R)	0.213    */-0.124        */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.124        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.123/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.123        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.123        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.123        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.123        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.123/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.227    -0.123/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.213    */-0.123        */0.005         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/D    1
in_clk(R)->in_clk(R)	0.804    */-0.123        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.122        */-0.019        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/D    1
in_clk(R)->in_clk(R)	0.803    */-0.122        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/TE    1
in_clk(R)->in_clk(R)	0.803    */-0.122        */-0.002        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */-0.122        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    -0.122/*        -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.122/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.122        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.122        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.222    -0.121/*        -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/D    1
in_tck_i(R)->in_tck_i(R)	0.202    -0.121/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TI    1
in_clk(R)->in_tck_i(R)	0.229    -0.121/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.121/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.121/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/D    1
in_clk(R)->in_tck_i(R)	0.228    -0.121/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.201    -0.120/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.165   -0.120/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TI    1
in_clk(R)->in_tck_i(R)	0.218    */-0.120        */0.004         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.214    */-0.120        */0.003         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.120/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/D    1
in_tck_i(R)->in_tck_i(R)	0.241    */-0.119        */-0.018        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.119/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/D    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.119/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TI    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.119/*        0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/TI    1
in_tck_i(R)->in_tck_i(R)	0.198    -0.119/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TI    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.118/*        0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TI    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.118/*        -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.229    -0.117/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.807    -0.116/*        -0.013/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_b_buffer_i/buffer_i_CS_reg[1]/RN    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.116/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TI    1
in_tck_i(R)->in_tck_i(R)	0.227    */-0.116        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.212    -0.115/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TI    1
in_tck_i(R)->in_tck_i(R)	0.229    */-0.115        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/D    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.115        */-0.016        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.115/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.194   -0.114/*        -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/D    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.114/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.114        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.195   -0.114/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.215    -0.114/*        0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TI    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.114/*        0.021/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.199    -0.113/*        0.022/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    -0.113/*        -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.198    -0.113/*        0.023/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TI    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.113        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.113/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.112        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.194   -0.112/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.112        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.222    */-0.112        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.222    */-0.112        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.222    */-0.112        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.112/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.112/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.111        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.111/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TI    1
in_clk(R)->in_clk(R)	0.810    */-0.111        */-0.015        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.111/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.111        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.110        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.110/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.110        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.195   -0.110/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.110/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.110/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.110/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.109/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.196    -0.109/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.109/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.109/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.109/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.109/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.109        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.109/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.109/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.109/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.109        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/D    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.109        */-0.012        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.109/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.109/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.109/*        0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.109/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.108/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.192   */-0.108        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.108        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.108/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.108/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.108/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.108/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.108/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.108        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.192   */-0.108        */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.196    -0.108/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.108/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.107/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.107/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    -0.107/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.189   */-0.107        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.107        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/D    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.107        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.107/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.107        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.107/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.107        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.107/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.107/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.107        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.107/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    -0.107/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    -0.107/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   */-0.107        */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.170    -0.107/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TI    1
in_clk(R)->in_clk(R)	0.823    */-0.107        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.189   */-0.107        */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.107        */-0.020        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/D    1
in_clk(R)->in_clk(R)	0.823    */-0.107        */-0.018        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.184   -0.107/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    -0.106/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.207    */-0.106        */-0.025        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.106        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.106/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.106/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.106/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.187    */-0.106        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.106/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.106/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.106/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.106/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.223    */-0.106        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/D    1
in_clk(R)->in_clk(R)	0.805    */-0.106        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/TE    1
in_clk(R)->in_clk(R)	0.805    */-0.106        */-0.013        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.187    */-0.106        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.195   -0.106/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.204   */-0.105        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.105/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.192    -0.105/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.105/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.105/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.187    */-0.105        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.192    -0.105/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.105/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.186    */-0.105        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.104/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.104/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.187    */-0.104        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.181   -0.104/*        -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.104        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.104/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.104/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.104/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.104/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   -0.104/*        -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/D    1
in_clk(R)->in_clk(R)	0.821    */-0.104        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/TE    1
in_clk(R)->in_clk(R)	0.821    */-0.104        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.104/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.104/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.194   -0.104/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.104/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.103/*        0.026/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.103/*        -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.182   -0.103/*        -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.103/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.103/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.102/*        0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    -0.102/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.102/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.102/*        0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.181   -0.102/*        -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.102/*        0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.191    -0.102/*        0.027/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TI    1
in_tck_i(R)->in_tck_i(R)	0.233    -0.101/*        -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.101        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.101        */-0.023        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    -0.101/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TI    1
in_clk(R)->in_clk(R)	0.817    */-0.101        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.101        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.101        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.101        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/D    1
in_clk(R)->in_clk(R)	0.817    */-0.101        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.100        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.100        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.100        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    -0.100/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    -0.100/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.100/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.184    */-0.100        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   -0.099/*        -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.194   -0.099/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    -0.099/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.099        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.099/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TI    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.193   -0.099/*        -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.098/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    -0.098/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    -0.098/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.208    */-0.098        */-0.025        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	0.185    */-0.098        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.097        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.097        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    -0.097/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */-0.097        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.097        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.097        */-0.007        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.096/*        0.018/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.096        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.095/*        0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.095        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.095        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.094        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.094        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.094        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.094        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.094        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.093        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.093        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    -0.092/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/D    1
in_clk(R)->in_spi_clk_i(R)	0.182    -0.092/*        -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */-0.092        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/D    1
in_clk(R)->in_spi_clk_i(R)	0.186    -0.091/*        -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.157    -0.091/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/TI    1
in_clk(R)->in_clk(R)	0.822    */-0.090        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    -0.090/*        -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.207    */-0.090        */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/D    1
in_clk(R)->in_spi_clk_i(R)	0.186    -0.089/*        -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    -0.089/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.242    */-0.089        */-0.020        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.207    */-0.089        */-0.025        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/D    1
in_clk(R)->in_clk(R)	0.822    */-0.089        */-0.017        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/TE    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.161   -0.088/*        0.013/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.088/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.088        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.234    */-0.088        */-0.010        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/D    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    -0.087/*        0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/TE    1
in_clk(R)->in_clk(R)	0.820    */-0.087        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.086        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.086        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/D    1
in_clk(R)->in_clk(R)	0.819    */-0.086        */-0.016        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.085        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.085        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.085        */-0.008        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.085        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.085        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.084        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.084        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/TE    1
in_clk(R)->in_clk(R)	0.811    */-0.084        */-0.016        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.084        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.084        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.084        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.084        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.084        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.084        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.185    -0.083/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.083        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.083        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.083        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.083        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/TE    1
in_clk(R)->in_clk(R)	0.817    */-0.083        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.083        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.083        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/TE    1
in_clk(R)->in_clk(R)	0.816    */-0.083        */-0.015        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.082        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.204    */-0.081        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/D    1
in_clk(R)->in_spi_clk_i(R)	0.179    -0.080/*        -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/D    1
in_tck_i(R)->in_tck_i(R)	0.230    */-0.080        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.079/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.079        */-0.018        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.079/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TI    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.078        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.078/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.078/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    -0.077/*        0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.225    -0.076/*        -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    -0.075/*        0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    -0.074/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.199    -0.074/*        -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    -0.073/*        0.007/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.198    -0.071/*        -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    -0.070/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TI    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.069        */-0.006        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.069/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.069/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TI    1
in_clk(R)->in_clk(R)	0.809    -0.069/*        -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.068/*        -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.068/*        -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.068/*        -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    -0.068/*        -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    -0.068/*        0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    -0.068/*        0.017/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */-0.068        */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.207    */-0.068        */-0.025        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    -0.067/*        -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/D    1
in_clk(R)->in_spi_clk_i(R)	0.189    -0.067/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.067/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.067/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.067/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.067/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.189    -0.067/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/D    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.067/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */-0.067        */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.066/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.066        */-0.005        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    -0.066/*        0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.066/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    -0.066/*        0.018/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TI    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.066        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.066        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.066        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.065        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.226    */-0.065        */-0.004        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/TE    1
in_clk(R)->in_clk(R)	0.805    -0.064/*        -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.064        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.063/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/D    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.063        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.222    -0.063/*        -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/D    1
in_clk(R)->in_clk(R)	0.717    */-0.063        */-0.024        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_cg_cell/clk_en_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    -0.062/*        0.014/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TI    1
in_clk(R)->in_clk(R)	0.802    -0.062/*        -0.004/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.802    -0.062/*        -0.004/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_tck_i(R)->in_tck_i(R)	0.223    */-0.062        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.062/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/TI    1
in_clk(R)->in_clk(R)	0.802    -0.061/*        -0.004/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.802    -0.061/*        -0.004/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.061/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.188    -0.060/*        -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.060/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/TI    1
in_tck_i(R)->in_tck_i(R)	0.225    */-0.059        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */-0.059        */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/D    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.059        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.059        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.224    */-0.059        */-0.003        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/TE    1
in_clk(R)->in_clk(R)	0.800    -0.059/*        -0.004/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.240    */-0.058        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.058        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.058        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.213    -0.058/*        0.010/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.239    */-0.058        */-0.014        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.189    -0.058/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.057        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/D    1
in_clk(R)->in_spi_clk_i(R)	0.188    -0.056/*        -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/D    1
in_clk(R)->in_spi_clk_i(R)	0.189    -0.055/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.055        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.204    */-0.055        */-0.022        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/D    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.054        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.054        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.054        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.235    */-0.054        */-0.013        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.053/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.053        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.188    -0.052/*        -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/D    1
in_tck_i(R)->in_tck_i(R)	0.233    */-0.052        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.052        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */-0.052        */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.051        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.051        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.051        */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/TE    1
in_tck_i(R)->in_tck_i(R)	0.232    */-0.051        */-0.012        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.050        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/D    1
in_clk(R)->in_spi_clk_i(R)	0.186    -0.050/*        -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.231    */-0.050        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */-0.049        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/D    1
in_spi_clk_i(F)->in_spi_clk_i(F)	50.174   */-0.049        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.048        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/D    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/TE    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/TE    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/TE    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.048/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/D    1
in_tck_i(R)->in_tck_i(R)	0.200    -0.048/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.048        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.047        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.047        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.047        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.047        */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/D    1
in_tck_i(R)->in_tck_i(R)	0.228    */-0.047        */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.046        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.046        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/D    1
in_tck_i(R)->in_tck_i(R)	0.199    -0.046/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/TE    1
in_tck_i(R)->in_tck_i(R)	0.199    -0.046/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/TE    1
in_tck_i(R)->in_tck_i(R)	0.199    -0.046/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/TE    1
in_tck_i(R)->in_tck_i(R)	0.199    -0.046/*        0.024/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.045/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.045        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.045        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.045        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.045/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.045        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/D    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.045/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.044/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/D    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.044        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.044        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/D    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/TE    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/TE    1
in_tck_i(R)->in_tck_i(R)	0.197    -0.044/*        0.025/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.044        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.044        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.044        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.043        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.043        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.043        */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.043        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.043        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.043        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.043        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.043        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.042        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.042        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.042        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */-0.041        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.041        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.040        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.040        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.040        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.040        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.040        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/D    1
in_clk(R)->in_clk(R)	0.819    -0.040/*        -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.040        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.040        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/D    1
in_clk(R)->in_clk(R)	0.819    -0.040/*        -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.040        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.040        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/D    1
in_clk(R)->in_clk(R)	0.819    -0.040/*        -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.040        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.040        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.040        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.040        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.040        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.040        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.040        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.040        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.040        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.040        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.039        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.039        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.039        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/D    1
in_clk(R)->in_clk(R)	0.818    -0.039/*        -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.039        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/D    1
in_clk(R)->in_clk(R)	0.818    -0.039/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.039        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/D    1
in_clk(R)->in_clk(R)	0.818    -0.039/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.039        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.039        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.038        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.038        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.038        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.038        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.038        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.038        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.038        */-0.004        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.038        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.038        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.038        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.038        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.037        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.037        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.037        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.037        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.037        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.037        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.037        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.036        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.036        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.036        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/D    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.036/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.036        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.036        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.036        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.036        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.036        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.036        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/D    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.036/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.036        */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/D    1
in_clk(R)->in_clk(R)	0.815    -0.035/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.035/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.035/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/TE    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.035/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/TE    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.035/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/TE    1
in_clk(R)->in_clk(R)	0.814    -0.035/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.035        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.035        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/D    1
in_tck_i(R)->in_tck_i(R)	0.211    -0.035/*        0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.035        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.035        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.035        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */-0.035        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.034        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.034        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/D    1
in_clk(R)->in_spi_clk_i(R)	0.195    -0.034/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.034        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.034        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.034        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.034        */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.034/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.034        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/D    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.033        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/D    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.812    -0.033/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.033/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.033/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.033/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.033/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.033/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.032        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.032        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/D    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.032/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.032        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.032        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.032/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/TE    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.032/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */-0.032        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */-0.032        */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.032/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.032        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.032        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.032        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/D    1
in_tck_i(R)->in_tck_i(R)	0.207    -0.032/*        0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.032        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.032        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    */-0.032        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    */-0.032        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    */-0.031        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    */-0.031        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    */-0.031        */0.007         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/D    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */-0.031        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.031        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/D    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_reg/RN    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/err_reg_reg/RN    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    -0.031/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.031/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.031/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/D    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    */-0.030        */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/D    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.030/*        -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.163    -0.030/*        0.019/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TI    1
in_tck_i(R)->in_tck_i(R)	0.236    */-0.030        */-0.015        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */-0.030        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/D    1
in_clk(R)->in_spi_clk_i(R)	0.201    */-0.030        */-0.024        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.030        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/D    1
in_clk(R)->in_clk(R)	0.809    -0.029/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    -0.029/*        -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.029        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.179    */-0.029        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/D    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.029/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.181    */-0.028        */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.028        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/D    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.028/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */-0.028        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */-0.028        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */-0.028        */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */-0.028        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */-0.028        */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.027        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.027        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.027        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.027        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.026        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.026        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.026        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.026        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.026        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.026        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.025        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.025        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */-0.025        */0.001         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.025        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.025        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */-0.025        */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.025        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.025        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.025        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.024        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.024        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.024        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.024        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.024        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.024        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.024        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.024        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.024        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.023        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.023        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */-0.023        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.022        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */-0.022        */0.003         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.002         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.022        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.158    -0.022/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TI    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.021/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */-0.020        */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/D    1
in_clk(R)->in_spi_clk_i(R)	0.198    -0.020/*        -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.160    -0.020/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.161    -0.020/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.157    -0.019/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TI    1
in_tck_i(R)->in_tck_i(R)	0.190    -0.019/*        0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.190    -0.019/*        0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.190    -0.019/*        0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/TE    1
in_tck_i(R)->in_tck_i(R)	0.190    -0.019/*        0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.190    -0.019/*        0.031/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.019/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.019/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.161    -0.019/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.162    -0.019/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.019/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.161    -0.019/*        0.023/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.156    -0.018/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.017/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.017/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.017/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.157    -0.016/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */-0.016        */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.158    -0.016/*        0.024/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.016/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    -0.016/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.158    -0.016/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.016/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.015/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TI    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.015/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.015/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.015/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.014/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TI    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.014/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */-0.014        */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/D    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.014/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.014/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    -0.014/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/TE    1
in_tck_i(R)->in_tck_i(R)	0.208    -0.014/*        0.013/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/TE    1
in_clk(R)->in_spi_clk_i(R)	0.190    -0.014/*        -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.014/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.014/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.013/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.013/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    -0.013/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.013/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    -0.013/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.013/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    -0.013/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.013/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.013/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.013/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.159    -0.013/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.013/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.013/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.012/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.012/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.158    -0.012/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.012/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.156    -0.012/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    -0.012/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.012/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.012/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.012/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.011        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.174    */-0.011        */0.008         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.011/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.011/*        0.025/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.011/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.011/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.011/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.011/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    */-0.011        */0.009         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.011/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.011/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TI    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.010/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/TE    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.010/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.155    -0.010/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.010/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.010/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/TE    1
in_tck_i(R)->in_tck_i(R)	0.206    -0.010/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/TE    1
in_clk(R)->in_clk(R)	0.817    -0.010/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_tck_i(R)->in_tck_i(R)	0.205    -0.010/*        0.014/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.157    -0.010/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.010/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.157    -0.010/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TI    1
in_clk(R)->in_clk(R)	0.817    -0.010/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.817    -0.010/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.010/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.009/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.009/*        0.026/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.008/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.008/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TI    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.008/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/TE    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.008/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TI    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.008/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/TE    1
in_tck_i(R)->in_tck_i(R)	0.203    -0.008/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/TE    1
in_clk(R)->in_clk(R)	0.815    -0.008/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.008/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.008/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.815    -0.007/*        -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.007/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TI    1
in_tck_i(R)->in_tck_i(R)	0.202    -0.007/*        0.015/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.007/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.007/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    -0.006/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    -0.006/*        0.034/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.006/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.006/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    -0.006/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    -0.006/*        0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.006/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.006/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.006/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.006/*        0.027/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.006/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    -0.006/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.005/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.005/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TI    1
in_clk(R)->in_clk(R)	0.812    -0.005/*        -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */-0.005        */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    -0.005/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.153    -0.005/*        0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    -0.005/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    -0.005/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.156    -0.004/*        0.028/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.151    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.156    -0.004/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.147    -0.003/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    */-0.003        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    */-0.003        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    */-0.003        */0.011         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.003/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.003/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.144    -0.002/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.002/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.144    -0.002/*        0.035/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.164    */-0.002        */0.013         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/D    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.002/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.002/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.002/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.152    -0.002/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.001/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.001/*        0.029/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.143    -0.000/*        0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    -0.000/*        0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.143    0.000/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.154    0.000/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.001/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.147    0.001/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.001         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.001         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.002         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.002         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.002         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.002         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    0.002/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.147    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    0.002/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.003/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    0.003/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    0.003/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    0.003/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.150    0.003/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    0.003/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.149    0.003/*         0.031/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.145    0.003/*         0.033/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TI    1
in_clk(R)->in_clk(R)	0.814    0.003/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.814    0.003/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.814    0.003/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.814    0.003/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.814    0.004/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.004/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.004/*         0.030/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.004         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */0.004         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.005         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.005         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/TE    1
in_clk(R)->in_clk(R)	0.813    0.005/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.813    0.005/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.005         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.005         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.005/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.005         */-0.014        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.005/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.005/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.005/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TI    1
in_clk(R)->in_clk(R)	0.756    0.006/*         0.037/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.756    0.006/*         0.037/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.756    0.006/*         0.037/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.147    0.006/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.147    0.007/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.148    0.007/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    0.007/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    0.008/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.146    0.008/*         0.032/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TI    1
in_tck_i(R)->in_tck_i(R)	0.229    */0.008         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */0.008         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */0.008         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/TE    1
in_tck_i(R)->in_tck_i(R)	0.229    */0.009         */-0.011        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */0.010         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.188    */0.010         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.011         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.011         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.012         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.012         */-0.013        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/TE    1
in_clk(R)->in_clk(R)	0.820    0.013/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */0.013         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/D    1
in_clk(R)->in_clk(R)	0.819    0.014/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.819    0.014/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.818    0.014/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_tck_i(R)->in_tck_i(R)	0.211    0.016/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/TE    1
in_tck_i(R)->in_tck_i(R)	0.211    0.016/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/TE    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.816    0.017/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.017/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.017         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.017         */-0.012        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.018         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.018         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.018         */-0.011        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.018/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.019/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/TE    1
in_tck_i(R)->in_tck_i(R)	0.209    0.019/*         0.011/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.144    0.019/*         0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.019         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.019         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/TE    1
in_clk(R)->in_clk(R)	0.813    0.019/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.144    0.019/*         0.038/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.020         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.021         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.140    0.023/*         0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TI    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.140    0.023/*         0.039/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TI    1
in_clk(R)->in_clk(R)	0.819    0.032/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.818    0.033/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.818    0.033/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.818    0.033/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.818    0.033/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.033         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/TE    1
in_clk(R)->in_clk(R)	0.817    0.033/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.033         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    0.034/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.178    0.034/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.034         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.034         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/TE    1
in_clk(R)->in_clk(R)	0.817    0.034/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.813    0.038/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/TE    1
in_clk(R)->in_clk(R)	0.813    0.038/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.813    0.038/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.813    0.038/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.038         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.039         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/TE    1
in_clk(R)->in_clk(R)	0.811    0.039/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.039/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.039/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.811    0.040/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.809    0.042/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff1_reg/RN    1
in_clk(R)->in_clk(R)	0.808    0.043/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.043         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/TE    1
in_clk(R)->in_clk(R)	0.807    0.043/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.043/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.043/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.044/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.044/*         0.008/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.044/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.044/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.044/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.045/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.045/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    0.045/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    0.045/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */0.045         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    0.046/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    0.046/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    0.047/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.047         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.047         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.047         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.048         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */0.048         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */0.050         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.050         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.050         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.050         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.051         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.051         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.051         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.051         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.051         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.053         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */0.053         */-0.001        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.053         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */0.055         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.059         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.059         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.059         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.059         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/TE    1
in_clk(R)->in_clk(R)	0.819    0.060/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.060         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.060         */0.006         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.061         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.061         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.061         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.061         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/TE    1
in_clk(R)->in_clk(R)	0.817    0.061/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.817    0.062/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.817    0.063/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.817    0.063/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.817    0.063/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.064         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.064         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.064         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.064         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.064         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.173    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.065         */0.004         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.065         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/TE    1
in_clk(R)->in_clk(R)	0.814    0.065/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.815    0.066/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.815    0.066/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.814    0.066/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.813    0.066/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.066         */-0.010        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.070         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.070         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.187    */0.071         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.071         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.071         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.071         */-0.006        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/TE    1
in_clk(R)->in_clk(R)	0.809    0.071/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.071/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.072         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.072         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.072         */-0.008        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.072         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.072         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/TE    1
in_clk(R)->in_clk(R)	0.802    0.073/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.073         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/TE    1
in_clk(R)->in_clk(R)	0.802    0.073/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.073         */-0.007        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */0.073         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */0.073         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/TE    1
in_clk(R)->in_clk(R)	0.802    0.073/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.802    0.073/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.074/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.074         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */0.075         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */0.075         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */0.075         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.075         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.075         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.075         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/TE    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.075         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */0.075         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/TE    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.205    */0.075         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/TE    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.075         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.075         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.075         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/TE    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.800    0.075/*         0.004/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.076         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.184    */0.076         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */0.078         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/TE    1
in_clk(R)->in_clk(R)	0.797    0.078/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.190    */0.078         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/TE    1
in_clk(R)->in_clk(R)	0.797    0.079/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.797    0.079/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.796    0.079/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.189    */0.079         */-0.005        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */0.080         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */0.080         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.183    */0.080         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */0.080         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.182    */0.080         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/TE    1
in_clk(R)->in_clk(R)	0.796    0.080/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */0.081         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */0.081         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.081         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.081         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.180    */0.081         */-0.002        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */0.082         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.082         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.186    */0.082         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/TE    1
in_clk(R)->in_clk(R)	0.794    0.082/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.794    0.083/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.794    0.083/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.185    */0.083         */-0.003        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/TE    1
in_clk(R)->in_clk(R)	0.792    0.083/*         0.003/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.792    0.085/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.792    0.085/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.792    0.085/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.790    0.085/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */0.087         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.175    */0.087         */0.000         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/TE    1
in_clk(R)->in_clk(R)	0.819    0.087/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.819    0.087/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.819    0.087/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.819    0.087/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.818    0.087/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */0.088         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.193    */0.088         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.089         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.090         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.090         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.176    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.177    */0.091         */-0.000        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/TE    1
in_clk(R)->in_clk(R)	0.814    0.091/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.814    0.091/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.814    0.091/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.814    0.092/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.093/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.093/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.093/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.093/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.093/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.804    0.095/*         -0.002/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.199    */0.095         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.096         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.096         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/TE    1
in_clk(R)->in_clk(R)	0.809    0.096/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    0.097/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    0.097/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/TE    1
in_clk(R)->in_clk(R)	0.801    0.098/*         -0.004/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.099/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	0.799    0.099/*         -0.003/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.099/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.099         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.100         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.100         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.100         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    0.101/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.101         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.101         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.101         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.101         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.102         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.102         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.102         */-0.016        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.192    */0.102         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.166    0.103/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.103/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/TE    1
in_clk(R)->in_clk(R)	0.817    0.103/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.201    */0.105         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.105         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.105         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.105         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.106         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.106         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.106         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/TE    1
in_clk(R)->in_clk(R)	0.814    0.106/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    0.106/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    0.106/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    0.106/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/TE    1
in_clk(R)->in_clk(R)	0.814    0.106/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.165    0.106/*         0.011/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.107         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.107         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.107         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.107         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.206    */0.107         */-0.021        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.107         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.107         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.107         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.108         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.108         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.109         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/TE    1
in_clk(R)->in_clk(R)	0.813    0.109/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    0.109/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.109         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/TE    1
in_clk(R)->in_clk(R)	0.813    0.109/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.109         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.109         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/TE    1
in_clk(R)->in_clk(R)	0.811    0.109/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.109         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.109         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.109         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.110         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.110         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.197    */0.110         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.110         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.110         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/TE    1
in_clk(R)->in_clk(R)	0.811    0.110/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.110         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.110         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.110         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.172    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.171    */0.110         */0.005         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.202    */0.110         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/TE    1
in_clk(R)->in_clk(R)	0.811    0.111/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.111/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    0.111/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    0.111/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.112/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.112/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.114         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.114         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/TE    1
in_clk(R)->in_clk(R)	0.807    0.115/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.116/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    0.117/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    0.117/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.118         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/TE    1
in_clk(R)->in_clk(R)	0.804    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.805    0.118/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.118/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.122         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.122         */-0.019        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/TE    1
in_clk(R)->in_clk(R)	0.814    0.123/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.125/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.796    0.125/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.796    0.125/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.796    0.125/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.796    0.125/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.796    0.125/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.125         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/TE    1
in_clk(R)->in_clk(R)	0.811    0.126/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.126         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.126         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.126         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.126         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/TE    1
in_clk(R)->in_clk(R)	0.811    0.126/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.811    0.126/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.168    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.127/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/TE    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.128/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.128/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.128/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/TE    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.128/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.169    0.128/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/TE    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.808    0.128/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.167    0.129/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/TE    1
in_clk(R)->in_clk(R)	0.816    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    0.133/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    0.134/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    0.135/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    0.135/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.136/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.136/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.136/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.136/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.136/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.785    0.137/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.785    0.137/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.785    0.137/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.817    0.137/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.785    0.137/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.785    0.137/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.817    0.137/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.137/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.137/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.817    0.137/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.134    0.139/*         0.042/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.204    */0.141         */-0.020        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/TE    1
in_clk(R)->in_clk(R)	0.775    0.145/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.775    0.145/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.816    0.146/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.775    0.146/*         -0.005/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.800    0.146/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.146/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.146         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.200    */0.146         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/TE    1
in_clk(R)->in_clk(R)	0.800    0.146/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.800    0.147/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.807    0.147/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.807    0.147/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    0.147/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.807    0.147/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    0.147/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.806    0.148/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.148/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.149         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.149         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.149         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.149         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/TE    1
in_clk(R)->in_clk(R)	0.800    0.149/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.198    */0.149         */-0.018        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/TE    1
in_clk(R)->in_clk(R)	0.798    0.149/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.800    0.149/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.800    0.149/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.800    0.149/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.150         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/TE    1
in_clk(R)->in_clk(R)	0.812    0.150/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.150         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.150         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/TE    1
in_clk(R)->in_clk(R)	0.813    0.151/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    0.151/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.151         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.196    */0.151         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/TE    1
in_clk(R)->in_clk(R)	0.810    0.151/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.810    0.151/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.810    0.151/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.151         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/TE    1
in_clk(R)->in_clk(R)	0.810    0.151/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.151         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/TE    1
in_clk(R)->in_clk(R)	0.797    0.151/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.797    0.151/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.797    0.151/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.151         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/TE    1
in_clk(R)->in_clk(R)	0.797    0.152/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.797    0.152/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.194    */0.152         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/TE    1
in_clk(R)->in_clk(R)	0.797    0.152/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.152         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.195    */0.152         */-0.017        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/TE    1
in_spi_clk_i(R)->in_spi_clk_i(R)	0.191    */0.156         */-0.015        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/TE    1
in_clk(R)->in_clk(R)	0.787    0.166/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.787    0.167/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.815    0.173/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.816    0.175/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.814    0.177/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.814    0.178/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.809    0.178/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.817    0.180/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    0.180/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.817    0.181/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.181/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.817    0.181/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.818    0.181/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.181/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.782    0.181/*         -0.003/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.181/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.817    0.182/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.817    0.183/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.817    0.183/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.817    0.183/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.817    0.183/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.802    0.185/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.818    0.200/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.816    0.202/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.816    0.202/*         -0.012/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.816    0.205/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.815    0.206/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.810    0.208/*         -0.015/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.821    0.208/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    0.209/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.813    0.209/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.820    0.210/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.820    0.210/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.818    0.210/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.212/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.212/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.213/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.808    0.214/*         -0.013/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.805    0.217/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.799    0.219/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.798    0.220/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.797    0.220/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.797    0.220/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.797    0.220/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.797    0.221/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.797    0.221/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.797    0.221/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.796    0.221/*         0.005/*         top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.792    0.226/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.792    0.226/*         0.006/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.790    0.227/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.227/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.227/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.227/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.790    0.228/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.228/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.814    0.236/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.789    0.239/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.789    0.240/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.789    0.240/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.789    0.240/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.789    0.240/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.240/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.809    0.241/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.805    0.245/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.805    0.245/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.805    0.245/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.805    0.245/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.805    0.245/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.817    0.248/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.817    0.248/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.816    0.249/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.818    0.249/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff2_reg/RN    1
in_clk(R)->in_clk(R)	0.820    0.249/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/fetch_enable_ff1_reg/RN    1
in_clk(R)->in_clk(R)	0.814    0.251/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    0.251/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.255/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.256/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.257/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    0.257/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.806    0.258/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.258/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.806    0.258/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.807    0.258/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    0.258/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.258/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.259/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.805    0.260/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.260/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.798    0.265/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.798    0.266/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.798    0.268/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.821    0.273/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.821    0.273/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.786    0.276/*         -0.005/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.284/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.807    0.285/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.807    0.285/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.806    0.288/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.288/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.806    0.288/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.288/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.288/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.803    0.289/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.803    0.289/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.803    0.289/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.803    0.289/*         -0.003/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_ar_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.804    0.290/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.290/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.295/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.822    0.299/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.822    0.300/*         -0.016/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.827    0.300/*         -0.015/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.827    0.301/*         -0.014/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.827    0.307/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.827    0.307/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.825    0.308/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.824    0.308/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.824    0.308/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.824    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.823    0.309/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.811    0.311/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.311/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.311/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.311/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Push_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.813    0.315/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.317/*         -0.009/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.322/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.810    0.322/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.810    0.322/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.810    0.322/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.810    0.322/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.805    0.323/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.323/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.805    0.324/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.805    0.324/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.324/*         -0.007/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_aw_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.802    0.326/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.327/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.827    0.336/*         -0.015/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.827    0.336/*         -0.015/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.826    0.336/*         -0.015/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.826    0.337/*         -0.015/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.814    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.815    0.340/*         -0.016/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.810    0.345/*         -0.015/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.815    0.348/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.815    0.348/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.813    0.350/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.812    0.351/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.812    0.351/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.803    0.352/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    0.352/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.803    0.352/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.803    0.352/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.379/*         -0.028/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[25]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.379/*         -0.028/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.379/*         -0.028/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[30]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.379/*         -0.028/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.379/*         -0.028/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	0.247    0.384/*         -0.026/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	0.247    0.384/*         -0.026/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.384/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.384/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.385/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.385/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[5]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.385/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.385/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.385/*         -0.025/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	0.200    */0.394         */0.021         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/D    1
clk_jtag(R)->in_tck_i(R)	0.226    0.405/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff1_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.408/*         -0.002/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_statusreg_i/stall_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.412/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[3]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.412/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.412/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[21]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[15]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[4]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[13]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[14]/SN    1
clk_jtag(R)->in_tck_i(R)	0.253    0.413/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.414/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[12]/SN    1
in_clk(R)->in_clk(R)	0.811    0.416/*         0.000/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.180    0.426/*         0.043/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/TI    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.800    0.428/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.798    0.429/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.436/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.438/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[44]/RN    1
in_clk(R)->in_clk(R)	0.789    0.439/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[26]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[27]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[3]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[25]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[28]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.440/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[24]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.441/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[29]/SN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.441/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.441/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[31]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.441/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[30]/SN    1
in_clk(R)->in_clk(R)	0.787    0.442/*         0.005/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.779    0.449/*         0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.779    0.449/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.779    0.449/*         0.007/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.779    0.449/*         0.007/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.814    0.459/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.812    0.461/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.812    0.461/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.811    0.462/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.809    0.464/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.465/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[34]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.465/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[55]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.465/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.465/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.472/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.472/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.249    0.475/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.249    0.475/*         -0.030/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.815    0.487/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.815    0.487/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.815    0.487/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.812    0.490/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.494/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[56]/RN    1
in_clk(R)->in_clk(R)	0.808    0.495/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.807    0.495/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.805    0.498/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.501/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[60]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[62]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[58]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[61]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[59]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.502/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.503/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/operation_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/bit_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.503/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.797    0.505/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.796    0.506/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.796    0.506/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.246    0.511/*         -0.021/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_o_reg/SN    1
clk_jtag(R)->in_tck_i(R)	0.241    0.515/*         -0.019/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_crc_i/crc_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.812    0.518/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    0.519/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    0.520/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    0.520/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.521/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.807    0.523/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.807    0.523/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.807    0.523/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.807    0.523/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.807    0.523/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.806    0.524/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.806    0.524/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.524/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.806    0.525/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.806    0.525/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.806    0.525/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.525/*         0.000/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[33]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.525/*         0.000/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[54]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.525/*         0.000/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[53]/RN    1
in_clk(R)->in_clk(R)	0.805    0.525/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.805    0.525/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[48]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[38]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[36]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[35]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[51]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[52]/RN    1
clk_jtag(R)->in_tck_i(R)	0.220    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[49]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[50]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.527/*         0.002/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[37]/RN    1
clk_jtag(R)->in_tck_i(R)	0.255    0.531/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[4]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.531/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[22]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.531/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[21]/SN    1
clk_jtag(R)->in_tck_i(R)	0.254    0.531/*         -0.033/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[5]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.533/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[6]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.533/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.533/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[15]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[19]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[10]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[11]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[9]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[13]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.032/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[17]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.534/*         -0.031/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_crc_i/crc_reg[14]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.537/*         -0.022/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.538/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.538/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.538/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.538/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2q_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.538/*         0.006/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_tff2_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/cpu_select_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_module_id_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.539/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[63]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.542/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.257    0.543/*         -0.034/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.257    0.544/*         -0.034/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[1]/SN    1
clk_jtag(R)->in_tck_i(R)	0.252    0.549/*         -0.037/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.800    0.557/*         0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[41]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[42]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[43]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[40]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[45]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.558/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[46]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.559/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[47]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.559/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[39]/RN    1
in_clk(R)->in_clk(R)	0.797    0.559/*         0.001/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.797    0.559/*         0.001/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.797    0.559/*         0.001/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.560/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.163    0.560/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_trgt_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.794    0.562/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.794    0.562/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.794    0.562/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.794    0.562/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.794    0.562/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.160    0.563/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.793    0.563/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.793    0.563/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.793    0.563/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.793    0.563/*         0.002/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.563/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.219    0.565/*         -0.037/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.234    0.566/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.567/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.567/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.567/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.174    0.567/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.217    0.567/*         -0.040/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/running_reg/SN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.568/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/bypass_reg_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.173    0.568/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.173    0.569/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/jtag_ir_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.569/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.181    0.569/*         0.003/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_addr_valid_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.569/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.569/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.569/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.258    0.570/*         -0.035/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[18]/SN    1
clk_jtag(R)->in_tck_i(R)	0.258    0.570/*         -0.035/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[6]/SN    1
clk_jtag(R)->in_spi_clk_i(R)	0.171    0.570/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.258    0.570/*         -0.035/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[7]/SN    1
clk_jtag(R)->in_tck_i(R)	0.258    0.570/*         -0.035/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[8]/SN    1
clk_jtag(R)->in_tck_i(R)	0.256    0.573/*         -0.034/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[16]/SN    1
clk_jtag(R)->in_tck_i(R)	0.256    0.573/*         -0.034/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[29]/SN    1
in_clk(R)->in_clk(R)	0.802    0.573/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.802    0.573/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.256    0.573/*         -0.034/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[26]/SN    1
in_clk(R)->in_clk(R)	0.802    0.573/*         -0.003/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.574/*         -0.012/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/tdo_pad_o_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.574/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.574/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.575/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/latched_jtag_ir_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.798    0.577/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.798    0.577/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.577/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.798    0.577/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.798    0.577/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.577/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.578/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.174    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.175    0.578/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.815    0.579/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.812    0.581/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.812    0.581/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.812    0.581/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.812    0.581/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.812    0.582/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.810    0.584/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.810    0.584/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.810    0.584/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.810    0.584/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.585/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.810    0.586/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.173    0.588/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/running_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.173    0.588/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.588/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.807    0.588/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.588/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.172    0.588/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.807    0.589/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.807    0.589/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.807    0.589/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.589/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.589/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.589/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.589/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.590/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.804    0.590/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.590/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.590/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.590/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.194    0.590/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.194    0.590/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.194    0.590/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.170    0.592/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.804    0.593/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.804    0.593/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.804    0.593/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.804    0.593/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.804    0.593/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.593/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.596/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.596/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.596/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.596/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.596/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.596/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_trgt_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.596/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.596/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.597/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.598/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.598/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.600/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.600/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.600/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.811    0.601/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.601/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.601/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.187    0.601/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_rxreg/data_int_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.809    0.601/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.601/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.601/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.810    0.602/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.810    0.602/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.810    0.602/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.602/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.808    0.602/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.808    0.603/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.808    0.603/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.809    0.603/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.808    0.603/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.808    0.603/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.808    0.604/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.806    0.604/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.806    0.604/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.806    0.604/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.806    0.604/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.806    0.604/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.805    0.605/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    0.605/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    0.605/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_CS_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.184    0.606/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.608/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.804    0.608/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.804    0.608/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.804    0.608/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.610/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.191    0.611/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.612/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.190    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.189    0.613/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/addr_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.796    0.614/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_CS_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.169    0.621/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_txreg/data_int_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.812    0.628/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    0.628/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.628/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.628/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    0.628/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.810    0.629/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.810    0.629/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.810    0.629/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.810    0.630/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.630/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.630/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.630/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	0.810    0.630/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	0.808    0.632/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.807    0.632/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.808    0.632/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][29]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.634/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.186    0.635/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    0.636/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.803    0.641/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.803    0.641/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.803    0.641/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.179    0.642/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[5]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.179    0.642/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[6]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.178    0.643/*         -0.002/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/cmd_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.244    0.647/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[3]/SN    1
clk_jtag(R)->in_tck_i(R)	0.242    0.648/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[0]/SN    1
clk_jtag(R)->in_tck_i(R)	0.242    0.648/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[2]/SN    1
clk_jtag(R)->in_tck_i(R)	0.241    0.648/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[12]/SN    1
clk_jtag(R)->in_tck_i(R)	0.241    0.649/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[20]/SN    1
clk_jtag(R)->in_tck_i(R)	0.241    0.649/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[23]/SN    1
clk_jtag(R)->in_tck_i(R)	0.241    0.649/*         -0.020/*        top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/TAP_state_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.804    0.654/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.802    0.655/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.656/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	0.810    0.656/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	0.811    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	0.810    0.657/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	0.801    0.657/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.808    0.659/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.809    0.659/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.808    0.659/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.808    0.659/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.812    0.660/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.660/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.812    0.661/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    0.661/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.662/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    0.662/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.663/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.663/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.198    0.663/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[10]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.198    0.663/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[9]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.198    0.663/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.663/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.196    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.196    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.196    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[4]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.196    0.665/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/ctrl_data_tx_ready_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_done_reg_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[0]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_valid_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_counter_upd_reg/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/state_reg[1]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.195    0.666/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.799    0.669/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.799    0.669/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.799    0.669/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.799    0.669/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.799    0.669/*         0.006/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.804    0.669/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.803    0.670/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.795    0.672/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.795    0.672/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.219    0.672/*         0.004/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.794    0.673/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.794    0.673/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.794    0.673/*         0.004/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.674/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.217    0.674/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.792    0.675/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.792    0.675/*         0.007/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.216    0.675/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.216    0.675/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.215    0.675/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/bit_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.216    0.675/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.675/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.676/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.676/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.676/*         0.007/*         top_inst_core_region_i/adv_dbg_if_i/cluster_tap_i/idcode_reg_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.790    0.678/*         0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.790    0.678/*         0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.790    0.678/*         0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.790    0.678/*         0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.790    0.678/*         0.008/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.811    0.681/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.681/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.682/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	0.809    0.683/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    0.684/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	0.809    0.684/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.809    0.684/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	0.808    0.685/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.808    0.685/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.686/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.691/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.809    0.692/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.803    0.697/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    0.698/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.803    0.699/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.803    0.699/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.699/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    0.699/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.814    0.699/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.700/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.700/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.700/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.700/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.700/*         0.016/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    0.702/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.812    0.702/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.702/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.702/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.702/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.702/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[25]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[27]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[30]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[26]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[31]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[24]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[3]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[19]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[18]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[22]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[20]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[16]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[15]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.703/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.206    0.703/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[2]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[14]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[13]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[17]/RN    1
clk_jtag(R)->in_spi_clk_i(R)	0.188    0.703/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/tx_data_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.703/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.703/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.703/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.704/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.810    0.704/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.705/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.705/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.705/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.203    0.706/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.202    0.706/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.202    0.706/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.202    0.706/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.706/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.203    0.707/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.202    0.707/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.202    0.707/*         0.020/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.812    0.707/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.807    0.708/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.805    0.708/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.806    0.709/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.807    0.709/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.709/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.710/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.812    0.710/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.804    0.710/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.811    0.711/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.811    0.711/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.711/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.811    0.711/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.711/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.809    0.711/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.711/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.809    0.711/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.809    0.711/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	0.811    0.711/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.804    0.711/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.198    0.711/*         0.019/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.712/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.809    0.713/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	0.808    0.714/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.714/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	0.808    0.714/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.808    0.714/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	0.803    0.717/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.803    0.717/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.803    0.717/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.803    0.717/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    0.717/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.798    0.717/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    0.718/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	0.809    0.718/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	0.832    0.719/*         -0.030/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.809    0.719/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.807    0.720/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	0.807    0.720/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.806    0.721/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.806    0.721/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.808    0.721/*         -0.009/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.804    0.724/*         -0.013/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.726/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    0.726/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.803    0.726/*         -0.012/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    0.726/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.816    0.727/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.816    0.727/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.234    0.728/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.234    0.728/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.234    0.728/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.787    0.729/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.787    0.729/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.787    0.729/*         -0.006/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.729/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.729/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.729/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.813    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.813    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.813    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.812    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.812    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.812    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.812    0.730/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.731/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.731/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.731/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.731/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[17]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.732/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.733/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.796    0.733/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.796    0.733/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.734/*         -0.009/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.795    0.734/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.795    0.734/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.795    0.734/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.734/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.795    0.734/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.231    0.735/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.735/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.736/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.736/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.736/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.736/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.806    0.736/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_ar_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.737/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.738/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.738/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.738/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/word_count_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.739/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    0.741/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.741/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.741/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.741/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.742/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.742/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.742/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    0.743/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AR_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.744/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/module_state_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.221    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.221    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.221    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.221    0.744/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	0.810    0.748/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	0.810    0.749/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	0.809    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	0.808    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	0.809    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	0.808    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	0.808    0.750/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	0.807    0.752/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.806    0.753/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.796    0.753/*         0.006/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.788    0.754/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.793    0.755/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.792    0.756/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.792    0.756/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.792    0.756/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.792    0.756/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.792    0.757/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.792    0.757/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.792    0.757/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.792    0.757/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.792    0.757/*         0.010/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.791    0.757/*         0.009/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.804    0.761/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.761/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.804    0.761/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.804    0.761/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_CS_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.768/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.768/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.769/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.769/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/ARADDR_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.796    0.769/*         -0.005/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RID_REG_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.769/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.769/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.769/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.769/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.770/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.770/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.770/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.770/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.770/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.770/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.804    0.771/*         -0.002/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.809    0.771/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.771/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.808    0.771/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.771/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.809    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.808    0.772/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.772/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_in_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.772/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_input_shift_reg_reg[57]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.773/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[2]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.773/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[1]/RN    1
clk_jtag(R)->in_tck_i(R)	0.223    0.773/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/sel_reg_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.773/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.773/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.773/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.250    0.773/*         -0.029/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_o_reg/SN    1
in_clk(R)->in_clk(R)	0.812    0.775/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.775/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CountBurst_CS_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.812    0.775/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    0.775/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    0.775/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    0.777/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	0.811    0.777/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	0.811    0.777/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.809    0.778/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.809    0.778/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.797    0.778/*         0.001/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.778/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	0.811    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.811    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.811    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	0.811    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	0.811    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.808    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.808    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.779/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.808    0.780/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.807    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.810    0.780/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.807    0.781/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_tx_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.794    0.781/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.794    0.781/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.781/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.808    0.781/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.808    0.781/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.781/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.793    0.782/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.793    0.782/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.793    0.782/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.793    0.782/*         0.003/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.807    0.782/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.807    0.783/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.807    0.783/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.807    0.783/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.807    0.783/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.791    0.784/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.791    0.784/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.791    0.784/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.791    0.784/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.791    0.784/*         0.004/*         top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.808    0.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.808    0.785/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	0.807    0.785/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_clk(R)	0.815    0.785/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.812    0.788/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.230    0.793/*         -0.008/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.805    0.794/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.805    0.794/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.795/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/wr_reg_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2q_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff2_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/rdy_sync_tff1_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.796/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[32]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.797/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.803    0.797/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.802    0.797/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.797/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.798/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.809    0.798/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.802    0.798/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    0.798/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.798/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.809    0.798/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.802    0.798/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.222    0.800/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/address_counter_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.815    0.802/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.815    0.802/*         -0.013/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.811    0.806/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.810    0.807/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.807/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.807/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.802    0.809/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.808    0.809/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.809/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.802    0.810/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.802    0.810/*         0.000/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.807    0.810/*         -0.010/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.800    0.812/*         0.004/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.807    0.812/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.812/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    0.812/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_ar_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    0.812/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    0.812/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    0.812/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.815    0.812/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.807    0.812/*         -0.010/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/axi_fsm_state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    0.812/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.812/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.804    0.813/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.809    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.809    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.808    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.809    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.809    0.813/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.802    0.815/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.802    0.815/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.802    0.816/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.802    0.816/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.819/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.819/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.808    0.819/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.808    0.819/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.799    0.820/*         -0.008/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.799    0.820/*         -0.008/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.820/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.820/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_b_buffer/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[2].REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_aw_buffer/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/AR_ADDR_DEC/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.798    0.821/*         -0.007/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.806    0.821/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.806    0.822/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.805    0.822/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.805    0.822/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.802    0.827/*         0.001/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.802    0.827/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.827/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.827/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.801    0.827/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.820    0.828/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.828/*         0.002/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.820    0.828/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.820    0.828/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/AW_ADDR_DEC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.820    0.829/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.832/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.807    0.833/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.807    0.833/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.807    0.833/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.807    0.833/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.836/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.837/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.837/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    0.837/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    0.837/*         -0.014/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.838/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/AWID_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.838/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.810    0.839/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.839/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.839/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.839/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.839/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    0.839/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.839/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    0.839/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.808    0.839/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.839/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.808    0.839/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.839/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.840/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_data_rx_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.808    0.840/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_aw_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.807    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.807    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.809    0.840/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.809    0.841/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.806    0.841/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.841/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.808    0.842/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.808    0.842/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.808    0.842/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/curr_addr_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.807    0.843/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.807    0.843/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/AW_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.846/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.801    0.846/*         -0.006/*        top_inst_axi_interconnect_i/axi_node_i__REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.806    0.848/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.806    0.848/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.806    0.848/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.806    0.848/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.804    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.804    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.804    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.804    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.804    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.803    0.851/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.811    0.856/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	0.811    0.856/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	0.808    0.858/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.858/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.808    0.858/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.808    0.858/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	0.808    0.859/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	0.807    0.860/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	0.807    0.860/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	0.807    0.860/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	0.807    0.860/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	0.788    0.861/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.788    0.861/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.788    0.861/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.788    0.861/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_b_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.831    0.862/*         -0.028/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.808    0.863/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.816    0.863/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.834    0.864/*         -0.031/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/cs_reg_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.809    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.808    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.808    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.808    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.809    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.809    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.808    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.808    0.871/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.806    0.873/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.804    0.875/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.214    0.878/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/str_sync_reg/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[4]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[30]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[3]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[31]/RN    1
clk_jtag(R)->in_tck_i(R)	0.213    0.880/*         0.008/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.810    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.809    0.883/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.209    0.884/*         0.012/*         top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.809    0.884/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.888/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.888/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.888/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.831    0.888/*         -0.027/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/valid_reg_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_clk(R)	0.809    0.889/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_syncro/rdwr_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.909/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    0.909/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.909/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.909/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.909/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    0.910/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_full/full_synch_d_middle_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.229    0.911/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.912/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[29]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.912/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[28]/RN    1
clk_jtag(R)->in_tck_i(R)	0.228    0.912/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[27]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.913/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.913/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.913/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.227    0.913/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[22]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.914/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.915/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[18]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.915/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.915/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[25]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.915/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[26]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.915/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[24]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[23]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.916/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/addr_reg_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.916/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[0]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.916/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.809    0.917/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.809    0.918/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    0.918/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    0.918/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    0.918/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_axiplug/tx_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.802    0.918/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.802    0.918/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.802    0.918/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.802    0.918/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.802    0.918/*         -0.005/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.800    0.920/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.799    0.920/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.799    0.920/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.799    0.920/*         -0.004/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.938/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[16]/RN    1
clk_jtag(R)->in_tck_i(R)	0.233    0.938/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[15]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.938/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[19]/RN    1
clk_jtag(R)->in_tck_i(R)	0.232    0.939/*         -0.007/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.814    0.940/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.809    0.944/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.810    0.944/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.226    0.945/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.945/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.225    0.945/*         -0.006/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/internal_reg_error_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[11]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[9]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[7]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[21]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[13]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[12]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[14]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[6]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.946/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[20]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.947/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[10]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.947/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[8]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.947/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[5]/RN    1
clk_jtag(R)->in_tck_i(R)	0.224    0.947/*         -0.005/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/data_out_shift_reg_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.805    0.948/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.805    0.949/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.803    0.951/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_r_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.816    0.961/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.816    0.961/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.816    0.962/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.813    0.964/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.811    0.966/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.811    0.966/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.811    0.966/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.811    0.966/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.811    0.966/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.967/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    0.967/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.810    0.967/*         -0.011/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    0.967/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.833    0.974/*         -0.029/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.833    0.974/*         -0.029/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.821    0.986/*         -0.015/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.815    0.989/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.811    0.991/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.811    0.991/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.991/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.811    0.992/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.809    0.993/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.811    0.996/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    0.996/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.811    0.996/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    0.996/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[2].RESP_BLOCK/BW_ALLOC/outstanding_counter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.811    0.996/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.837    0.997/*         -0.033/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.837    0.997/*         -0.033/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.837    0.997/*         -0.033/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.810    0.997/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    0.999/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    0.999/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.834    0.999/*         -0.032/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.808    0.999/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.015/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.812    1.015/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.812    1.015/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.810    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.017/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.812    1.022/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.024/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.024/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.024/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.024/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.811    1.052/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.054/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.804    1.059/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.804    1.059/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.060/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.817    1.075/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.817    1.075/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.817    1.076/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.817    1.076/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.817    1.076/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.817    1.076/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.079/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.809    1.083/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.083/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.084/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.084/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.084/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.084/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.084/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.804    1.088/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.804    1.088/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.108/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.108/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.813    1.108/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.108/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.109/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.109/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.110/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.110/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.111/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.111/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.111/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.811    1.111/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.112/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.112/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.113/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.113/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.113/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.113/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.114/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.796    1.126/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.796    1.126/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.792    1.129/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.792    1.130/*         0.003/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.805    1.145/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.805    1.146/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.146/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.146/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.801    1.150/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.801    1.150/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.801    1.150/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.801    1.150/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.151/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.810    1.152/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.810    1.152/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.153/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.153/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.809    1.153/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.809    1.153/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.153/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.153/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.153/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.808    1.153/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.808    1.153/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.154/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.808    1.154/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.808    1.154/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.808    1.154/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.793    1.157/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.157/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.804    1.158/*         -0.010/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.803    1.159/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.160/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.815    1.172/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[30]/SN    1
in_clk(R)->in_clk(R)	0.815    1.172/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[24]/SN    1
in_clk(R)->in_clk(R)	0.815    1.172/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[23]/SN    1
in_clk(R)->in_clk(R)	0.814    1.172/*         -0.022/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[22]/SN    1
in_clk(R)->in_clk(R)	0.814    1.180/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.810    1.180/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.181/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.182/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.182/*         -0.015/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    1.182/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.811    1.182/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.808    1.182/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.808    1.182/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.182/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.182/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.809    1.184/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.810    1.184/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.185/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.185/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.806    1.185/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.185/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.186/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.800    1.186/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.800    1.186/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.800    1.186/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.800    1.186/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.804    1.188/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.189/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.797    1.189/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.797    1.189/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.797    1.189/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.797    1.190/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.803    1.190/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.796    1.190/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.796    1.190/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.803    1.191/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.791    1.195/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.789    1.197/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.789    1.197/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.789    1.198/*         0.003/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.834    1.198/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[14]/SN    1
in_clk(R)->in_clk(R)	0.834    1.199/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	0.827    1.206/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[17]/SN    1
in_clk(R)->in_clk(R)	0.827    1.206/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[15]/SN    1
in_clk(R)->in_clk(R)	0.826    1.206/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[31]/SN    1
in_clk(R)->in_clk(R)	0.811    1.211/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.812    1.211/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.212/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.811    1.212/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.811    1.212/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.811    1.212/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.213/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.213/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.213/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.213/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.213/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.806    1.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.218/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.805    1.218/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.805    1.218/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.805    1.218/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.805    1.218/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.801    1.219/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.798    1.221/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.798    1.221/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.798    1.222/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.810    1.222/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.222/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.811    1.222/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.797    1.222/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.810    1.222/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.797    1.222/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.798    1.222/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.798    1.223/*         0.002/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.810    1.223/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.223/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.223/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.805    1.227/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.798    1.228/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.798    1.228/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.798    1.228/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.795    1.231/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.828    1.231/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[28]/SN    1
in_clk(R)->in_clk(R)	0.794    1.232/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.816    1.233/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.816    1.233/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.233/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.233/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.791    1.235/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.235/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.235/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.790    1.236/*         0.004/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.789    1.236/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.789    1.236/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.789    1.237/*         0.005/*         top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.811    1.238/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.810    1.239/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.240/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.240/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.240/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.240/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.240/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.241/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.242/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.242/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    1.242/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/RN    1
in_clk(R)->in_clk(R)	0.810    1.242/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.244/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.244/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.244/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.805    1.248/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.836    1.249/*         -0.039/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[25]/SN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.812    1.250/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.252/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.253/*         -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.253/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.800    1.253/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.253/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.800    1.253/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.800    1.253/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.253/*         -0.014/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    1.254/*         -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.254/*         -0.014/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.809    1.254/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.254/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.809    1.255/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.808    1.255/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.255/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.809    1.255/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.255/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.255/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    1.255/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.256/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.256/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.256/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.257/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.257/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.807    1.257/*         -0.008/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.811    1.259/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.259/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.259/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_sign_ext_q_reg/RN    1
in_clk(R)->in_clk(R)	0.811    1.259/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.259/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.811    1.259/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.812    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.812    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.811    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    1.260/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.811    1.260/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.811    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.811    1.260/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.810    1.261/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    1.261/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.810    1.261/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.801    1.261/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.261/*         -0.011/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_axi/axi_biu_i/data_out_reg_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.261/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.261/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.809    1.262/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.815    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.815    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.815    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.808    1.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.808    1.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.808    1.262/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.816    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.816    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.816    1.262/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.808    1.263/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.808    1.263/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.808    1.263/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.263/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.815    1.263/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.815    1.263/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.815    1.263/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.804    1.266/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.803    1.267/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.803    1.267/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.267/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.268/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.268/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.268/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.805    1.272/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.272/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.272/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.273/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.273/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.279/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.279/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.279/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.279/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.279/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.279/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.280/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.280/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.280/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.280/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.811    1.281/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.283/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.808    1.284/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.284/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.284/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.284/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.287/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.814    1.287/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.814    1.287/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.814    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.288/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.288/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.289/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.289/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.292/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.292/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.292/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.292/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.293/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.293/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.293/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.294/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.294/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.811    1.294/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.294/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.806    1.299/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.299/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.299/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.805    1.299/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.805    1.299/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.805    1.299/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.795    1.305/*         0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.795    1.305/*         0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.795    1.305/*         0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.792    1.308/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.792    1.308/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.792    1.308/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.809    1.308/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.792    1.308/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.791    1.309/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.791    1.309/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.791    1.309/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.791    1.309/*         0.001/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.790    1.310/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.790    1.310/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.788    1.312/*         0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.788    1.312/*         0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.789    1.312/*         0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.788    1.312/*         0.005/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.802    1.316/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.802    1.316/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.802    1.316/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.801    1.316/*         -0.010/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.807    1.320/*         -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.805    1.323/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.323/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.323/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.824    1.324/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[20]/SN    1
in_clk(R)->in_clk(R)	0.800    1.328/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.800    1.328/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.800    1.328/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.328/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.800    1.328/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.332/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.333/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.333/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.333/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.333/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.795    1.333/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.795    1.333/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.337/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.337/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.337/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.809    1.337/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.337/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.808    1.337/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.811    1.337/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.337/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.802    1.338/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.802    1.338/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.802    1.339/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.802    1.339/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.836    1.339/*         -0.043/*        top_inst_core_region_i/lsu_resp_CS_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.805    1.340/*         -0.013/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.800    1.340/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.341/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.804    1.341/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.341/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.804    1.341/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.799    1.341/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.804    1.341/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.342/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.342/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.804    1.343/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.344/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.344/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.344/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.344/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.347/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.351/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.351/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.353/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.353/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.358/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.810    1.358/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.810    1.358/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.358/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.823    1.359/*         -0.032/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[19]/SN    1
in_clk(R)->in_clk(R)	0.815    1.360/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    1.360/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_offset_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.360/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_we_q_reg/RN    1
in_clk(R)->in_clk(R)	0.815    1.360/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.360/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/data_type_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    1.361/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.361/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.361/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.815    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.815    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.814    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.362/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.812    1.362/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/load_store_unit_i/rdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.804    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.804    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.804    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.364/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.803    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.803    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.803    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.803    1.364/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.364/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.811    1.364/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.365/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.365/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.813    1.365/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.365/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.365/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.365/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.803    1.365/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.803    1.365/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.803    1.365/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.365/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.365/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.809    1.366/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.366/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.366/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.809    1.366/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.809    1.366/*         -0.011/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.807    1.367/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.807    1.368/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.807    1.368/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.807    1.368/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.807    1.368/*         -0.014/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.809    1.368/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.809    1.368/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.809    1.368/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.809    1.368/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.809    1.368/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.808    1.369/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.808    1.370/*         -0.009/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.370/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.805    1.370/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.804    1.370/*         -0.010/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.804    1.371/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.804    1.371/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.804    1.371/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.804    1.371/*         -0.009/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_Slave_w_buffer/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.803    1.372/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         -0.009/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         -0.009/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.799    1.382/*         -0.009/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.798    1.382/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.815    1.383/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.796    1.383/*         -0.001/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.795    1.385/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.795    1.385/*         0.001/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    1.386/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.386/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.811    1.386/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.793    1.387/*         0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.793    1.387/*         0.000/*         top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.814    1.388/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.815    1.388/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.810    1.388/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.388/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.815    1.388/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.388/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.815    1.388/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.389/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.389/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.390/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.390/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.390/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.790    1.390/*         0.004/*         top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_r_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.811    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.812    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.811    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.811    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.811    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.391/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.392/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.392/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.811    1.392/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.811    1.392/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.392/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.392/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.392/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.392/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.393/*         -0.011/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.804    1.393/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.810    1.393/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.810    1.393/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.393/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.394/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.394/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.394/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.809    1.394/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.803    1.394/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.395/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][39]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][39]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][38]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][38]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][38]/RN    1
in_clk(R)->in_clk(R)	0.809    1.395/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][38]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][39]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][39]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.809    1.396/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.809    1.397/*         -0.010/*        top_inst_core_region_i/data_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.398/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.401/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.401/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.401/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.401/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.401/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.401/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.803    1.402/*         -0.012/*        top_inst_axi_interconnect_i/axi_node_i__RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE_RR_REQ_RR_FLAG_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.826    1.402/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[21]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.403/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.403/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.403/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.403/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.403/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	0.832    1.406/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[16]/SN    1
in_clk(R)->in_clk(R)	0.805    1.407/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.804    1.407/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.804    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.408/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.803    1.409/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.410/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.411/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.412/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.814    1.413/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.413/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.825    1.415/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[26]/SN    1
in_clk(R)->in_clk(R)	0.813    1.415/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.813    1.415/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.415/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.415/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.415/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.417/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.417/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.808    1.420/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.423/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.803    1.425/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.803    1.425/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.803    1.425/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.803    1.425/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.427/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.427/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.427/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.427/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.427/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.428/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.429/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.808    1.431/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.808    1.431/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.432/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.432/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.432/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	0.822    1.432/*         -0.030/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[27]/SN    1
in_clk(R)->in_clk(R)	0.832    1.433/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[12]/SN    1
in_clk(R)->in_clk(R)	0.832    1.433/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[13]/SN    1
in_clk(R)->in_clk(R)	0.804    1.433/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.804    1.434/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.435/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.803    1.436/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.803    1.436/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.803    1.436/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/imm_vec_ext_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_vec_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.801    1.437/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.801    1.438/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.801    1.438/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.815    1.439/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.440/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.813    1.440/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.798    1.440/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.441/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.813    1.441/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.798    1.441/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.797    1.441/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.441/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.797    1.441/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.441/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.441/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.793    1.444/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.793    1.445/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.793    1.445/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.449/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.449/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.799    1.456/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[7][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.456/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.456/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.456/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.798    1.457/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.798    1.457/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.808    1.457/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.808    1.457/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.798    1.457/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.808    1.457/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.457/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.457/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.457/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.797    1.458/*         -0.005/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.796    1.458/*         -0.005/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.796    1.458/*         -0.005/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.796    1.458/*         -0.005/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.459/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.459/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.459/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.459/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.829    1.461/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[8]/SN    1
in_clk(R)->in_clk(R)	0.803    1.462/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.803    1.462/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.803    1.462/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.462/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.462/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.463/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.463/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.463/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.464/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.464/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.466/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.816    1.466/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.816    1.466/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.816    1.466/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.816    1.466/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.816    1.466/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.814    1.467/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.814    1.467/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.816    1.467/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.468/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.812    1.468/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.468/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.468/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.812    1.469/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.470/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.470/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.470/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.470/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.470/*         -0.009/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.472/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.472/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.472/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.008/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.473/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.811    1.473/*         -0.009/*        top_inst_core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i_w_buffer_i/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.803    1.477/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.477/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.478/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.478/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    1.478/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.803    1.478/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.478/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.478/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.804    1.479/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.479/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.801    1.479/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.801    1.479/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.479/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.801    1.480/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.801    1.480/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.801    1.480/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.480/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.480/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.480/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.480/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.481/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.826    1.483/*         -0.031/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[18]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.483/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.483/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.483/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.483/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.484/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.213    1.485/*         -0.036/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[5]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.485/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.486/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.486/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.486/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.486/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.486/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.486/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[31][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.486/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.487/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.487/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.487/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.487/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.487/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.488/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.801    1.488/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.820    1.489/*         -0.029/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[29]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.223    1.496/*         -0.041/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.815    1.496/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.497/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.497/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.497/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.497/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg0_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.815    1.497/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.497/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.498/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.498/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.499/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.499/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.500/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.500/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.810    1.502/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.505/*         -0.015/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.213    1.506/*         -0.038/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.779    1.506/*         -0.004/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/rdy_sync_reg/RN    1
in_clk(R)->in_clk(R)	0.803    1.506/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.803    1.506/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.506/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	0.803    1.507/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.803    1.507/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.803    1.507/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	0.803    1.507/*         -0.011/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	0.777    1.507/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff1_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.777    1.507/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2_reg/RN    1
in_clk(R)->in_clk(R)	0.777    1.507/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/str_sync_wbff2q_reg/RN    1
in_clk(R)->in_clk(R)	0.777    1.507/*         -0.003/*        top_inst_core_region_i/adv_dbg_if_i/dbg_module_i_i_dbg_cpu_or1k/or1k_biu_i/cpu_fsm_state_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	0.805    1.507/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.806    1.507/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.805    1.507/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.507/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.810    1.508/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/debug_rvalid_o_reg/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.006/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.508/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.831    1.508/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[7]/SN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.804    1.508/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.804    1.508/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.801    1.508/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.803    1.508/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.803    1.508/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.803    1.508/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.508/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.810    1.509/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.810    1.509/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.810    1.509/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.509/*         -0.012/*        top_inst_peripherals_i/axi2apb_i/genblk1.axi2apb_i_RDATA_Q_reg[12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.509/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg1_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.509/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.809    1.510/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.511/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.511/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.828    1.512/*         -0.036/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[9]/SN    1
in_clk(R)->in_clk(R)	0.805    1.513/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.513/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.796    1.513/*         -0.005/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.513/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.804    1.513/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         -0.011/*        top_inst_peripherals_i/apb2per_debug_i/CS_reg/RN    1
in_clk(R)->in_clk(R)	0.804    1.514/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.824    1.514/*         -0.034/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[11]/SN    1
in_clk(R)->in_clk(R)	0.801    1.518/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.800    1.518/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.197    1.522/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.197    1.522/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.524/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.527/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.815    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.814    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.814    1.528/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.529/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.214    1.529/*         -0.039/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.214    1.529/*         -0.039/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.529/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.530/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.530/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.212    1.531/*         -0.037/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[1]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.212    1.531/*         -0.037/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[0]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.531/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.807    1.532/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    1.532/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.809    1.533/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.809    1.533/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.809    1.533/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.809    1.533/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.534/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.808    1.534/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.534/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.534/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.807    1.535/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.807    1.535/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.807    1.535/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.807    1.535/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.535/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.807    1.535/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.804    1.535/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.804    1.535/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.804    1.535/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.535/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.535/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][31]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.536/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.536/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.536/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.536/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg3_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.537/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.537/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.537/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.538/*         -0.013/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.538/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.538/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_slave_sm/u_spiregs/reg2_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.539/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.539/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.801    1.539/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.801    1.541/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.801    1.541/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.801    1.541/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.800    1.542/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.545/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.816    1.546/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.816    1.546/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.548/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.548/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.548/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.548/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.548/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.548/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.548/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.812    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.812    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.549/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][18]/RN    1
in_clk(R)->in_clk(R)	0.812    1.550/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.550/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.552/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.552/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.552/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.553/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.553/*         -0.015/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/read_tr_state_reg[2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_middle_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.554/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_dout/empty_synch_d_out_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][28]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.559/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	0.808    1.562/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.563/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.564/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.805    1.564/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.805    1.564/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.806    1.564/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.806    1.564/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.806    1.565/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.565/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.805    1.565/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.802    1.567/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][19]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.567/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.567/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.567/*         -0.010/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.802    1.568/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.802    1.568/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.568/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.569/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.569/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.569/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.573/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.575/*         -0.008/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.184    1.578/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.814    1.578/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.578/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][30]/RN    1
in_clk(R)->in_clk(R)	0.818    1.579/*         -0.026/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[10]/SN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][30]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.579/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][30]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.580/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.580/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][20]/RN    1
in_clk(R)->in_clk(R)	0.816    1.580/*         -0.025/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.586/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.586/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][29]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.586/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][27]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][25]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.587/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	0.809    1.587/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.587/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.809    1.588/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.589/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.589/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.589/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][24]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.589/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.596/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.801    1.596/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.801    1.596/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][21]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.596/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.596/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	0.801    1.596/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.801    1.596/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.596/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][18]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.199    1.596/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][18]/RN    1
in_clk(R)->in_clk(R)	0.800    1.597/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.597/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.597/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.597/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.795    1.601/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.602/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.603/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.793    1.603/*         -0.001/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.192    1.603/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.605/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.791    1.606/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.789    1.607/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.789    1.607/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.789    1.607/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.789    1.607/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.789    1.607/*         0.001/*         top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.607/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.814    1.608/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.609/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.609/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.612/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.613/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_r_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.182    1.613/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.182    1.613/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.182    1.613/*         -0.004/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.220    1.613/*         -0.038/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[2]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.613/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.220    1.614/*         -0.038/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[3]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.181    1.614/*         -0.003/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	0.809    1.615/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.615/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.616/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.616/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.807    1.617/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.801    1.619/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.800    1.619/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][20]/RN    1
in_clk(R)->in_clk(R)	0.800    1.619/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.619/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][19]/RN    1
in_clk(R)->in_clk(R)	0.801    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][24]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][24]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][23]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][30]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][17]/RN    1
in_clk(R)->in_clk(R)	0.800    1.620/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.799    1.621/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][17]/RN    1
in_clk(R)->in_clk(R)	0.817    1.621/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.817    1.621/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.621/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.816    1.622/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.816    1.622/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.816    1.622/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.816    1.622/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.816    1.622/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.623/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.800    1.623/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][20]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.200    1.624/*         -0.016/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.624/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.800    1.624/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.626/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.628/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.810    1.628/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.809    1.629/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.629/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.194    1.630/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.193    1.631/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.805    1.632/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.633/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.633/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.633/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.633/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.802    1.635/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.829    1.637/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[5]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.637/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_write_tr/state_reg[4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.638/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_middle_reg[0]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.186    1.638/*         -0.011/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.800    1.638/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.638/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/latched_full_s_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	0.196    1.638/*         -0.014/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_full/full_synch_d_out_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.793    1.639/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.793    1.639/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.793    1.639/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.793    1.639/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.793    1.639/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.793    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.793    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.826    1.640/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.792    1.640/*         0.001/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.826    1.641/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[1]/SN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.641/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	0.791    1.641/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.791    1.641/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	0.790    1.642/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.642/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.643/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.789    1.643/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.643/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.643/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][16]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.643/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][11]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.643/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.648/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][13]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][30]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.813    1.649/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.812    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.650/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	0.816    1.650/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.652/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.810    1.652/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.810    1.657/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.806    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.661/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.806    1.661/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.662/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.802    1.664/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.667/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.195    1.667/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.805    1.670/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.670/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.670/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.671/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][14]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.671/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	0.804    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.804    1.671/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.671/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][9]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][4]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[7][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][8]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.190    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][13]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][11]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.816    1.672/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][10]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.672/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	0.802    1.673/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.802    1.673/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.802    1.673/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.802    1.673/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.802    1.673/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][25]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][21]/RN    1
in_clk(R)->in_clk(R)	0.802    1.674/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.802    1.674/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.674/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][22]/RN    1
in_clk(R)->in_clk(R)	0.817    1.678/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.817    1.679/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.817    1.679/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.679/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.817    1.679/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.816    1.679/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    1.679/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/is_hwlp_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    1.680/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    1.680/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    1.680/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/irq_id_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    1.685/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.685/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.685/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.685/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.810    1.686/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.686/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.809    1.686/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.686/*         -0.014/*        top_inst_core_region_i/instr_ram_mux_i/port1_rvalid_o_reg/RN    1
in_clk(R)->in_spi_clk_i(R)	0.201    1.687/*         -0.017/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.798    1.688/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_RR_FLAG_reg/RN    1
in_clk(R)->in_clk(R)	0.796    1.690/*         0.000/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.690/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.690/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.794    1.692/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.794    1.692/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.794    1.692/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.792    1.694/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.792    1.694/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.792    1.694/*         0.002/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.791    1.694/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.791    1.694/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.790    1.696/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.790    1.696/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.790    1.696/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.790    1.696/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.790    1.696/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][26]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.697/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.191    1.697/*         -0.013/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.806    1.698/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.805    1.699/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.805    1.699/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.786    1.699/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.786    1.699/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.786    1.699/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][23]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.699/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.189    1.699/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.798    1.700/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][19]/RN    1
in_clk(R)->in_clk(R)	0.797    1.700/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][14]/RN    1
in_clk(R)->in_clk(R)	0.797    1.700/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.700/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][3]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.188    1.700/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.700/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.700/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][6]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.700/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][5]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][7]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][30]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][30]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][20]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][30]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[2][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[3][1]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[1][2]/RN    1
in_clk(R)->in_spi_clk_i(R)	0.187    1.701/*         -0.012/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_rx/u_din_buffer/data_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][19]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][19]/RN    1
in_clk(R)->in_clk(R)	0.797    1.701/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][19]/RN    1
in_clk(R)->in_clk(R)	0.803    1.701/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.803    1.701/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][20]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][18]/RN    1
in_clk(R)->in_clk(R)	0.803    1.701/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.803    1.701/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][18]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][18]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.796    1.701/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][20]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.802    1.702/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.803    1.712/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][14]/RN    1
in_clk(R)->in_clk(R)	0.802    1.713/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.802    1.713/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.802    1.714/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.715/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.800    1.715/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][23]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.716/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.808    1.722/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.808    1.722/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.807    1.723/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.806    1.723/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.724/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][12]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][21]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.725/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][11]/RN    1
in_clk(R)->in_clk(R)	0.805    1.725/*         0.000/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.804    1.725/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.726/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.726/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.804    1.726/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.804    1.726/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.806    1.726/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.803    1.727/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	0.803    1.727/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.805    1.727/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.727/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.806    1.727/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.805    1.727/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.806    1.728/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.806    1.728/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.806    1.728/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.729/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.730/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.730/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.730/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.730/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.730/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][24]/RN    1
in_clk(R)->in_clk(R)	0.802    1.730/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.802    1.730/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.799    1.731/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.799    1.731/*         -0.009/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][14]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][24]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][14]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.732/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.795    1.736/*         0.000/*         top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    1.736/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.815    1.736/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.792    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.791    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.791    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.791    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.791    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][19]/RN    1
in_clk(R)->in_clk(R)	0.791    1.739/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.812    1.739/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][24]/RN    1
in_clk(R)->in_clk(R)	0.790    1.741/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.790    1.741/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.802    1.741/*         -0.008/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.790    1.741/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.790    1.741/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.790    1.741/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.801    1.741/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.741/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.801    1.741/*         -0.008/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.789    1.742/*         0.004/*         top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.789    1.742/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.742/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.743/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.788    1.743/*         0.002/*         top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.798    1.745/*         -0.007/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.750/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.809    1.751/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.809    1.751/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.751/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.751/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.809    1.751/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.753/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[5][27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.754/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][25]/RN    1
in_clk(R)->in_clk(R)	0.819    1.754/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.819    1.754/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.754/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.754/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][31]/RN    1
in_clk(R)->in_clk(R)	0.819    1.754/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.754/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.806    1.754/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.754/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.754/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.806    1.754/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.754/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.805    1.754/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.804    1.754/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.755/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.805    1.755/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.811    1.755/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	0.804    1.755/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.755/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.755/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.806    1.756/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.806    1.756/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.757/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.760/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.760/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.760/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	0.812    1.760/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][12]/RN    1
in_clk(R)->in_clk(R)	0.815    1.761/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][11]/RN    1
in_clk(R)->in_clk(R)	0.815    1.761/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][12]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	0.812    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	0.811    1.761/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.762/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.762/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.762/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.763/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.766/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.766/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/RemSel_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.813    1.766/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.814    1.766/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.766/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.766/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/Cnt_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/State_SP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.767/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.807    1.769/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.807    1.769/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.807    1.769/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.806    1.769/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.806    1.769/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.807    1.769/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.769/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    1.769/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.806    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.806    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.770/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.771/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.771/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.772/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.803    1.773/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.777/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.812    1.779/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_WRITE_CTRL/CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.806    1.780/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.806    1.781/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.819    1.781/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.781/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][25]/RN    1
in_clk(R)->in_clk(R)	0.814    1.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][29]/RN    1
in_clk(R)->in_clk(R)	0.818    1.783/*         -0.027/*        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.807    1.783/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.807    1.783/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.817    1.784/*         -0.026/*        top_inst_peripherals_i/apb_pulpino_i/status_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][15]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.807    1.784/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][26]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][25]/RN    1
in_clk(R)->in_clk(R)	0.806    1.785/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][27]/RN    1
in_clk(R)->in_clk(R)	0.806    1.785/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.785/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][25]/RN    1
in_clk(R)->in_clk(R)	0.805    1.786/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.786/*         -0.011/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][25]/RN    1
in_clk(R)->in_clk(R)	0.806    1.786/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.806    1.786/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][29]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.786/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.787/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.788/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][22]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][12]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.814    1.788/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.812    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	0.812    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.789/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][12]/RN    1
in_clk(R)->in_clk(R)	0.807    1.796/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.807    1.796/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.796/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.796/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.796/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.797/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.797/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.797/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.806    1.797/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.797/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.797/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.799/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.799/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.804    1.799/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.804    1.799/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.804    1.800/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.804    1.800/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.806    1.800/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.806    1.800/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.801/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.801/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.802    1.801/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.801/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.802    1.801/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.802    1.801/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.802    1.802/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.802/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.802    1.802/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.802/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.802/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.802    1.802/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/SLEEP_STATE_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.801    1.803/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.796    1.804/*         -0.003/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.794    1.806/*         -0.001/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.794    1.806/*         -0.001/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][20]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][20]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][18]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][18]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][20]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][20]/RN    1
in_clk(R)->in_clk(R)	0.793    1.807/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.816    1.807/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][18]/RN    1
in_clk(R)->in_clk(R)	0.793    1.807/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.793    1.807/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.793    1.807/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.793    1.807/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.791    1.808/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.792    1.808/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.791    1.809/*         -0.002/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.810/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.810/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.810/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.809    1.810/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][18]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][30]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][15]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.811/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][17]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][17]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.807    1.812/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][17]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.812/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][17]/RN    1
in_clk(R)->in_clk(R)	0.806    1.813/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.805    1.814/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.805    1.814/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.805    1.814/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.814/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.814/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.825    1.814/*         -0.035/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	0.818    1.818/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	0.817    1.818/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.817    1.818/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.817    1.818/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.817    1.818/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.808    1.818/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.015/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_sleep_unit/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.807    1.819/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.821/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.804    1.822/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.823/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.804    1.823/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.803    1.823/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.824/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.824/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.824/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.824/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.810    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.810    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.810    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.826/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    1.827/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][28]/RN    1
in_clk(R)->in_clk(R)	0.810    1.827/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.827/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	0.810    1.827/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][21]/RN    1
in_clk(R)->in_clk(R)	0.810    1.827/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][22]/RN    1
in_clk(R)->in_clk(R)	0.806    1.829/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.806    1.829/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.807    1.829/*         -0.013/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.809    1.829/*         -0.014/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    1.830/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.830/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.830/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.805    1.831/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.831/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.805    1.831/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.807    1.832/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/boot_adr_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.833/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.805    1.834/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.831    1.836/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.811    1.836/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.810    1.836/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.831    1.836/*         -0.037/*        top_inst_peripherals_i/apb_pulpino_i/clk_gate_q_reg[6]/SN    1
in_clk(R)->in_clk(R)	0.810    1.836/*         -0.007/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.836/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.810    1.836/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.837/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.802    1.838/*         -0.011/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.838/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.806    1.841/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.806    1.841/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.806    1.841/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.806    1.841/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.801    1.842/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.842/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.801    1.842/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.801    1.843/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.843/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.800    1.843/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.843/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.800    1.843/*         0.005/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.798    1.845/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.797    1.845/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.797    1.845/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.797    1.845/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.818    1.846/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	0.797    1.846/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.818    1.846/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	0.818    1.846/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	0.817    1.847/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.796    1.847/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.796    1.847/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.796    1.847/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.796    1.847/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.816    1.848/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	0.816    1.848/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	0.816    1.848/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	0.819    1.851/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_waddr_lsu_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.853/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	0.814    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.814    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.814    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.814    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.854/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][25]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.855/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.857/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.858/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.806    1.858/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.806    1.858/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.859/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.807    1.860/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.807    1.860/*         -0.013/*        top_inst_peripherals_i/apb_pulpino_i/pad_mux_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.806    1.861/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.806    1.861/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.861/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.861/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.862/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.806    1.862/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.806    1.862/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.862/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.806    1.862/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.798    1.862/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.803    1.862/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.798    1.862/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	0.799    1.862/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	0.798    1.862/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	0.798    1.862/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	0.798    1.862/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][13]/RN    1
in_clk(R)->in_clk(R)	0.798    1.863/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][13]/RN    1
in_clk(R)->in_clk(R)	0.798    1.863/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][13]/RN    1
in_clk(R)->in_clk(R)	0.798    1.863/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.797    1.863/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	0.797    1.863/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][13]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	0.797    1.864/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	0.800    1.865/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.865/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.802    1.865/*         -0.012/*        top_inst_peripherals_i/apb_pulpino_i/pad_cfg_q_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.803    1.865/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.865/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.866/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.866/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.866/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.802    1.866/*         -0.010/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.819    1.872/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	0.792    1.873/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.792    1.873/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.792    1.873/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.792    1.873/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.873/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.819    1.873/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	0.819    1.873/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	0.819    1.873/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	0.818    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.791    1.874/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	0.791    1.874/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.791    1.874/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	0.819    1.874/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	0.791    1.874/*         0.003/*         top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.813    1.874/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.818    1.875/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.875/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.812    1.875/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	0.817    1.876/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.879/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.879/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.880/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.881/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.882/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.882/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][27]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][28]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][27]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.883/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.883/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.814    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/bmask_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][31]/RN    1
in_clk(R)->in_clk(R)	0.815    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.884/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.884/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    1.885/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.815    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.815    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.812    1.885/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/ResReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.885/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.812    1.885/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[15][15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.885/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][16]/RN    1
in_clk(R)->in_clk(R)	0.815    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.815    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.885/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.807    1.886/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.805    1.886/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.886/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.886/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    1.886/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.886/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.887/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.887/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.887/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_waddr_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.887/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.805    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.804    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.804    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.804    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.804    1.887/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.891/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.892/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.893/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][31]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.817    1.893/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.817    1.894/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.894/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.894/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][23]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][16]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][16]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.894/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][29]/RN    1
in_clk(R)->in_clk(R)	0.798    1.895/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][16]/RN    1
in_clk(R)->in_clk(R)	0.817    1.895/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.814    1.896/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.814    1.897/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.897/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.897/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.897/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	0.812    1.897/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.898/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.898/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.794    1.899/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][15]/RN    1
in_clk(R)->in_clk(R)	0.794    1.899/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][15]/RN    1
in_clk(R)->in_clk(R)	0.794    1.899/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.899/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.811    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	0.810    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.810    1.900/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.902/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.903/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.814    1.903/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.903/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.904/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.806    1.904/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.799    1.904/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.799    1.904/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.805    1.904/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.799    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.798    1.905/*         -0.001/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.906/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.797    1.906/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.797    1.906/*         0.005/*         top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.795    1.908/*         0.001/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.795    1.908/*         0.001/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.809    1.908/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.796    1.909/*         -0.000/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.909/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.909/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.809    1.909/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.809    1.909/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.794    1.909/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.794    1.909/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.795    1.910/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.795    1.910/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.910/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    1.910/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.816    1.910/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.816    1.910/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.816    1.910/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.816    1.911/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.002/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.000/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.001/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.794    1.911/*         0.001/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.793    1.912/*         0.001/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.814    1.912/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.912/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.792    1.913/*         0.003/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.913/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.792    1.913/*         0.003/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.792    1.913/*         0.003/*         top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.914/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.815    1.918/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.814    1.918/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.918/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    1.920/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.920/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.920/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.920/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][31]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.921/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	0.812    1.921/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][11]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][21]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][31]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][28]/RN    1
in_clk(R)->in_clk(R)	0.812    1.922/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.811    1.923/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.923/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.923/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.923/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][16]/RN    1
in_clk(R)->in_clk(R)	0.814    1.924/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][23]/RN    1
in_clk(R)->in_clk(R)	0.815    1.925/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.925/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.815    1.925/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.925/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.815    1.925/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.815    1.926/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][13]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	0.804    1.927/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][26]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][11]/RN    1
in_clk(R)->in_clk(R)	0.811    1.927/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][26]/RN    1
in_clk(R)->in_clk(R)	0.801    1.930/*         -0.006/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.811    1.930/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.930/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.931/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.800    1.931/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.800    1.931/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.800    1.931/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.800    1.931/*         -0.007/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.810    1.933/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.934/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/AReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.934/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/CompInv_SP_reg/RN    1
in_clk(R)->in_clk(R)	0.813    1.934/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.813    1.934/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    1.934/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.806    1.935/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.806    1.935/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.806    1.935/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.935/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.935/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.935/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.935/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.810    1.935/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.810    1.935/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.807    1.936/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.809    1.937/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][13]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][12]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.808    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.807    1.937/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[6][14]/RN    1
in_clk(R)->in_clk(R)	0.807    1.938/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	0.809    1.938/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.809    1.938/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/alu_i/int_div.div_i/BReg_DP_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    1.938/*         -0.005/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.805    1.938/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.804    1.939/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[4][26]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.817    1.948/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.949/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.949/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.949/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.949/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.815    1.949/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.814    1.949/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.815    1.949/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.815    1.950/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][23]/RN    1
in_clk(R)->in_clk(R)	0.815    1.951/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][24]/RN    1
in_clk(R)->in_clk(R)	0.815    1.951/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][23]/RN    1
in_clk(R)->in_clk(R)	0.815    1.951/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.815    1.951/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][14]/RN    1
in_clk(R)->in_clk(R)	0.815    1.951/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.952/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.812    1.952/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.812    1.952/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.812    1.953/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.953/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.812    1.953/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][12]/RN    1
in_clk(R)->in_clk(R)	0.812    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[31][26]/RN    1
in_clk(R)->in_clk(R)	0.813    1.953/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][14]/RN    1
in_clk(R)->in_clk(R)	0.812    1.954/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][24]/RN    1
in_clk(R)->in_clk(R)	0.812    1.954/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.954/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.954/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][24]/RN    1
in_clk(R)->in_clk(R)	0.814    1.954/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.955/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.809    1.955/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.810    1.955/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.810    1.956/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.810    1.956/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.810    1.956/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.810    1.956/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.810    1.956/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.809    1.956/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.811    1.956/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][26]/RN    1
in_clk(R)->in_clk(R)	0.809    1.957/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.811    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][22]/RN    1
in_clk(R)->in_clk(R)	0.811    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[28][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[30][16]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][26]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[29][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[27][27]/RN    1
in_clk(R)->in_clk(R)	0.812    1.957/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[26][27]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.807    1.958/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.807    1.958/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.958/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.807    1.958/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.807    1.958/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.810    1.958/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.959/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.805    1.960/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.808    1.960/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.808    1.960/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.808    1.960/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.808    1.960/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.805    1.961/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.807    1.961/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.805    1.961/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.810    1.963/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.809    1.964/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.809    1.964/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.964/*         -0.006/*        top_inst_peripherals_i/axi_spi_slave_i/axi_spi_slave_i_u_dcfifo_tx/u_din_buffer/data_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.808    1.964/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.808    1.964/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.808    1.964/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.808    1.964/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.808    1.965/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.808    1.965/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.965/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][16]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.968/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	0.800    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	0.801    1.973/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	0.816    1.974/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    1.974/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.815    1.974/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.815    1.975/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.798    1.976/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.797    1.976/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.814    1.976/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.816    1.976/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.977/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.816    1.977/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.977/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.815    1.977/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][11]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][21]/RN    1
in_clk(R)->in_clk(R)	0.814    1.977/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.978/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.814    1.978/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][27]/RN    1
in_clk(R)->in_clk(R)	0.814    1.978/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.978/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][27]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.813    1.979/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.810    1.980/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.980/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.813    1.980/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.980/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.813    1.980/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.813    1.980/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.811    1.980/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.811    1.980/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.980/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.793    1.980/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	0.793    1.980/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	0.811    1.980/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.812    1.980/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][21]/RN    1
in_clk(R)->in_clk(R)	0.792    1.981/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.792    1.981/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.810    1.981/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.811    1.981/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][27]/RN    1
in_clk(R)->in_clk(R)	0.811    1.981/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][28]/RN    1
in_clk(R)->in_clk(R)	0.811    1.981/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	0.811    1.981/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][11]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.807    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.810    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.809    1.984/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.807    1.986/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.807    1.986/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.837    1.986/*         -0.035/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	0.807    1.986/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.807    1.986/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.807    1.986/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.808    1.987/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.808    1.987/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.807    1.987/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.808    1.987/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.988/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.807    1.988/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.811    1.990/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.809    1.992/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/regs_q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.808    1.992/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.808    1.993/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.813    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][22]/RN    1
in_clk(R)->in_clk(R)	0.814    1.997/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.802    1.998/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.802    1.998/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.814    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][22]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][23]/RN    1
in_clk(R)->in_clk(R)	0.813    1.998/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][23]/RN    1
in_clk(R)->in_clk(R)	0.812    1.999/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.812    1.999/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][22]/RN    1
in_clk(R)->in_clk(R)	0.812    1.999/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][22]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_b_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.817    2.000/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_signed_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.799    2.000/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.799    2.001/*         0.002/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.799    2.001/*         0.002/*         top_inst_peripherals_i/apb_uart_i/iDLL_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	0.798    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	0.818    2.002/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/iTSR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.797    2.002/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.003/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.003/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.003/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.003/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.814    2.003/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_a_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.003/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.004/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.005/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.005/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.005/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.005/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.006/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.006/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.006/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.006/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.006/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.006/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.793    2.006/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TX/iLast_reg/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.006/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.006/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][27]/RN    1
in_clk(R)->in_clk(R)	0.793    2.006/*         0.005/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.811    2.006/*         -0.014/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/cycle_counter_q_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][11]/RN    1
in_clk(R)->in_clk(R)	0.812    2.007/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][13]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][27]/RN    1
in_clk(R)->in_clk(R)	0.810    2.007/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[0].timer_i/cycle_counter_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[25][31]/RN    1
in_clk(R)->in_clk(R)	0.812    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][28]/RN    1
in_clk(R)->in_clk(R)	0.812    2.007/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][21]/RN    1
in_clk(R)->in_clk(R)	0.812    2.008/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.008/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][28]/RN    1
in_clk(R)->in_clk(R)	0.812    2.008/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.009/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][31]/RN    1
in_clk(R)->in_clk(R)	0.811    2.009/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][31]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][28]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.010/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][31]/RN    1
in_clk(R)->in_clk(R)	0.811    2.010/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][27]/RN    1
in_clk(R)->in_clk(R)	0.810    2.011/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][31]/RN    1
in_clk(R)->in_clk(R)	0.810    2.011/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][31]/RN    1
in_clk(R)->in_clk(R)	0.810    2.013/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iTXFIFORead_reg/RN    1
in_clk(R)->in_clk(R)	0.806    2.013/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	0.806    2.013/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	0.805    2.014/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.014/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.808    2.014/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.807    2.015/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.808    2.015/*         -0.013/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.807    2.016/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.807    2.016/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.807    2.016/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.807    2.016/*         -0.012/*        top_inst_peripherals_i/apb_timer_i/TIMER_GEN[1].timer_i/regs_q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.806    2.017/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.806    2.017/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.805    2.018/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    2.018/*         -0.012/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.805    2.018/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.805    2.018/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.805    2.018/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.805    2.018/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.805    2.019/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.805    2.019/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.025/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][23]/RN    1
in_clk(R)->in_clk(R)	0.814    2.026/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.026/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][23]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][23]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.027/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TX/iFinished_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.028/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.028/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.028/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.028/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.810    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.029/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.030/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.030/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/State_p1_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.031/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.031/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.032/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.032/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/State_p1_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][13]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iTXStart_reg/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.032/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iTXRunning_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][13]/RN    1
in_clk(R)->in_clk(R)	0.815    2.032/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][21]/RN    1
in_clk(R)->in_clk(R)	0.815    2.032/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.033/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.033/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.033/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.033/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.033/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.034/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.034/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.035/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.035/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.035/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.035/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.035/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][13]/RN    1
in_clk(R)->in_clk(R)	0.812    2.035/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.036/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][13]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][11]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.036/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][13]/RN    1
in_clk(R)->in_clk(R)	0.805    2.036/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][11]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.810    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][11]/RN    1
in_clk(R)->in_clk(R)	0.811    2.037/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.804    2.037/*         -0.011/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.814    2.041/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iTSR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.807    2.041/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	0.801    2.041/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.041/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.041/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.041/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.041/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iFCR_FIFOEnable_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.042/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/State_p2_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.042/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iFCR_TXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.043/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_CTS/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.043/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.045/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXFIFOReset_reg/RN    1
in_clk(R)->in_clk(R)	0.810    2.046/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.809    2.046/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IIC_THRE_ED/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.809    2.046/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.047/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TX/iTx2_reg/RN    1
in_clk(R)->in_clk(R)	0.808    2.047/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TX/CState_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.047/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DSR/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.058/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	0.818    2.058/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.058/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.058/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.058/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.061/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.061/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.061/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.062/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.062/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.063/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.064/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.064/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.064/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.064/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.064/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.065/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.065/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.065/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.065/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.066/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.066/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.066/*         -0.003/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.066/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.066/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.067/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.067/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.068/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.068/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.068/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.068/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.068/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.069/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iFCR_RXTrigger_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.069/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iFCR_FIFO64E_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLSR_OE_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.069/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.070/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.071/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.840    2.072/*         -0.037/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.812    2.073/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOClear_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.073/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RCLK/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.073/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.073/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.074/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.074/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.074/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	0.806    2.075/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.075/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.076/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.076/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.076/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.825    2.085/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	0.824    2.085/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	0.824    2.085/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	0.824    2.085/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.087/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	0.821    2.088/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	0.821    2.088/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	0.821    2.089/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	0.821    2.089/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	0.821    2.089/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	0.821    2.089/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	0.821    2.089/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.090/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][21]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][21]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][21]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][11]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][11]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.091/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.094/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.095/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.095/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.095/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.095/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.095/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][19]/RN    1
in_clk(R)->in_clk(R)	0.815    2.096/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLCR_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.096/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iIER_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.096/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iTHRInterrupt_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.096/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	0.820    2.096/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	0.820    2.096/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.096/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iCharTimeout_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMSR_dDSR_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMSR_dCTS_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMSR_dDCD_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMSR_TERI_reg/RN    1
in_clk(R)->in_clk(R)	0.819    2.097/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	0.819    2.097/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	0.819    2.097/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.097/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_ED_RI/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.818    2.098/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.098/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.098/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.098/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.098/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.099/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLSR_BI_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.100/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iLSR_FE_reg/RN    1
in_clk(R)->in_clk(R)	0.811    2.100/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.100/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IIC/iIIR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.100/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.100/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.101/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.101/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.101/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	0.837    2.102/*         -0.036/*        top_inst_peripherals_i/apb_uart_i/iBAUDOUTN_reg/SN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.102/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][13]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][13]/RN    1
in_clk(R)->in_clk(R)	0.821    2.115/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	0.821    2.115/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	0.821    2.115/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.115/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.117/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.117/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.117/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][14]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][14]/RN    1
in_clk(R)->in_clk(R)	0.812    2.118/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.119/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][29]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][21]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][29]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.119/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.119/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.119/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.119/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][29]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][21]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][29]/RN    1
in_clk(R)->in_clk(R)	0.818    2.119/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.119/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	0.818    2.119/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][29]/RN    1
in_clk(R)->in_clk(R)	0.814    2.119/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][21]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.120/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][12]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][26]/RN    1
in_clk(R)->in_clk(R)	0.811    2.120/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][12]/RN    1
in_clk(R)->in_clk(R)	0.811    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][17]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][14]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][14]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][17]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][14]/RN    1
in_clk(R)->in_clk(R)	0.815    2.121/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][17]/RN    1
in_clk(R)->in_clk(R)	0.815    2.122/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.122/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][17]/RN    1
in_clk(R)->in_clk(R)	0.815    2.122/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][19]/RN    1
in_clk(R)->in_clk(R)	0.814    2.122/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.122/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][17]/RN    1
in_clk(R)->in_clk(R)	0.814    2.122/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	0.820    2.122/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.122/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.123/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.123/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	0.819    2.123/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	0.819    2.123/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	0.819    2.123/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.123/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][17]/RN    1
in_clk(R)->in_clk(R)	0.819    2.123/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.124/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][17]/RN    1
in_clk(R)->in_clk(R)	0.819    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	0.819    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.124/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.124/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][24]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.124/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][24]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.124/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.125/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.125/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.125/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_FEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.126/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.126/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BIDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.816    2.126/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.126/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.126/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.126/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.127/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.127/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLSR_PE_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.127/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iLSR_FIFOERR_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.127/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRTS_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_PEDET/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.128/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOWrite_reg/RN    1
in_clk(R)->in_clk(R)	0.811    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.128/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.128/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.128/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.128/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.128/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.129/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.806    2.132/*         0.000/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.804    2.133/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.134/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.134/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.134/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.803    2.135/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.135/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_BG2/iQ_reg/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	0.825    2.138/*         -0.016/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	0.799    2.139/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.824    2.140/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	0.824    2.140/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	0.824    2.140/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	0.824    2.140/*         -0.015/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.142/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	0.821    2.143/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	0.821    2.143/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	0.821    2.143/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.143/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	0.821    2.144/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.144/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.144/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.144/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	0.820    2.144/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.145/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][13]/RN    1
in_clk(R)->in_clk(R)	0.816    2.145/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][13]/RN    1
in_clk(R)->in_clk(R)	0.816    2.145/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][11]/RN    1
in_clk(R)->in_clk(R)	0.818    2.145/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.146/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.146/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	0.818    2.146/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.146/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	0.818    2.146/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][25]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][21]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][13]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][13]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][29]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][21]/RN    1
in_clk(R)->in_clk(R)	0.814    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][28]/RN    1
in_clk(R)->in_clk(R)	0.815    2.146/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.147/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.147/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.147/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.147/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.148/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.148/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.149/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][26]/RN    1
in_clk(R)->in_clk(R)	0.812    2.149/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][12]/RN    1
in_clk(R)->in_clk(R)	0.812    2.149/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][26]/RN    1
in_clk(R)->in_clk(R)	0.815    2.149/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.149/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	0.819    2.150/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][26]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][12]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][12]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][26]/RN    1
in_clk(R)->in_clk(R)	0.810    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][26]/RN    1
in_clk(R)->in_clk(R)	0.810    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][26]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][26]/RN    1
in_clk(R)->in_clk(R)	0.811    2.150/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.151/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.151/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.151/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][31]/RN    1
in_clk(R)->in_clk(R)	0.810    2.151/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][27]/RN    1
in_clk(R)->in_clk(R)	0.810    2.151/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][27]/RN    1
in_clk(R)->in_clk(R)	0.818    2.151/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.153/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.815    2.153/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_DCD/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.154/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.155/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.155/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.156/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	0.819    2.157/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.819    2.157/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.158/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.159/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.159/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.160/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.160/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.160/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.160/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.160/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.161/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.162/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.162/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.164/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.164/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.165/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][23]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][14]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][24]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][14]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.165/*         -0.000/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][23]/RN    1
in_clk(R)->in_clk(R)	0.813    2.165/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.165/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.167/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.177/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][20]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][20]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.178/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.178/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.179/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.182/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.815    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.815    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.814    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.814    2.183/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.819    2.184/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.184/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.818    2.184/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.184/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.184/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.185/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.818    2.185/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.818    2.185/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.185/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.186/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.186/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.186/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.186/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.187/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.187/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.187/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.188/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.188/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.188/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.188/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.188/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.810    2.188/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.188/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.188/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.191/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.192/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.192/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.192/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.192/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.192/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.192/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.192/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.192/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.192/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.192/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.193/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.193/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.193/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][23]/RN    1
in_clk(R)->in_clk(R)	0.812    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.194/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.195/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.195/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][22]/RN    1
in_clk(R)->in_clk(R)	0.811    2.196/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][22]/RN    1
in_clk(R)->in_clk(R)	0.810    2.196/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][17]/RN    1
in_clk(R)->in_clk(R)	0.810    2.196/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][17]/RN    1
in_clk(R)->in_clk(R)	0.810    2.196/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][22]/RN    1
in_clk(R)->in_clk(R)	0.810    2.196/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.196/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][22]/RN    1
in_clk(R)->in_clk(R)	0.807    2.202/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.202/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][11]/RN    1
in_clk(R)->in_clk(R)	0.807    2.202/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][11]/RN    1
in_clk(R)->in_clk(R)	0.807    2.202/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][11]/RN    1
in_clk(R)->in_clk(R)	0.807    2.202/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	0.806    2.203/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][11]/RN    1
in_clk(R)->in_clk(R)	0.806    2.203/*         0.002/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][11]/RN    1
in_clk(R)->in_clk(R)	0.805    2.204/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][11]/RN    1
in_clk(R)->in_clk(R)	0.804    2.205/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][18]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][30]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][18]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][18]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][20]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][30]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][18]/RN    1
in_clk(R)->in_clk(R)	0.815    2.206/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.207/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.207/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.207/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.207/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.207/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.208/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][17]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][24]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.209/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][17]/RN    1
in_clk(R)->in_clk(R)	0.817    2.209/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.209/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.209/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IS_RI/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.210/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.210/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.210/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Push_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.814    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.814    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.814    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.815    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.211/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.813    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.815    2.212/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.811    2.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.810    2.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.810    2.214/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.812    2.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.810    2.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.810    2.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.812    2.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.215/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.811    2.215/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.216/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DCD/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.216/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iTimeoutCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][20]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.220/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.221/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][20]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][19]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][25]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][19]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][25]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][25]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][30]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][18]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][25]/RN    1
in_clk(R)->in_clk(R)	0.811    2.222/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][20]/RN    1
in_clk(R)->in_clk(R)	0.808    2.224/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.224/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.224/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.807    2.225/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.817    2.227/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][13]/RN    1
in_clk(R)->in_clk(R)	0.817    2.228/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	0.817    2.228/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][28]/RN    1
in_clk(R)->in_clk(R)	0.816    2.228/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][28]/RN    1
in_clk(R)->in_clk(R)	0.816    2.228/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][31]/RN    1
in_clk(R)->in_clk(R)	0.817    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][31]/RN    1
in_clk(R)->in_clk(R)	0.816    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][26]/RN    1
in_clk(R)->in_clk(R)	0.816    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][13]/RN    1
in_clk(R)->in_clk(R)	0.816    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][28]/RN    1
in_clk(R)->in_clk(R)	0.815    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.229/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][27]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][11]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][26]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][27]/RN    1
in_clk(R)->in_clk(R)	0.814    2.230/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.231/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][15]/RN    1
in_clk(R)->in_clk(R)	0.815    2.232/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][30]/RN    1
in_clk(R)->in_clk(R)	0.815    2.232/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][30]/RN    1
in_clk(R)->in_clk(R)	0.815    2.232/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][26]/RN    1
in_clk(R)->in_clk(R)	0.815    2.232/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][20]/RN    1
in_clk(R)->in_clk(R)	0.815    2.232/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.232/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.234/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][14]/RN    1
in_clk(R)->in_clk(R)	0.812    2.235/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][14]/RN    1
in_clk(R)->in_clk(R)	0.815    2.239/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/Q_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.239/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.239/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_IF_RI/iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.239/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_ED_DSR/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.240/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.240/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.240/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.241/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.241/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.241/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.241/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.241/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.811    2.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.811    2.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.810    2.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.810    2.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.811    2.243/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.247/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.812    2.250/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.251/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.251/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.251/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.251/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.251/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.253/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.809    2.253/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.814    2.258/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][12]/RN    1
in_clk(R)->in_clk(R)	0.814    2.258/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][26]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.259/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.260/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.260/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.270/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.270/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][29]/RN    1
in_clk(R)->in_clk(R)	0.805    2.270/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][29]/RN    1
in_clk(R)->in_clk(R)	0.805    2.270/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][12]/RN    1
in_clk(R)->in_clk(R)	0.800    2.270/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.800    2.270/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.800    2.270/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.800    2.270/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.270/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.799    2.271/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.271/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.804    2.271/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.271/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.804    2.271/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][29]/RN    1
in_clk(R)->in_clk(R)	0.804    2.271/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][22]/RN    1
in_clk(R)->in_clk(R)	0.799    2.271/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.799    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.799    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.799    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.798    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.798    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.798    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.798    2.272/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.796    2.275/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.796    2.275/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.796    2.275/*         0.004/*         top_inst_peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.275/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.276/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.276/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.276/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.811    2.277/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.811    2.277/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.793    2.278/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.793    2.278/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.793    2.278/*         0.007/*         top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[11][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.283/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.284/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][12]/RN    1
in_clk(R)->in_clk(R)	0.813    2.284/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.802    2.287/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.802    2.287/*         -0.001/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.800    2.288/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.800    2.288/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.800    2.289/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.840    2.292/*         -0.037/*        top_inst_peripherals_i/apb_uart_i/RTSN_reg/SN    1
in_clk(R)->in_clk(R)	0.840    2.292/*         -0.037/*        top_inst_peripherals_i/apb_uart_i/DTRN_reg/SN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.795    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/valid_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.794    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.794    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.794    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.794    2.294/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.813    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][22]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[20][12]/RN    1
in_clk(R)->in_clk(R)	0.812    2.297/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[21][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][16]/RN    1
in_clk(R)->in_clk(R)	0.811    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][15]/RN    1
in_clk(R)->in_clk(R)	0.811    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][15]/RN    1
in_clk(R)->in_clk(R)	0.811    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][16]/RN    1
in_clk(R)->in_clk(R)	0.811    2.298/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][15]/RN    1
in_clk(R)->in_clk(R)	0.811    2.299/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.809    2.301/*         -0.002/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.302/*         -0.001/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/boot_done_q_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.303/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.303/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.807    2.303/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.807    2.303/*         -0.008/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.304/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][35]/RN    1
in_clk(R)->in_clk(R)	0.813    2.304/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.304/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][35]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.812    2.304/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][5]/RN    1
in_clk(R)->in_clk(R)	0.811    2.305/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][8]/RN    1
in_clk(R)->in_clk(R)	0.809    2.307/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.307/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.307/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.308/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.308/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.308/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.308/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.308/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.309/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.315/*         -0.017/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.797    2.320/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.320/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.320/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.811    2.321/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.810    2.322/*         -0.015/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.814    2.323/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.813    2.324/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][16]/RN    1
in_clk(R)->in_clk(R)	0.812    2.325/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][15]/RN    1
in_clk(R)->in_clk(R)	0.820    2.329/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.820    2.329/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.331/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][35]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][35]/RN    1
in_clk(R)->in_clk(R)	0.813    2.331/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.332/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.817    2.332/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_carry_q_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.332/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.332/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.812    2.332/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.333/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.334/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.336/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_compressed_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.336/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.812    2.337/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.338/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.339/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.345/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.816    2.345/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.346/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.814    2.346/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.346/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.347/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.797    2.347/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.348/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.811    2.348/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.812    2.349/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.349/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.812    2.349/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.349/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.349/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.349/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.811    2.349/*         -0.014/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_READ_CTRL/RDATA_REG_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.811    2.350/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/BAUDTICK_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][23]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[10][22]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][25]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[9][22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[17][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[18][25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.351/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.352/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[8][22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.352/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/mem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.357/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.357/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][6]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/illegal_c_insn_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.812    2.358/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][8]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.821    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.820    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.820    2.358/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/PE_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][6]/RN    1
in_clk(R)->in_clk(R)	0.820    2.358/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.358/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.359/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.359/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iQ_reg/RN    1
in_clk(R)->in_clk(R)	0.815    2.359/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.359/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.361/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][6]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][7]/RN    1
in_clk(R)->in_clk(R)	0.810    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][8]/RN    1
in_clk(R)->in_clk(R)	0.809    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][7]/RN    1
in_clk(R)->in_clk(R)	0.809    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.361/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.362/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iRXFIFOD_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.843    2.364/*         -0.036/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][8]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][7]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][7]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.364/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.364/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iParityReceived_reg/RN    1
in_clk(R)->in_clk(R)	0.809    2.364/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iDataCount_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.364/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.364/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.364/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RX/CState_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.843    2.364/*         -0.036/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCMR_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.813    2.365/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.811    2.367/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.367/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.811    2.368/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.368/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.368/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iMCR_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.374/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLM_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.375/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/iDLL_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.378/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/iSCR_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.821    2.385/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.821    2.385/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.821    2.386/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.821    2.386/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_rdata_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.821    2.386/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_load_event_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.387/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.820    2.387/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.820    2.387/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.820    2.387/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    2.387/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_op_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.389/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.389/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.818    2.389/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.389/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.389/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.389/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.390/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/id_valid_q_reg/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.390/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.391/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.391/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.391/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.391/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.392/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.392/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.392/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.393/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.806    2.393/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.393/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][3]/RN    1
in_clk(R)->in_clk(R)	0.806    2.393/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.394/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.394/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.394/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.818    2.394/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.394/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.394/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.394/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.395/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.395/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][24]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][15]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][24]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.396/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][24]/RN    1
in_clk(R)->in_clk(R)	0.813    2.397/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.813    2.397/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_BG16/iCounter_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.810    2.403/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_imm_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.403/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.806    2.404/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.806    2.404/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.806    2.404/*         -0.014/*        top_inst_peripherals_i/apb_event_unit_i/i_event_unit/irq_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.797    2.412/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.797    2.413/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][24]/RN    1
in_clk(R)->in_clk(R)	0.797    2.413/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.414/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.821    2.421/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_sel_subword_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.821    2.421/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_signed_mode_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.422/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.422/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.806    2.422/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.422/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.422/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][22]/RN    1
in_clk(R)->in_clk(R)	0.815    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][22]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][30]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][11]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.815    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][27]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][11]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][22]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][21]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][21]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][30]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][22]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][7]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][0]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][4]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][7]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][30]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][27]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][27]/RN    1
in_clk(R)->in_clk(R)	0.816    2.423/*         -0.013/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][27]/RN    1
in_clk(R)->in_clk(R)	0.806    2.423/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.423/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][28]/RN    1
in_clk(R)->in_clk(R)	0.804    2.423/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][8]/RN    1
in_clk(R)->in_clk(R)	0.804    2.423/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.423/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.423/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.423/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.804    2.423/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.423/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.423/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.423/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][31]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][31]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][23]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][28]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][23]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][23]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][23]/RN    1
in_clk(R)->in_clk(R)	0.804    2.424/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][28]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][20]/RN    1
in_clk(R)->in_clk(R)	0.818    2.424/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][15]/RN    1
in_clk(R)->in_clk(R)	0.813    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][16]/RN    1
in_clk(R)->in_clk(R)	0.814    2.424/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][16]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][14]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][15]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][15]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][13]/RN    1
in_clk(R)->in_clk(R)	0.814    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][16]/RN    1
in_clk(R)->in_clk(R)	0.813    2.425/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][16]/RN    1
in_clk(R)->in_clk(R)	0.818    2.425/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.425/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.812    2.426/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[2][21]/RN    1
in_clk(R)->in_clk(R)	0.812    2.426/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.812    2.426/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/rdata_Q_reg[3][30]/RN    1
in_clk(R)->in_clk(R)	0.801    2.427/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][2]/RN    1
in_clk(R)->in_clk(R)	0.801    2.427/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][2]/RN    1
in_clk(R)->in_clk(R)	0.798    2.429/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.429/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/mult_i/mulh_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][13]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][32]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operator_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.430/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.430/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.796    2.432/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][6]/RN    1
in_clk(R)->in_clk(R)	0.795    2.432/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][6]/RN    1
in_clk(R)->in_clk(R)	0.797    2.440/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[12]/RN    1
in_clk(R)->in_clk(R)	0.809    2.457/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.457/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.457/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.457/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.458/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][2]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][5]/RN    1
in_clk(R)->in_clk(R)	0.807    2.459/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.459/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.460/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.460/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.460/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.460/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.460/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][9]/RN    1
in_clk(R)->in_clk(R)	0.806    2.462/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][3]/RN    1
in_clk(R)->in_clk(R)	0.806    2.462/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][9]/RN    1
in_clk(R)->in_clk(R)	0.806    2.462/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][9]/RN    1
in_clk(R)->in_clk(R)	0.806    2.462/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.463/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][6]/RN    1
in_clk(R)->in_clk(R)	0.805    2.463/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][5]/RN    1
in_clk(R)->in_clk(R)	0.805    2.463/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.463/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.463/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][5]/RN    1
in_clk(R)->in_clk(R)	0.804    2.464/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.804    2.464/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.804    2.464/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.464/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    2.472/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.800    2.474/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.800    2.474/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCER_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/controller_i/jump_done_q_reg/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.800    2.475/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.800    2.476/*         0.006/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_inc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.800    2.476/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mpie]/RN    1
in_clk(R)->in_clk(R)	0.798    2.478/*         0.008/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.795    2.481/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.795    2.481/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.795    2.481/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.795    2.481/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.818    2.481/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.818    2.481/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.818    2.481/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.818    2.482/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.818    2.482/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.818    2.482/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.485/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[13]/RN    1
in_clk(R)->in_clk(R)	0.813    2.485/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[31]/RN    1
in_clk(R)->in_clk(R)	0.813    2.486/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[14]/RN    1
in_clk(R)->in_clk(R)	0.813    2.486/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[15]/RN    1
in_clk(R)->in_clk(R)	0.813    2.486/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[16]/RN    1
in_clk(R)->in_clk(R)	0.813    2.486/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[30]/RN    1
in_clk(R)->in_clk(R)	0.813    2.486/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[34][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[35][2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[38][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.486/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.813    2.487/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.807    2.487/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[33][1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.487/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[37][1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.488/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.488/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[36][2]/RN    1
in_clk(R)->in_clk(R)	0.806    2.488/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][1]/RN    1
in_clk(R)->in_clk(R)	0.805    2.489/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][9]/RN    1
in_clk(R)->in_clk(R)	0.809    2.503/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.503/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][0]/RN    1
in_clk(R)->in_clk(R)	0.819    2.505/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[22]/RN    1
in_clk(R)->in_clk(R)	0.819    2.505/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_dot_op_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[23]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[25]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[24]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[21]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[27]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[19]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[20]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[18]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[26]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[17]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[28]/RN    1
in_clk(R)->in_clk(R)	0.816    2.506/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mstatus_q_reg[mie]/RN    1
in_clk(R)->in_clk(R)	0.819    2.506/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_operand_c_ex_o_reg[29]/RN    1
in_clk(R)->in_clk(R)	0.816    2.507/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.507/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.798    2.508/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][17]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.798    2.508/*         0.003/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][12]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.508/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.509/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.803    2.510/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][9]/RN    1
in_clk(R)->in_clk(R)	0.803    2.510/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][1]/RN    1
in_clk(R)->in_clk(R)	0.803    2.510/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][1]/RN    1
in_clk(R)->in_clk(R)	0.803    2.510/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.511/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.511/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.512/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.800    2.512/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][3]/RN    1
in_clk(R)->in_clk(R)	0.800    2.512/*         -0.002/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[57][1]/RN    1
in_clk(R)->in_clk(R)	0.793    2.513/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.793    2.513/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][20]/RN    1
in_clk(R)->in_clk(R)	0.793    2.513/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][17]/RN    1
in_clk(R)->in_clk(R)	0.793    2.513/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][20]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][32]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][29]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][32]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][12]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][29]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][29]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][12]/RN    1
in_clk(R)->in_clk(R)	0.792    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][32]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.793    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.792    2.514/*         0.005/*         top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.835    2.518/*         -0.040/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[3]/SN    1
in_clk(R)->in_clk(R)	0.835    2.518/*         -0.040/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[4]/SN    1
in_clk(R)->in_clk(R)	0.800    2.523/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.800    2.523/*         -0.005/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.831    2.523/*         -0.038/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.830    2.523/*         -0.038/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[2]/SN    1
in_clk(R)->in_clk(R)	0.799    2.524/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.799    2.524/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.799    2.524/*         -0.004/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.532/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.532/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.532/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.532/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.532/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][3]/RN    1
in_clk(R)->in_clk(R)	0.804    2.532/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[32][8]/RN    1
in_clk(R)->in_clk(R)	0.803    2.532/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[39][8]/RN    1
in_clk(R)->in_clk(R)	0.803    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][7]/RN    1
in_clk(R)->in_clk(R)	0.803    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.533/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.533/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[56][4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.533/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][0]/RN    1
in_clk(R)->in_clk(R)	0.802    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][5]/RN    1
in_clk(R)->in_clk(R)	0.802    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][5]/RN    1
in_clk(R)->in_clk(R)	0.802    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][7]/RN    1
in_clk(R)->in_clk(R)	0.802    2.533/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.534/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.534/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.535/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.535/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.535/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.535/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.535/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.536/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.537/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.537/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.538/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.538/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.538/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.538/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.538/*         -0.012/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][12]/RN    1
in_clk(R)->in_clk(R)	0.809    2.539/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.539/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.539/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.539/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.539/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[60][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.540/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.540/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.540/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[62][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.540/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[59][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.540/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_id_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][19]/RN    1
in_clk(R)->in_clk(R)	0.808    2.540/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][29]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.540/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][19]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][18]/RN    1
in_clk(R)->in_clk(R)	0.842    2.541/*         -0.034/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/offset_fsm_cs_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][18]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][17]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][26]/RN    1
in_clk(R)->in_clk(R)	0.813    2.541/*         -0.011/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][26]/RN    1
in_clk(R)->in_clk(R)	0.807    2.542/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][0]/RN    1
in_clk(R)->in_clk(R)	0.835    2.542/*         -0.035/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iEMPTY_reg/SN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][20]/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/state_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][25]/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][25]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][33]/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/jump_req_q_reg/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/stall_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.544/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][33]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][33]/RN    1
in_clk(R)->in_clk(R)	0.808    2.544/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][36]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][33]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][36]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][34]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][36]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][34]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][36]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][34]/RN    1
in_clk(R)->in_clk(R)	0.808    2.545/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][34]/RN    1
in_clk(R)->in_clk(R)	0.808    2.546/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.546/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.807    2.547/*         -0.010/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][7]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.555/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.556/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.556/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][9]/RN    1
in_clk(R)->in_clk(R)	0.797    2.556/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.556/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][9]/RN    1
in_clk(R)->in_clk(R)	0.797    2.556/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[2][25]/RN    1
in_clk(R)->in_clk(R)	0.797    2.556/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[1][25]/RN    1
in_clk(R)->in_clk(R)	0.797    2.556/*         -0.007/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_FIFO_REGISTERS_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.562/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][9]/RN    1
in_clk(R)->in_clk(R)	0.809    2.562/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.562/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.562/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.562/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/RN    1
in_clk(R)->in_clk(R)	0.807    2.562/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][7]/RN    1
in_clk(R)->in_clk(R)	0.807    2.563/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.563/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_Q_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.563/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_MVF_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.564/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_IFSB_iCount_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/iBaudStepD_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RX/RX_BRC_iCounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.564/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.566/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.566/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.566/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.566/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.567/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/fifo_i/addr_Q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.568/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.568/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.568/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.568/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.568/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/instr_valid_id_o_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/is_hwlp_id_q_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/hwlp_dec_cnt_if_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.570/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.571/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.571/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/core_busy_q_reg/RN    1
in_clk(R)->in_clk(R)	0.812    2.571/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/hwlp_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.571/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_32.prefetch_buffer_i/instr_addr_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.571/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/int_controller_i/exc_ctrl_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.807    2.571/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[61][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.571/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.571/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.571/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.572/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.572/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.572/*         0.001/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.805    2.573/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.573/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.573/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][1]/RN    1
in_clk(R)->in_clk(R)	0.805    2.573/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][1]/RN    1
in_clk(R)->in_clk(R)	0.804    2.578/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.579/*         -0.012/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/pc_tracking_fsm_cs_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.582/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][6]/RN    1
in_clk(R)->in_clk(R)	0.814    2.584/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.584/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][4]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.791    2.586/*         0.004/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.589/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.593/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.596/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.596/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.597/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.597/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.597/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.597/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iRDAddr_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.601/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.601/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.603/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.604/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.604/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.604/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.604/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.604/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.605/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][10]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][10]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.014/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.605/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.606/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.606/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.812    2.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.812    2.607/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.818    2.607/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][9]/RN    1
in_clk(R)->in_clk(R)	0.818    2.607/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.608/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.609/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][3]/RN    1
in_clk(R)->in_clk(R)	0.815    2.612/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.613/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.613/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][3]/RN    1
in_clk(R)->in_clk(R)	0.832    2.614/*         -0.039/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_cause_q_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.810    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.614/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.615/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.617/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][10]/RN    1
in_clk(R)->in_clk(R)	0.804    2.621/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][0]/RN    1
in_clk(R)->in_clk(R)	0.804    2.621/*         -0.001/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][3]/RN    1
in_clk(R)->in_clk(R)	0.798    2.627/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][0]/RN    1
in_clk(R)->in_clk(R)	0.798    2.627/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.627/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][8]/RN    1
in_clk(R)->in_clk(R)	0.798    2.627/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.627/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.627/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.627/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][2]/RN    1
in_clk(R)->in_clk(R)	0.798    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][3]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][7]/RN    1
in_clk(R)->in_clk(R)	0.797    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.628/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][5]/RN    1
in_clk(R)->in_clk(R)	0.797    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][0]/RN    1
in_clk(R)->in_clk(R)	0.797    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][8]/RN    1
in_clk(R)->in_clk(R)	0.797    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][8]/RN    1
in_clk(R)->in_clk(R)	0.797    2.628/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][8]/RN    1
in_clk(R)->in_clk(R)	0.797    2.629/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][8]/RN    1
in_clk(R)->in_clk(R)	0.797    2.629/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][8]/RN    1
in_clk(R)->in_clk(R)	0.807    2.629/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.629/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.630/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.631/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_end_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[0][11]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_start_q_reg[1][11]/RN    1
in_clk(R)->in_clk(R)	0.813    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.632/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.812    2.633/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.633/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.811    2.634/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.635/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/rdata_sel_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.811    2.635/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.635/*         -0.015/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_ssth_q_reg/RN    1
in_clk(R)->in_clk(R)	0.811    2.635/*         -0.016/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/settings_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.806    2.640/*         -0.014/*        top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/csr_req_q_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.642/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][2]/RN    1
in_clk(R)->in_clk(R)	0.802    2.643/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.802    2.643/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.800    2.645/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.800    2.645/*         -0.006/*        top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.646/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.646/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.646/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][1]/RN    1
in_clk(R)->in_clk(R)	0.815    2.650/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.651/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.651/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[58][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.654/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][8]/RN    1
in_clk(R)->in_clk(R)	0.809    2.656/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.656/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.656/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.656/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.657/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.657/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.660/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][8]/RN    1
in_clk(R)->in_clk(R)	0.807    2.660/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.660/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.660/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][6]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][0]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][10]/RN    1
in_clk(R)->in_clk(R)	0.807    2.661/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.666/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.666/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.666/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[40][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[46][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.669/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[45][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.673/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.673/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[44][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[47][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.673/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.673/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][0]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.676/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.677/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    2.677/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.810    2.677/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.677/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][8]/RN    1
in_clk(R)->in_clk(R)	0.805    2.677/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.677/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.678/*         -0.000/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][9]/RN    1
in_clk(R)->in_clk(R)	0.809    2.678/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.678/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.805    2.678/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.679/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][2]/RN    1
in_clk(R)->in_clk(R)	0.800    2.682/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][10]/RN    1
in_clk(R)->in_clk(R)	0.800    2.682/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][9]/RN    1
in_clk(R)->in_clk(R)	0.800    2.683/*         0.001/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][3]/RN    1
in_clk(R)->in_clk(R)	0.798    2.685/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][3]/RN    1
in_clk(R)->in_clk(R)	0.797    2.685/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][9]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[49][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[48][6]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][4]/RN    1
in_clk(R)->in_clk(R)	0.809    2.688/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][1]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[51][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[53][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[54][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[52][4]/RN    1
in_clk(R)->in_clk(R)	0.808    2.689/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[55][4]/RN    1
in_clk(R)->in_clk(R)	0.793    2.690/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][4]/RN    1
in_clk(R)->in_clk(R)	0.793    2.690/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][3]/RN    1
in_clk(R)->in_clk(R)	0.793    2.690/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.690/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_IS_DSR/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.690/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_IS_SIN/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.690/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_IS_CTS/iD_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.793    2.690/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][3]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][6]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][5]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][5]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][5]/RN    1
in_clk(R)->in_clk(R)	0.801    2.697/*         0.002/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][3]/RN    1
in_clk(R)->in_clk(R)	0.799    2.700/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.799    2.700/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][3]/RN    1
in_clk(R)->in_clk(R)	0.799    2.700/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.799    2.700/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][9]/RN    1
in_clk(R)->in_clk(R)	0.799    2.700/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][9]/RN    1
in_clk(R)->in_clk(R)	0.795    2.703/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.795    2.703/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.795    2.703/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.795    2.703/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][5]/RN    1
in_clk(R)->in_clk(R)	0.795    2.704/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][6]/RN    1
in_clk(R)->in_clk(R)	0.795    2.704/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][5]/RN    1
in_clk(R)->in_clk(R)	0.795    2.704/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][5]/RN    1
in_clk(R)->in_clk(R)	0.795    2.704/*         0.003/*         top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][9]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.707/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.708/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.712/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.714/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][5]/RN    1
in_clk(R)->in_clk(R)	0.809    2.715/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][10]/RN    1
in_clk(R)->in_clk(R)	0.796    2.717/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.796    2.718/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.796    2.718/*         0.007/*         top_inst_core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.796    2.719/*         0.009/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][9]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][7]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][0]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][1]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][3]/RN    1
in_clk(R)->in_clk(R)	0.805    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][2]/RN    1
in_clk(R)->in_clk(R)	0.804    2.720/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][2]/RN    1
in_clk(R)->in_clk(R)	0.793    2.721/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.793    2.721/*         0.011/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.790    2.724/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.790    2.724/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.003/*         top_inst_core_region_i/CORE.RISCV_CORE/debug_unit_i/wdata_q_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.790    2.725/*         0.010/*         top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.728/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.728/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.728/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.728/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.728/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.729/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.730/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[26][10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.730/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.730/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[24][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.730/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[27][1]/RN    1
in_clk(R)->in_clk(R)	0.813    2.730/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][8]/RN    1
in_clk(R)->in_clk(R)	0.810    2.732/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][6]/RN    1
in_clk(R)->in_clk(R)	0.780    2.734/*         0.014/*         top_inst_core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.818    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][7]/RN    1
in_clk(R)->in_clk(R)	0.817    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.735/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[41][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.738/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[43][5]/RN    1
in_clk(R)->in_clk(R)	0.814    2.739/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[42][0]/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_type_ex_o_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_sign_ext_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.819    2.743/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/branch_in_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.743/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_req_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.748/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.814    2.748/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.748/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.748/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.749/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.813    2.749/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][5]/RN    1
in_clk(R)->in_clk(R)	0.813    2.749/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.813    2.750/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.750/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.750/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[0][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.750/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][1]/RN    1
in_clk(R)->in_clk(R)	0.843    2.751/*         -0.036/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[0]/SN    1
in_clk(R)->in_clk(R)	0.843    2.751/*         -0.036/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[1]/SN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.755/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.755/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.755/*         -0.016/*        top_inst_core_region_i/instr_mem_axi_if/axi_mem_if_SP_i_Slave_w_buffer_LP/buffer_i_Pop_Pointer_CS_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.758/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.758/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[25][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][9]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[30][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.759/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[31][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[28][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[29][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.808    2.764/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/iFECounter_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.767/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.767/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.768/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][8]/RN    1
in_clk(R)->in_clk(R)	0.809    2.769/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.769/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][8]/RN    1
in_clk(R)->in_clk(R)	0.806    2.772/*         -0.007/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][7]/RN    1
in_clk(R)->in_clk(R)	0.821    2.772/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/prepost_useincr_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.821    2.773/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.820    2.773/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/data_misaligned_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.817    2.777/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.817    2.777/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/mult_en_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.818    2.777/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.818    2.777/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.818    2.777/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.817    2.777/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][7]/RN    1
in_clk(R)->in_clk(R)	0.818    2.778/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][0]/RN    1
in_clk(R)->in_clk(R)	0.815    2.779/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.779/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/csr_access_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.780/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.780/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.780/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/regfile_alu_we_ex_o_reg/RN    1
in_clk(R)->in_clk(R)	0.814    2.781/*         -0.008/*        top_inst_core_region_i/CORE.RISCV_CORE/ex_stage_i/regfile_we_lsu_reg/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.782/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.782/*         -0.007/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operator_ex_o_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.785/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.785/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][9]/RN    1
in_clk(R)->in_clk(R)	0.808    2.786/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.787/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][0]/RN    1
in_clk(R)->in_clk(R)	0.808    2.787/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][0]/RN    1
in_clk(R)->in_clk(R)	0.805    2.790/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][10]/RN    1
in_clk(R)->in_clk(R)	0.805    2.790/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.790/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[18][4]/RN    1
in_clk(R)->in_clk(R)	0.816    2.794/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.794/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.795/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.798/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.798/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][10]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][7]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][8]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.799/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.800/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][1]/RN    1
in_clk(R)->in_clk(R)	0.809    2.802/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.802/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][2]/RN    1
in_clk(R)->in_clk(R)	0.809    2.802/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.805/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[17][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.805/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[21][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.805/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[23][0]/RN    1
in_clk(R)->in_clk(R)	0.817    2.805/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.806/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.806/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.806/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.806/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.806/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][7]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[11]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[10]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.816    2.807/*         -0.011/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/pc_ex_o_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.807/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/alu_operand_c_ex_o_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.815    2.807/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.815    2.807/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][9]/RN    1
in_clk(R)->in_clk(R)	0.815    2.808/*         -0.010/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.814    2.808/*         -0.009/*        top_inst_core_region_i/CORE.RISCV_CORE/id_stage_i/hwloop_regs_i/hwlp_counter_q_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][0]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][7]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][3]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[16][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.809/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.810/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.812/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.812/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.812/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][9]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][10]/RN    1
in_clk(R)->in_clk(R)	0.810    2.813/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][10]/RN    1
in_clk(R)->in_clk(R)	0.809    2.814/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.814/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.814/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.814/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][10]/RN    1
in_clk(R)->in_clk(R)	0.808    2.815/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][7]/RN    1
in_clk(R)->in_clk(R)	0.808    2.815/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][10]/RN    1
in_clk(R)->in_clk(R)	0.805    2.817/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[19][0]/RN    1
in_clk(R)->in_clk(R)	0.805    2.817/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[20][0]/RN    1
in_clk(R)->in_clk(R)	0.805    2.817/*         -0.009/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[22][0]/RN    1
in_clk(R)->in_clk(R)	0.818    2.820/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.821/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][2]/RN    1
in_clk(R)->in_clk(R)	0.817    2.821/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][2]/RN    1
in_clk(R)->in_clk(R)	0.817    2.821/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][2]/RN    1
in_clk(R)->in_clk(R)	0.817    2.822/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][10]/RN    1
in_clk(R)->in_clk(R)	0.814    2.823/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][0]/RN    1
in_clk(R)->in_clk(R)	0.816    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][5]/RN    1
in_clk(R)->in_clk(R)	0.816    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][4]/RN    1
in_clk(R)->in_clk(R)	0.814    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][1]/RN    1
in_clk(R)->in_clk(R)	0.814    2.824/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.825/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][5]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][6]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][8]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][2]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][1]/RN    1
in_clk(R)->in_clk(R)	0.812    2.826/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][10]/RN    1
in_clk(R)->in_clk(R)	0.813    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][7]/RN    1
in_clk(R)->in_clk(R)	0.813    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][9]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][7]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[7][4]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[6][3]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[1][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][10]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][0]/RN    1
in_clk(R)->in_clk(R)	0.812    2.827/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][0]/RN    1
in_clk(R)->in_clk(R)	0.809    2.831/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][4]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][1]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][5]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][6]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][2]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][5]/RN    1
in_clk(R)->in_clk(R)	0.811    2.836/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][6]/RN    1
in_clk(R)->in_clk(R)	0.810    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][6]/RN    1
in_clk(R)->in_clk(R)	0.810    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][1]/RN    1
in_clk(R)->in_clk(R)	0.810    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][2]/RN    1
in_clk(R)->in_clk(R)	0.810    2.837/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][2]/RN    1
in_clk(R)->in_clk(R)	0.816    2.850/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.851/*         -0.013/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.853/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][9]/RN    1
in_clk(R)->in_clk(R)	0.813    2.853/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][2]/RN    1
in_clk(R)->in_clk(R)	0.813    2.853/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.853/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][3]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[2][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[0][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[4][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[5][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][4]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[3][0]/RN    1
in_clk(R)->in_clk(R)	0.813    2.854/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.810    2.857/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.857/*         -0.006/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.857/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][3]/RN    1
in_clk(R)->in_clk(R)	0.810    2.858/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][4]/RN    1
in_clk(R)->in_clk(R)	0.810    2.858/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][4]/RN    1
in_clk(R)->in_clk(R)	0.807    2.861/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][3]/RN    1
in_clk(R)->in_clk(R)	0.807    2.861/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][8]/RN    1
in_clk(R)->in_clk(R)	0.807    2.861/*         -0.005/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][7]/RN    1
in_clk(R)->in_clk(R)	0.805    2.861/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.805    2.861/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.805    2.861/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iWRAddr_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.802    2.866/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][3]/RN    1
in_clk(R)->in_clk(R)	0.802    2.866/*         -0.003/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][4]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][6]/RN    1
in_clk(R)->in_clk(R)	0.816    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][3]/RN    1
in_clk(R)->in_clk(R)	0.816    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][3]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][2]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[11][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[10][8]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][6]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][1]/RN    1
in_clk(R)->in_clk(R)	0.817    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][1]/RN    1
in_clk(R)->in_clk(R)	0.816    2.887/*         -0.012/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][6]/RN    1
in_clk(R)->in_clk(R)	0.810    2.894/*         -0.008/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[8][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.895/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][5]/RN    1
in_clk(R)->in_clk(R)	0.808    2.895/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][6]/RN    1
in_clk(R)->in_clk(R)	0.808    2.895/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][8]/RN    1
in_clk(R)->in_clk(R)	0.808    2.896/*         -0.010/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[9][1]/RN    1
in_clk(R)->in_clk(R)	0.837    2.897/*         -0.035/*        top_inst_peripherals_i/apb_uart_i/SOUT_reg/SN    1
in_clk(R)->in_clk(R)	0.815    2.917/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[12][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.918/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[14][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.918/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][2]/RN    1
in_clk(R)->in_clk(R)	0.815    2.918/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[15][8]/RN    1
in_clk(R)->in_clk(R)	0.815    2.918/*         -0.011/*        top_inst_peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[13][8]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[5]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[7]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[9]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[6]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[8]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[2]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[1]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[3]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[4]/RN    1
in_clk(R)->in_clk(R)	0.790    2.948/*         -0.010/*        top_inst_core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i_A_Q_reg[0]/RN    1
in_clk(R)->in_clk(R)	0.789    2.949/*         -0.009/*        top_inst_core_region_i/instr_mem/is_boot_q_reg/RN    1
