Warnings in file C:\Users\kaife\OneDrive\Desktop\alchitry\1D_Flash_Quantum_Tunneling\1DFlashQuantumTunneling\theflash\source\au_top.luc:
    Line 11, Column 4 : "io_dip" was never used
Starting Vivado...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {C:\Users\kaife\OneDrive\Desktop\alchitry\1D_Flash_Quantum_Tunneling\1DFlashQuantumTunneling\theflash\work\project.tcl}
# set projDir "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado"
# set projName "theflash"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/au_top_0.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/ws2812b_writer_1.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/reset_conditioner_2.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/edge_detector_3.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/button_conditioner_4.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/game_customBeta_5.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/multi_seven_seg_6.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/converter_7.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/entities_handler_8.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/lives_and_levels_9.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/pipeline_10.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/alu_16_bit_11.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/game_CU_12.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/game_miniRegfiles_13.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/counter_14.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/counter_15.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/counter_16.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/seven_seg_17.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/decoder_18.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/alu_arithmetic_19.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/alu_boolean_20.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/alu_compare_21.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/verilog/alu_shifter_22.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" "C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Thu Nov 26 18:08:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov 26 18:08:14 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 340.074 ; gain = 92.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'ws2812b_writer_1' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/ws2812b_writer_1.v:11]
	Parameter PIXEL_COUNT bound to: 6'b100000 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_writer_1' (1#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/ws2812b_writer_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (2#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_4' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/pipeline_10.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (4#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_4' (5#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/button_conditioner_4.v:13]
INFO: [Synth 8-6157] synthesizing module 'game_customBeta_5' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_customBeta_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_16_bit_11' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_16_bit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_arithmetic_19' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_arithmetic_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_arithmetic_19' (6#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_arithmetic_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_boolean_20' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_boolean_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_boolean_20' (7#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_boolean_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_compare_21' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_compare_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_compare_21' (8#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_compare_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_shifter_22' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_shifter_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_shifter_22' (9#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_shifter_22.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_16_bit_11.v:92]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_bit_11' (10#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_16_bit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_12' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_CU_12.v:7]
	Parameter IDLE_game_fsm bound to: 7'b0000000 
	Parameter CHECK_PP_game_fsm bound to: 7'b0000001 
	Parameter PP_PLUS_game_fsm bound to: 7'b0000010 
	Parameter PP_MINUS_game_fsm bound to: 7'b0000011 
	Parameter BRANCH_PP_game_fsm bound to: 7'b0000100 
	Parameter CHECKPP_EQ_E1_game_fsm bound to: 7'b0000101 
	Parameter CHECKPP_EQ_E2_game_fsm bound to: 7'b0000110 
	Parameter CHECKPP_EQ_E3_game_fsm bound to: 7'b0000111 
	Parameter CHECKPP_EQ_E4_game_fsm bound to: 7'b0001000 
	Parameter CHECKPP_EQ_E5_game_fsm bound to: 7'b0001001 
	Parameter CHECKPP_EQ_E6_game_fsm bound to: 7'b0001010 
	Parameter CHECKPP_EQ_E7_game_fsm bound to: 7'b0001011 
	Parameter CHECKPP_EQ_E8_game_fsm bound to: 7'b0001100 
	Parameter CHECKPP_EQ_E9_game_fsm bound to: 7'b0001101 
	Parameter CHECKPP_EQ_E10_game_fsm bound to: 7'b0001110 
	Parameter CHECKPP_EQ_E11_game_fsm bound to: 7'b0001111 
	Parameter CHECKPP_EQ_E12_game_fsm bound to: 7'b0010000 
	Parameter CHECKPP_EQ_E13_game_fsm bound to: 7'b0010001 
	Parameter CHECKPP_EQ_E14_game_fsm bound to: 7'b0010010 
	Parameter CHECKPP_EQ_E15_game_fsm bound to: 7'b0010011 
	Parameter CHECKPP_EQ_E16_game_fsm bound to: 7'b0010100 
	Parameter BRANCH_PP_EQ_E1_game_fsm bound to: 7'b0010101 
	Parameter BRANCH_PP_EQ_E2_game_fsm bound to: 7'b0010110 
	Parameter BRANCH_PP_EQ_E3_game_fsm bound to: 7'b0010111 
	Parameter BRANCH_PP_EQ_E4_game_fsm bound to: 7'b0011000 
	Parameter BRANCH_PP_EQ_E5_game_fsm bound to: 7'b0011001 
	Parameter BRANCH_PP_EQ_E6_game_fsm bound to: 7'b0011010 
	Parameter BRANCH_PP_EQ_E7_game_fsm bound to: 7'b0011011 
	Parameter BRANCH_PP_EQ_E8_game_fsm bound to: 7'b0011100 
	Parameter BRANCH_PP_EQ_E9_game_fsm bound to: 7'b0011101 
	Parameter BRANCH_PP_EQ_E10_game_fsm bound to: 7'b0011110 
	Parameter BRANCH_PP_EQ_E11_game_fsm bound to: 7'b0011111 
	Parameter BRANCH_PP_EQ_E12_game_fsm bound to: 7'b0100000 
	Parameter BRANCH_PP_EQ_E13_game_fsm bound to: 7'b0100001 
	Parameter BRANCH_PP_EQ_E14_game_fsm bound to: 7'b0100010 
	Parameter BRANCH_PP_EQ_E15_game_fsm bound to: 7'b0100011 
	Parameter BRANCH_PP_EQ_E16_game_fsm bound to: 7'b0100100 
	Parameter CHECK_END_REACHED_game_fsm bound to: 7'b0100101 
	Parameter BRANCH_END_REACHED_game_fsm bound to: 7'b0100110 
	Parameter CHECK_NEXTLVL_EXISTS_game_fsm bound to: 7'b0100111 
	Parameter BRANCH_NEXT_LVL_EXISTS_game_fsm bound to: 7'b0101000 
	Parameter WIN_game_fsm bound to: 7'b0101001 
	Parameter CURRENT_LVL_PLUS_game_fsm bound to: 7'b0101010 
	Parameter NEXT_LVL_PP_game_fsm bound to: 7'b0101011 
	Parameter RESET_PP_game_fsm bound to: 7'b0101100 
	Parameter RESET_STOP_GAME_game_fsm bound to: 7'b0101101 
	Parameter RESET_FAST_COUNTER_game_fsm bound to: 7'b0101110 
	Parameter RESET_SLOW_COUNTER_game_fsm bound to: 7'b0101111 
	Parameter RESET_LIVES_game_fsm bound to: 7'b0110000 
	Parameter RESET_LVL_game_fsm bound to: 7'b0110001 
	Parameter CHECK_STOP_GAME_game_fsm bound to: 7'b0110010 
	Parameter BRANCH_STOP_GAME_game_fsm bound to: 7'b0110011 
	Parameter SLOW_COUNTER_PLUS_game_fsm bound to: 7'b0110100 
	Parameter FAST_COUNTER_PLUS_game_fsm bound to: 7'b0110101 
	Parameter CHECK_LVL_EQ_3_game_fsm bound to: 7'b0110110 
	Parameter BRANCH_LVL_EQ_3_game_fsm bound to: 7'b0110111 
	Parameter CHECK_LVL_EQ_2_game_fsm bound to: 7'b0111000 
	Parameter BRANCH_LVL_EQ_2_game_fsm bound to: 7'b0111001 
	Parameter CHECK_FAST_COUNTER_MOD_3_game_fsm bound to: 7'b0111010 
	Parameter BRANCH_FAST_COUNTER_MOD_3_game_fsm bound to: 7'b0111011 
	Parameter CHECK_FAST_COUNTER_MOD_2_game_fsm bound to: 7'b0111100 
	Parameter BRANCH_FAST_COUNTER_MOD_2_game_fsm bound to: 7'b0111101 
	Parameter BLINK_E1_game_fsm bound to: 7'b0111110 
	Parameter BLINK_E2_game_fsm bound to: 7'b0111111 
	Parameter BLINK_E3_game_fsm bound to: 7'b1000000 
	Parameter BLINK_E4_game_fsm bound to: 7'b1000001 
	Parameter BLINK_E5_game_fsm bound to: 7'b1000010 
	Parameter BLINK_E6_game_fsm bound to: 7'b1000011 
	Parameter BLINK_E7_game_fsm bound to: 7'b1000100 
	Parameter BLINK_E8_game_fsm bound to: 7'b1000101 
	Parameter BLINK_E9_game_fsm bound to: 7'b1000110 
	Parameter BLINK_E10_game_fsm bound to: 7'b1000111 
	Parameter BLINK_E11_game_fsm bound to: 7'b1001000 
	Parameter BLINK_E12_game_fsm bound to: 7'b1001001 
	Parameter BLINK_E13_game_fsm bound to: 7'b1001010 
	Parameter BLINK_E14_game_fsm bound to: 7'b1001011 
	Parameter BLINK_E15_game_fsm bound to: 7'b1001100 
	Parameter BLINK_E16_game_fsm bound to: 7'b1001101 
	Parameter CHECK_LIVES_MORE_THAN_1_game_fsm bound to: 7'b1001110 
	Parameter BRANCH_LIVES_MORE_THAN_1_game_fsm bound to: 7'b1001111 
	Parameter LIVES_MINUS_game_fsm bound to: 7'b1010000 
	Parameter LOSE_game_fsm bound to: 7'b1010001 
	Parameter LOSE_LIVES_game_fsm bound to: 7'b1010010 
	Parameter RESPAWN_PP_game_fsm bound to: 7'b1010011 
	Parameter TEMP_STATE_game_fsm bound to: 7'b1010100 
	Parameter RESET_E1_game_fsm bound to: 7'b1010101 
	Parameter RESET_E2_game_fsm bound to: 7'b1010110 
	Parameter RESET_E3_game_fsm bound to: 7'b1010111 
	Parameter RESET_E4_game_fsm bound to: 7'b1011000 
	Parameter RESET_E5_game_fsm bound to: 7'b1011001 
	Parameter RESET_E6_game_fsm bound to: 7'b1011010 
	Parameter RESET_E7_game_fsm bound to: 7'b1011011 
	Parameter RESET_E8_game_fsm bound to: 7'b1011100 
	Parameter RESET_E9_game_fsm bound to: 7'b1011101 
	Parameter RESET_E10_game_fsm bound to: 7'b1011110 
	Parameter RESET_E11_game_fsm bound to: 7'b1011111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_CU_12.v:149]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_12' (11#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_CU_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_13' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:218]
INFO: [Synth 8-226] default block is never used [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:320]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_13' (12#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (13#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_15' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_15.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11001 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_15' (14#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_15.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_customBeta_5.v:217]
INFO: [Synth 8-226] default block is never used [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_customBeta_5.v:235]
INFO: [Synth 8-6155] done synthesizing module 'game_customBeta_5' (15#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/game_customBeta_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (16#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_17' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_17' (17#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (18#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (19#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'converter_7' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/converter_7.v:7]
WARNING: [Synth 8-3936] Found unconnected internal register 'diff2_reg' and it is trimmed from '5' to '4' bits. [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/converter_7.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'diff_reg' and it is trimmed from '5' to '4' bits. [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/converter_7.v:21]
INFO: [Synth 8-6155] done synthesizing module 'converter_7' (20#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/converter_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'entities_handler_8' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/entities_handler_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'entities_handler_8' (21#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/entities_handler_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'lives_and_levels_9' [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/lives_and_levels_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'lives_and_levels_9' (22#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/lives_and_levels_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[15]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerposition[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[4]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[3]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[2]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[1]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e6position[0]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[4]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[3]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[2]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[1]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e11position[0]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[4]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[3]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[2]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[1]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port e16position[0]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[15]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[4]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[3]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[2]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port playerwon[1]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[15]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[14]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[13]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[12]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[11]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[10]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[9]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[8]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[7]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[6]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[5]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[4]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[3]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[2]
WARNING: [Synth 8-3331] design entities_handler_8 has unconnected port lives_left[1]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[15]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[14]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[13]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[12]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[11]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[10]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[9]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[8]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[7]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[6]
WARNING: [Synth 8-3331] design converter_7 has unconnected port pp[5]
WARNING: [Synth 8-3331] design converter_7 has unconnected port lives[15]
WARNING: [Synth 8-3331] design converter_7 has unconnected port lives[14]
WARNING: [Synth 8-3331] design converter_7 has unconnected port lives[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.285 ; gain = 150.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.285 ; gain = 150.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 398.285 ; gain = 150.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.340 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.340 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 747.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 747.340 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 747.340 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 747.340 ; gain = 499.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "M_pixel_ctr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_bit_ctr_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.srcs/sources_1/imports/verilog/alu_arithmetic_19.v:23]
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_12'
INFO: [Synth 8-5546] ROM "control_sig_wdsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_sig_ra" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_sig_bsel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control_sig_asel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_game_fsm_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_game_fsm |                          0000000 |                          0000000
FAST_COUNTER_PLUS_game_fsm |                          0000001 |                          0110101
 CHECK_LVL_EQ_3_game_fsm |                          0000010 |                          0110110
BRANCH_LVL_EQ_3_game_fsm |                          0000011 |                          0110111
       BLINK_E1_game_fsm |                          0000100 |                          0111110
       BLINK_E2_game_fsm |                          0000101 |                          0111111
       BLINK_E3_game_fsm |                          0000110 |                          1000000
       BLINK_E4_game_fsm |                          0000111 |                          1000001
       BLINK_E5_game_fsm |                          0001000 |                          1000010
       BLINK_E6_game_fsm |                          0001001 |                          1000011
 CHECK_LVL_EQ_2_game_fsm |                          0001010 |                          0111000
BRANCH_LVL_EQ_2_game_fsm |                          0001011 |                          0111001
CHECK_FAST_COUNTER_MOD_2_game_fsm |                          0001100 |                          0111100
BRANCH_FAST_COUNTER_MOD_2_game_fsm |                          0001101 |                          0111101
       BLINK_E7_game_fsm |                          0001110 |                          1000100
       BLINK_E8_game_fsm |                          0001111 |                          1000101
       BLINK_E9_game_fsm |                          0010000 |                          1000110
      BLINK_E10_game_fsm |                          0010001 |                          1000111
      BLINK_E11_game_fsm |                          0010010 |                          1001000
CHECK_FAST_COUNTER_MOD_3_game_fsm |                          0010011 |                          0111010
BRANCH_FAST_COUNTER_MOD_3_game_fsm |                          0010100 |                          0111011
      BLINK_E12_game_fsm |                          0010101 |                          1001001
      BLINK_E13_game_fsm |                          0010110 |                          1001010
      BLINK_E14_game_fsm |                          0010111 |                          1001011
      BLINK_E15_game_fsm |                          0011000 |                          1001100
      BLINK_E16_game_fsm |                          0011001 |                          1001101
CHECK_STOP_GAME_game_fsm |                          0011010 |                          0110010
BRANCH_STOP_GAME_game_fsm |                          0011011 |                          0110011
SLOW_COUNTER_PLUS_game_fsm |                          0011100 |                          0110100
        PP_PLUS_game_fsm |                          0011101 |                          0000010
       CHECK_PP_game_fsm |                          0011110 |                          0000001
      BRANCH_PP_game_fsm |                          0011111 |                          0000100
       PP_MINUS_game_fsm |                          0100000 |                          0000011
  CHECKPP_EQ_E1_game_fsm |                          0100001 |                          0000101
BRANCH_PP_EQ_E1_game_fsm |                          0100010 |                          0010101
  CHECKPP_EQ_E2_game_fsm |                          0100011 |                          0000110
BRANCH_PP_EQ_E2_game_fsm |                          0100100 |                          0010110
  CHECKPP_EQ_E3_game_fsm |                          0100101 |                          0000111
BRANCH_PP_EQ_E3_game_fsm |                          0100110 |                          0010111
  CHECKPP_EQ_E4_game_fsm |                          0100111 |                          0001000
BRANCH_PP_EQ_E4_game_fsm |                          0101000 |                          0011000
  CHECKPP_EQ_E5_game_fsm |                          0101001 |                          0001001
BRANCH_PP_EQ_E5_game_fsm |                          0101010 |                          0011001
  CHECKPP_EQ_E6_game_fsm |                          0101011 |                          0001010
BRANCH_PP_EQ_E6_game_fsm |                          0101100 |                          0011010
  CHECKPP_EQ_E7_game_fsm |                          0101101 |                          0001011
BRANCH_PP_EQ_E7_game_fsm |                          0101110 |                          0011011
  CHECKPP_EQ_E8_game_fsm |                          0101111 |                          0001100
BRANCH_PP_EQ_E8_game_fsm |                          0110000 |                          0011100
  CHECKPP_EQ_E9_game_fsm |                          0110001 |                          0001101
BRANCH_PP_EQ_E9_game_fsm |                          0110010 |                          0011101
 CHECKPP_EQ_E10_game_fsm |                          0110011 |                          0001110
BRANCH_PP_EQ_E10_game_fsm |                          0110100 |                          0011110
 CHECKPP_EQ_E11_game_fsm |                          0110101 |                          0001111
BRANCH_PP_EQ_E11_game_fsm |                          0110110 |                          0011111
 CHECKPP_EQ_E12_game_fsm |                          0110111 |                          0010000
BRANCH_PP_EQ_E12_game_fsm |                          0111000 |                          0100000
 CHECKPP_EQ_E13_game_fsm |                          0111001 |                          0010001
BRANCH_PP_EQ_E13_game_fsm |                          0111010 |                          0100001
 CHECKPP_EQ_E14_game_fsm |                          0111011 |                          0010010
BRANCH_PP_EQ_E14_game_fsm |                          0111100 |                          0100010
 CHECKPP_EQ_E15_game_fsm |                          0111101 |                          0010011
BRANCH_PP_EQ_E15_game_fsm |                          0111110 |                          0100011
 CHECKPP_EQ_E16_game_fsm |                          0111111 |                          0010100
BRANCH_PP_EQ_E16_game_fsm |                          1000000 |                          0100100
CHECK_LIVES_MORE_THAN_1_game_fsm |                          1000001 |                          1001110
BRANCH_LIVES_MORE_THAN_1_game_fsm |                          1000010 |                          1001111
    LIVES_MINUS_game_fsm |                          1000011 |                          1010000
     RESPAWN_PP_game_fsm |                          1000100 |                          1010011
     LOSE_LIVES_game_fsm |                          1000101 |                          1010010
           LOSE_game_fsm |                          1000110 |                          1010001
CHECK_END_REACHED_game_fsm |                          1000111 |                          0100101
BRANCH_END_REACHED_game_fsm |                          1001000 |                          0100110
CHECK_NEXTLVL_EXISTS_game_fsm |                          1001001 |                          0100111
BRANCH_NEXT_LVL_EXISTS_game_fsm |                          1001010 |                          0101000
            WIN_game_fsm |                          1001011 |                          0101001
CURRENT_LVL_PLUS_game_fsm |                          1001100 |                          0101010
    NEXT_LVL_PP_game_fsm |                          1001101 |                          0101011
       RESET_PP_game_fsm |                          1001110 |                          0101100
RESET_STOP_GAME_game_fsm |                          1001111 |                          0101101
RESET_FAST_COUNTER_game_fsm |                          1010000 |                          0101110
RESET_SLOW_COUNTER_game_fsm |                          1010001 |                          0101111
    RESET_LIVES_game_fsm |                          1010010 |                          0110000
      RESET_LVL_game_fsm |                          1010011 |                          0110001
       RESET_E1_game_fsm |                          1010100 |                          1010101
       RESET_E2_game_fsm |                          1010101 |                          1010110
       RESET_E3_game_fsm |                          1010110 |                          1010111
       RESET_E4_game_fsm |                          1010111 |                          1011000
       RESET_E5_game_fsm |                          1011000 |                          1011001
       RESET_E6_game_fsm |                          1011001 |                          1011010
       RESET_E7_game_fsm |                          1011010 |                          1011011
       RESET_E8_game_fsm |                          1011011 |                          1011100
       RESET_E9_game_fsm |                          1011100 |                          1011101
      RESET_E10_game_fsm |                          1011101 |                          1011110
      RESET_E11_game_fsm |                          1011110 |                          1011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'sequential' in module 'game_CU_12'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 747.340 ; gain = 499.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 32    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    768 Bit        Muxes := 2     
	   3 Input    768 Bit        Muxes := 1     
	   2 Input    592 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 6     
	  95 Input     16 Bit        Muxes := 1     
	  32 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  95 Input      7 Bit        Muxes := 1     
	 126 Input      7 Bit        Muxes := 1     
	  95 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  95 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  95 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	  95 Input      1 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2812b_writer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
Module reset_conditioner_2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module edge_detector_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module alu_arithmetic_19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
Module alu_boolean_20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module alu_compare_21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module alu_shifter_22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module alu_16_bit_11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module game_CU_12 
Detailed RTL Component Info : 
+---Muxes : 
	  95 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  95 Input      7 Bit        Muxes := 1     
	 126 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  95 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  95 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	  95 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  95 Input      1 Bit        Muxes := 2     
Module game_miniRegfiles_13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	  32 Input     16 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 1     
Module game_customBeta_5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
Module counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module multi_seven_seg_6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module entities_handler_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input    768 Bit        Muxes := 2     
	   3 Input    768 Bit        Muxes := 1     
	   2 Input    592 Bit        Muxes := 1     
Module lives_and_levels_9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP arithmeticUnit/s1, operation Mode is: A*B.
DSP Report: operator arithmeticUnit/s1 is absorbed into DSP arithmeticUnit/s1.
DSP Report: Generating DSP arithmeticUnit/s0, operation Mode is: A*B.
DSP Report: operator arithmeticUnit/s0 is absorbed into DSP arithmeticUnit/s0.
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[11]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[11]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[11]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[11]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[11]' (FDRE) to 'gameMachine/memory/M_temp_reg7_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[11]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_temp_reg7_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gameMachine/\memory/M_player_score_q_reg[11] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[10]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[10]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[10]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[10]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[10]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[10]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[10]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[10] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[9]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[9]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[9]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[9]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[9]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[9]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[9]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[9] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[8]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[8]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[8]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[8]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[8]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[8]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[8]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[8] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[12]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[12]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[12]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[12]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[12]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[12]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[12]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[12] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[13]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[13]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[13]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[13]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[13]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[13]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[13]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[13] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[14]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[14]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[14]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[14]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[14]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[14]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[14]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[14] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_player_score_q_reg[3]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[3]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[3]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[3]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[3]' (FDRE) to 'gameMachine/memory/M_temp_reg2_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[3]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[3]' (FDRE) to 'gameMachine/memory/M_temp_reg3_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_temp_reg3_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_player_score_q_reg[2]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[2]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[2]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[2]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[2]' (FDRE) to 'gameMachine/memory/M_temp_reg2_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[2]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[2]' (FDRE) to 'gameMachine/memory/M_temp_reg3_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_temp_reg3_q_reg[2] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[0]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[0]' (FDS) to 'gameMachine/memory/M_start_position_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[0]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[0]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[0]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[0]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[0]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_player_score_q_reg[1]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[1]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[1]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[1]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[1]' (FDRE) to 'gameMachine/memory/M_temp_reg2_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[1]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[1]' (FDRE) to 'gameMachine/memory/M_temp_reg3_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_temp_reg3_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[7]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[7]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[7]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[7]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[7]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[7]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[7]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[6]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[6]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[6]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[6]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[6]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[6]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[6]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg8_q_reg[4]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_start_position_q_reg[4]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg7_q_reg[4]' (FDRE) to 'gameMachine/memory/M_temp_reg4_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[4]' (FDRE) to 'gameMachine/memory/M_temp_reg2_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[4]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[4]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg3_q_reg[4]' (FDRE) to 'gameMachine/memory/M_player_score_q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[4] )
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg4_q_reg[5]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_always_one_q_reg[5]' (FDR) to 'gameMachine/memory/M_start_position_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'gameMachine/memory/M_temp_reg2_q_reg[5]' (FDRE) to 'gameMachine/memory/M_temp_reg8_q_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_always_one_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gameMachine/\memory/M_start_position_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gameMachine/\memory/M_player_score_q_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 747.340 ; gain = 499.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_arithmetic_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu_arithmetic_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 786.555 ; gain = 538.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 997.141 ; gain = 749.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   132|
|3     |DSP48E1 |     1|
|4     |LUT1    |    18|
|5     |LUT2    |    86|
|6     |LUT3    |   276|
|7     |LUT4    |   111|
|8     |LUT5    |   155|
|9     |LUT6    |   428|
|10    |MUXF7   |    56|
|11    |MUXF8   |     9|
|12    |FDRE    |   518|
|13    |FDSE    |    50|
|14    |IBUF    |     6|
|15    |OBUF    |    52|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       |  1899|
|2     |  btn_cond_down         |button_conditioner_4   |    36|
|3     |    sync                |pipeline_10_7          |     3|
|4     |  btn_cond_mid          |button_conditioner_4_0 |    36|
|5     |    sync                |pipeline_10_6          |     3|
|6     |  btn_cond_up           |button_conditioner_4_1 |    36|
|7     |    sync                |pipeline_10            |     3|
|8     |  edge_dt_btn_down      |edge_detector_3        |     1|
|9     |  edge_dt_btn_mid       |edge_detector_3_2      |     1|
|10    |  edge_dt_btn_up        |edge_detector_3_3      |     1|
|11    |  gameMachine           |game_customBeta_5      |  1605|
|12    |    fast_timer          |counter_15             |    35|
|13    |    fast_timer_detector |edge_detector_3_4      |     1|
|14    |    game_alu            |alu_16_bit_11          |    34|
|15    |      arithmeticUnit    |alu_arithmetic_19      |    32|
|16    |      compareUnit       |alu_compare_21         |     2|
|17    |    game_controlunit    |game_CU_12             |   748|
|18    |    memory              |game_miniRegfiles_13   |   747|
|19    |    slow_timer          |counter_14             |    36|
|20    |    slow_timer_detector |edge_detector_3_5      |     4|
|21    |  led_strip             |ws2812b_writer_1       |    68|
|22    |  reset_cond            |reset_conditioner_2    |     7|
|23    |  test_display          |multi_seven_seg_6      |    49|
|24    |    ctr                 |counter_16             |    49|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 998.152 ; gain = 750.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 998.152 ; gain = 401.539
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 998.152 ; gain = 750.594
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 998.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
221 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 998.152 ; gain = 750.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 998.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 18:10:05 2020...
[Thu Nov 26 18:10:10 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 250.457 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 26 18:10:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Nov 26 18:10:10 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 552.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 552.621 ; gain = 307.242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 562.996 ; gain = 10.375

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18afc7a44

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.723 ; gain = 490.727

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bfe22c0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bfe22c0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19f6e8cd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 26 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19f6e8cd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25872a10d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24c999aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              26  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1150.453 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24c999aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.731 . Memory (MB): peak = 1150.453 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 24c999aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1150.453 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24c999aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.453 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.453 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24c999aa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1150.453 ; gain = 597.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1150.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17c1b417d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1150.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.750 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ba2d3da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1170.570 ; gain = 19.820

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15992c69d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15992c69d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.313 ; gain = 33.563
Phase 1 Placer Initialization | Checksum: 15992c69d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f15f882b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1184.313 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 161b7d422

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1184.313 ; gain = 33.563
Phase 2 Global Placement | Checksum: cedf42f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cedf42f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 228d9b184

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1caaa2e72

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19b0d00ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24aa86e8b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 240bfe9d5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 234051b03

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ea193955

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b8d4adf8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1184.313 ; gain = 33.563
Phase 3 Detail Placement | Checksum: b8d4adf8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1184.313 ; gain = 33.563

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d8a1be9a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d8a1be9a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1186.824 ; gain = 36.074
INFO: [Place 30-746] Post Placement Timing Summary WNS=-36.985. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16cc988c0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074
Phase 4.1 Post Commit Optimization | Checksum: 16cc988c0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16cc988c0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16cc988c0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.824 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: fcac1f84

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fcac1f84

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074
Ending Placer Task | Checksum: 4907eb91

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1186.824 ; gain = 36.074
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 1186.824 ; gain = 36.371
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.824 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.305 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1195.176 ; gain = 8.352
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1195.176 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1195.176 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 487d0d8e ConstDB: 0 ShapeSum: 8ade03 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9f7f563b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1318.270 ; gain = 123.094
Post Restoration Checksum: NetGraph: c550470 NumContArr: 932a51cb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9f7f563b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1328.332 ; gain = 133.156

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9f7f563b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1334.359 ; gain = 139.184

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9f7f563b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1334.359 ; gain = 139.184
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 170592fbd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.262 ; gain = 146.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-35.797| TNS=-14425.938| WHS=-0.061 | THS=-0.850 |

Phase 2 Router Initialization | Checksum: 15bc1b331

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1345.836 ; gain = 150.660

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2adc053e2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1347.254 ; gain = 152.078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.549| TNS=-15546.537| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e664e155

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1350.273 ; gain = 155.098

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.160| TNS=-15384.724| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 100d3eb61

Time (s): cpu = 00:02:10 ; elapsed = 00:01:26 . Memory (MB): peak = 1351.281 ; gain = 156.105

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 503
Phase 4.3 Global Iteration 2 | Checksum: e35c5b47

Time (s): cpu = 00:02:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1351.281 ; gain = 156.105
Phase 4 Rip-up And Reroute | Checksum: e35c5b47

Time (s): cpu = 00:02:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1351.281 ; gain = 156.105

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10bb5750b

Time (s): cpu = 00:02:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1351.281 ; gain = 156.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.067| TNS=-15380.832| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 8d2eb929

Time (s): cpu = 00:02:24 ; elapsed = 00:01:35 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8d2eb929

Time (s): cpu = 00:02:24 ; elapsed = 00:01:35 . Memory (MB): peak = 1354.242 ; gain = 159.066
Phase 5 Delay and Skew Optimization | Checksum: 8d2eb929

Time (s): cpu = 00:02:24 ; elapsed = 00:01:35 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ede3aca

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.005| TNS=-15355.130| WHS=0.180  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ede3aca

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066
Phase 6 Post Hold Fix | Checksum: 15ede3aca

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.82054 %
  Global Horizontal Routing Utilization  = 1.07639 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1499ba780

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1499ba780

Time (s): cpu = 00:02:24 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22aa14e4a

Time (s): cpu = 00:02:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-38.005| TNS=-15355.130| WHS=0.180  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22aa14e4a

Time (s): cpu = 00:02:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:25 ; elapsed = 00:01:36 . Memory (MB): peak = 1354.242 ; gain = 159.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1354.242 ; gain = 159.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1354.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1354.242 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1354.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/kaife/OneDrive/Desktop/alchitry/1D_Flash_Quantum_Tunneling/1DFlashQuantumTunneling/theflash/work/vivado/theflash/theflash.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP gameMachine/game_alu/arithmeticUnit/s1 input gameMachine/game_alu/arithmeticUnit/s1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gameMachine/game_alu/arithmeticUnit/s1 input gameMachine/game_alu/arithmeticUnit/s1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gameMachine/game_alu/arithmeticUnit/s1 output gameMachine/game_alu/arithmeticUnit/s1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gameMachine/game_alu/arithmeticUnit/s1 multiplier stage gameMachine/game_alu/arithmeticUnit/s1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12759136 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1786.281 ; gain = 409.555
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 18:13:48 2020...
[Thu Nov 26 18:13:51 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:03:41 . Memory (MB): peak = 250.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 18:13:51 2020...

Finished building project.
