<module name="ISP_CSIPHY2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CSIPHY_REG0" acronym="CSIPHY_REG0" offset="0x0" width="32" description="First Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="NA"/>
    <bitfield id="HSCLOCKCONFIG" width="1" begin="24" end="24" resetval="0" description="Disable clock missing detector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x00" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="THS_TERM" width="8" begin="15" end="8" resetval="0x04" description="Ths-term timing parameter in multiples of CSI2_96M_FCLK period.Requirement from DSI_PHY spec = (Dn Voltage 450 mV) &#8211;35 ns + 4 UI. Effective time for enabling termination = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay ~ (1&#8211;2)*DDRCLK + Ths-term + ~ (1&#8211;15) ns. Programmed value = ceil(12.5 ns/DDRClk period)&#8211;1. Default value: 4 for 400 MHz. 20 percent clock frequency tolerance." range="" rwaccess="RW"/>
    <bitfield id="THS_SETTLE" width="8" begin="7" end="0" resetval="0x27" description="Ths-settle timing parameter in multiples of DDR clock period.Derived requirement from DSI_PHY spec = (90 ns + 6 UI) &#8211; (145 ns + 10 UI). Effective Ths-settle seen on the line (starting to look for sync pattern) = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay &#8211; pipeline delay in HS data path. ~ (1&#8211;2)*DDRCLK + Ths-settle + ~ (1&#8211;15) ns &#8211; 1*DDRClk Programmed value = ceil(90 ns/DDR clock period)+3. Default value: 39 for 400 MHz." range="" rwaccess="RW"/>
  </register>
  <register id="CSIPHY_REG1" acronym="CSIPHY_REG1" offset="0x4" width="32" description="Second Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RESETDONECSI2_96M_FCLK" width="1" begin="29" end="29" resetval="0x-" description="Reset Done flag for the CSI2_96M_FCLK domainRead 0x0: Reset in progress Read 0x1: Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESETDONERXBYTECLK" width="1" begin="28" end="28" resetval="0x-" description="Reset Done flag for the RxByteClkHS clock domain Read 0x0: Reset in progress Read 0x1: Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_MISS_DETECTOR_STATUS" width="1" begin="25" end="25" resetval="0" description="1:Error in clock missing detector. 0:Clock missing detector successful" range="" rwaccess="R"/>
    <bitfield id="TCLK_TERM" width="7" begin="24" end="18" resetval="0x00" description="Tclk-term timing parameter in multiples of CSI2_96M_FCLK period.Requirement from DSI_PHY spec = (Dn Voltage 450 mV) &#8211;55 ns. Effective time for enabling termination = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay ~ (1&#8211;2)*CSI2_96M_FCLK + Tclk-term + ~ (1&#8211;15) ns. Programmed value = ceil(9.5 ns/CSI2_96M_FCLK period)&#8211;1). Default value: 0 for 96 MHz. 5 percent clock frequency tolerance." range="" rwaccess="RW"/>
    <bitfield id="DPHY_HS_SYNC_PATTERN" width="8" begin="17" end="10" resetval="0xB8" description="DPHY mode HS sync pattern in byte order(reverse of received order)" range="" rwaccess="RW"/>
    <bitfield id="TCLK_MISS" width="2" begin="9" end="8" resetval="0x1" description="Tclk-miss timing parameter in multiples of CSI2_96M_FCLK periodProgrammed value = ceil(15 ns/CSI2_96M_FCLK period)&#8211;1 Default value: 1 for 96 MHz" range="" rwaccess="RW"/>
    <bitfield id="TCLK_SETTLE" width="8" begin="7" end="0" resetval="0x0E" description="Tclk-settle timing parameter in multiples of CSI2_96M_FCLK period.Derived requirement from DSI_PHY spec = 145 ns &#8211;435 ns. Effective Ths-settle = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay ~ (1&#8211;2)*CSI2_96M_FCLK + Tclk-settle + ~ (1&#8211;15) ns. Programmed value = max(3, ceil(155 ns/CSI2_96M_FCLK period)&#8211;1). Default value: 14 for 96 MHz. 5 percent clock frequency tolerance" range="" rwaccess="RW"/>
  </register>
  <register id="CSIPHY_REG2" acronym="CSIPHY_REG2" offset="0x8" width="32" description="Third register">
    <bitfield id="TRIGGER_CMD_RXTRIGESC0" width="2" begin="31" end="30" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC0" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC1" width="2" begin="29" end="28" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC1" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC2" width="2" begin="27" end="26" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC2" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC3" width="2" begin="25" end="24" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC3" range="" rwaccess="RW"/>
    <bitfield id="CCP2_SYNC_PATTERN" width="24" begin="23" end="0" resetval="0x0000FF" description="CCP2 mode sync pattern in byte order" range="" rwaccess="R"/>
  </register>
</module>
