<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mprj_io</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_mprj_io'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mprj_io')">mprj_io</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 58.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod62.html#Toggle" > 58.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/mprj_io.v')">/home/rady/caravel/caravel_redesign_cocotb/caravel/verilog/rtl/mprj_io.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod62.html#inst_tag_3702"  onclick="showContent('inst_tag_3702')">caravel_top.uut.padframe.mprj_pads</a></td>
<td class="s5 cl rt"> 58.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod62.html#Toggle" > 58.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_mprj_io'>
<hr>
<a name="inst_tag_3702"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_3702" >caravel_top.uut.padframe.mprj_pads</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 58.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod62.html#Toggle" > 58.34</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.24</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 59.21</td>
<td class="s4 cl rt"> 41.18</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod75.html#inst_tag_4354" >padframe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3712" id="tag_urg_inst_3712">area1_io_pad[0]</a></td>
<td class="s4 cl rt"> 49.02</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3722" id="tag_urg_inst_3722">area1_io_pad[10]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3723" id="tag_urg_inst_3723">area1_io_pad[11]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3724" id="tag_urg_inst_3724">area1_io_pad[12]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3725" id="tag_urg_inst_3725">area1_io_pad[13]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3726" id="tag_urg_inst_3726">area1_io_pad[14]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3727" id="tag_urg_inst_3727">area1_io_pad[15]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3728" id="tag_urg_inst_3728">area1_io_pad[16]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3729" id="tag_urg_inst_3729">area1_io_pad[17]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3730" id="tag_urg_inst_3730">area1_io_pad[18]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3713" id="tag_urg_inst_3713">area1_io_pad[1]</a></td>
<td class="s5 cl rt"> 50.58</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 39.24</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3714" id="tag_urg_inst_3714">area1_io_pad[2]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3715" id="tag_urg_inst_3715">area1_io_pad[3]</a></td>
<td class="s5 cl rt"> 50.29</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.08</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3716" id="tag_urg_inst_3716">area1_io_pad[4]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3717" id="tag_urg_inst_3717">area1_io_pad[5]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3718" id="tag_urg_inst_3718">area1_io_pad[6]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3719" id="tag_urg_inst_3719">area1_io_pad[7]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3720" id="tag_urg_inst_3720">area1_io_pad[8]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3721" id="tag_urg_inst_3721">area1_io_pad[9]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3731" id="tag_urg_inst_3731">area2_io_pad[0]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3741" id="tag_urg_inst_3741">area2_io_pad[10]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3742" id="tag_urg_inst_3742">area2_io_pad[11]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3743" id="tag_urg_inst_3743">area2_io_pad[12]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3744" id="tag_urg_inst_3744">area2_io_pad[13]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3745" id="tag_urg_inst_3745">area2_io_pad[14]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3746" id="tag_urg_inst_3746">area2_io_pad[15]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3747" id="tag_urg_inst_3747">area2_io_pad[16]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3748" id="tag_urg_inst_3748">area2_io_pad[17]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3749" id="tag_urg_inst_3749">area2_io_pad[18]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3732" id="tag_urg_inst_3732">area2_io_pad[1]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3733" id="tag_urg_inst_3733">area2_io_pad[2]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3734" id="tag_urg_inst_3734">area2_io_pad[3]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3735" id="tag_urg_inst_3735">area2_io_pad[4]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3736" id="tag_urg_inst_3736">area2_io_pad[5]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3737" id="tag_urg_inst_3737">area2_io_pad[6]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3738" id="tag_urg_inst_3738">area2_io_pad[7]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3739" id="tag_urg_inst_3739">area2_io_pad[8]</a></td>
<td class="s4 cl rt"> 48.95</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod65.html#inst_tag_3740" id="tag_urg_inst_3740">area2_io_pad[9]</a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 38.95</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mprj_io'>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod62.html" >mprj_io</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">10</td>
<td class="rt">25.64 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1702</td>
<td class="rt">993</td>
<td class="rt">58.34 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">851</td>
<td class="rt">688</td>
<td class="rt">80.85 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">851</td>
<td class="rt">305</td>
<td class="rt">35.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">6</td>
<td class="rt">18.18 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">1514</td>
<td class="rt">957</td>
<td class="rt">63.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">757</td>
<td class="rt">670</td>
<td class="rt">88.51 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">757</td>
<td class="rt">287</td>
<td class="rt">37.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">36</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">18</td>
<td class="rt">19.15 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">18</td>
<td class="rt">19.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vdda1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>vssa1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vssa2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>analog_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>analog_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>porb_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>vccd_conb[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>io[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td>INOUT</td>
</tr><tr>
<td>io_out[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">*T15</span>,<span title = "RTL-debug/simv/test">*T24</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span>,<span title = "RTL-hk_regs_rst_spi/simv/test">T26</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td>INPUT</td>
</tr><tr>
<td>oeb[37:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-hk_regs_wr_wb_cpu/simv/test">T4</span></td>
<td>INPUT</td>
</tr><tr>
<td>enh[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_timer/simv/test">T2</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>inp_dis[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_o/simv/test">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>ib_mode_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
<td>INPUT</td>
</tr><tr>
<td>vtrip_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_0011/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>slow_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
<td>INPUT</td>
</tr><tr>
<td>holdover[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_en[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_0011/simv/test">T5</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_sel[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_01/simv/test">T6</span>,<span title = "RTL-serial_shifting_1100/simv/test">T18</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span></td>
<td>INPUT</td>
</tr><tr>
<td>analog_pol[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-serial_shifting_0011/simv/test">T5</span>,<span title = "RTL-serial_shifting_10/simv/test">T7</span>,<span title = "RTL-serial_shifting_01/simv/test">T6</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-debug/simv/test">T24</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span>,<span title = "RTL-gpio_all_i_pd_user/simv/test">T21</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[6:4]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">*T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span>,<span title = "RTL-serial_shifting_0011/simv/test">*T5</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[10]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_i/simv/test">*T19</span>,<span title = "RTL-gpio_all_i_user/simv/test">*T22</span>,<span title = "RTL-serial_shifting_10/simv/test">*T7</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[12]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[15]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[18]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[27]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[30]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[32:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[35:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[36]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[38:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[39]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[41:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[42]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[45]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[48]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[50:49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[51]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[53:52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[54]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[56:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[57]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[59:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[60]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[63]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[66]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[69]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[71:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[72]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[74:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[75]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[77:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[78]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[80:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[81]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[83:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[84]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[87]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[90]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[92:91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[93]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[95:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[96]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[98:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[99]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[102]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[105]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">*T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[108]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[110:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>dm[111]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">*T1</span>,<span title = "RTL-IRQ_uart/simv/test">*T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">*T11</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>dm[113:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-IRQ_uart/simv/test">T3</span>,<span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span></td>
<td>INPUT</td>
</tr><tr>
<td>io_in[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-gpio_all_bidir_user/simv/test">T25</span>,<span title = "RTL-gpio_all_i/simv/test">T19</span>,<span title = "RTL-gpio_all_i_pd/simv/test">T20</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>io_in_3v3[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_no_cpu_all_i/simv/test">T13</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>analog_io[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td>INOUT</td>
</tr><tr>
<td>analog_noesd_io[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-IRQ_external/simv/test">T1</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td>INOUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>loop0_io[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>loop1_io[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>no_connect_1a[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>no_connect_1b[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_i/simv/test">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_spi_o/simv/test">T15</span>,<span title = "RTL-gpio_all_bidir_user/simv/test">T25</span></td>
</tr><tr>
<td>no_connect_2a[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
</tr><tr>
<td>no_connect_2b[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "RTL-bitbang_cpu_all_i/simv/test">T11</span>,<span title = "RTL-bitbang_cpu_all_o/simv/test">T12</span>,<span title = "RTL-bitbang_no_cpu_all_o/simv/test">T14</span></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_3702">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_mprj_io">
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
