
---------- Begin Simulation Statistics ----------
simSeconds                                   0.135590                       # Number of seconds simulated (Second)
simTicks                                 135590145180                       # Number of ticks simulated (Tick)
finalTick                                135590145180                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  38270.25                       # Real time elapsed on the host (Second)
hostTickRate                                  3542965                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1339432                       # Number of bytes of host memory used (Byte)
simInsts                                   1080274855                       # Number of instructions simulated (Count)
simOps                                     1986182281                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    28228                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      51899                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         5955884                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.551313                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.813852                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       20352485                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    3853                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      20223005                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  9310                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              512279                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          1217570                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                523                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples            5846801                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.458815                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.040404                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   643894     11.01%     11.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   298030      5.10%     16.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   971853     16.62%     32.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   959820     16.42%     49.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1357567     23.22%     72.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   652262     11.16%     83.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   616705     10.55%     94.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    63359      1.08%     95.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   283311      4.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total              5846801                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  15287     18.45%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     18.45% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    11      0.01%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                2      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     18.47% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt             1348      1.63%     20.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     20.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     20.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           14372     17.35%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     37.44% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 21220     25.61%     63.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                17852     21.55%     84.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             3747      4.52%     89.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            9006     10.87%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       403213      1.99%      1.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     12990478     64.24%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       162064      0.80%     67.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          117      0.00%     67.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       363293      1.80%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           11      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       277936      1.37%     70.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     70.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           12      0.00%     70.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       150773      0.75%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            4      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     70.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd        79322      0.39%     71.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       398921      1.97%     73.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv         4083      0.02%     73.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       327456      1.62%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     74.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2705251     13.38%     88.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1598311      7.90%     96.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       317029      1.57%     97.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       444731      2.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      20223005                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.395467                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              82845                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.004097                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                41476527                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               18384071                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       17760101                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  4908439                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 2486054                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         2292126                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   17434232                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     2468405                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                    13415                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            661                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         109083                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   455235087                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads       3039157                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1936297                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       455051                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       204184                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch           23      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       409596     25.59%     25.59% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       409267     25.57%     51.17% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect         1023      0.06%     51.23% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond       752862     47.04%     98.27% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond        20088      1.26%     99.53% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.53% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         7555      0.47%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total       1600414                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           23      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return         2695      5.54%      5.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect         3291      6.77%     12.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect           93      0.19%     12.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        37511     77.13%     89.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond         3482      7.16%     96.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     96.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond         1539      3.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        48634                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           11      0.14%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          382      4.84%      5.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           44      0.56%      5.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         6602     83.73%     89.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          774      9.82%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond           71      0.90%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         7885                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       406901     26.22%     26.22% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       405976     26.16%     52.38% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          930      0.06%     52.44% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond       715350     46.10%     98.54% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond        16606      1.07%     99.61% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.61% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond         6016      0.39%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total      1551779                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          190      2.67%      2.67% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           40      0.56%      3.24% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         6185     87.08%     90.31% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          618      8.70%     99.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond           70      0.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         7103                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget       514825     32.17%     32.17% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB       669014     41.80%     73.97% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       409596     25.59%     99.56% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect         6979      0.44%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total      1600414                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         2245     28.50%     28.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return         5592     70.99%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           11      0.14%     99.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           29      0.37%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         7877                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted           752885                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken       240815                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             7885                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           705                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         3250                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted         4635                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups             1600414                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                3123                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 709038                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.443034                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1258                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           8578                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6979                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1599                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           23      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       409596     25.59%     25.59% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       409267     25.57%     51.17% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect         1023      0.06%     51.23% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond       752862     47.04%     98.27% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond        20088      1.26%     99.53% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.53% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         7555      0.47%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total      1600414                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           23      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       409576     45.95%     45.95% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          504      0.06%     46.01% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect         1023      0.11%     46.12% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond       472300     52.99%     99.11% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          395      0.04%     99.15% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.15% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         7555      0.85%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total       891376                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          382     12.23%     12.23% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     12.23% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1967     62.98%     75.22% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          774     24.78%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         3123                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          382     12.23%     12.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.23% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1967     62.98%     75.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          774     24.78%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         3123                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         8578                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits         6979                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1599                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          115                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         8693                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              412985                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                412980                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              6079                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                406901                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             406901                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct       500747                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong       214603                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect       193057                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect         2800                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          159                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect       513054                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong         1742                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong         1487                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           23                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong          935                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit          146                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit          858                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2        13608                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6         9767                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9         2859                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10         8448                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11         3297                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12          757                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13        16733                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14         3885                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15         2298                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16         6937                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17         5222                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        21983                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19         1042                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20         1028                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21         1329                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        17786                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        66716                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26         1097                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28         5618                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32         3514                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36         5162                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0        15073                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2         9155                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6        10435                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9         5779                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10         5907                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11         1603                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        17261                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        26798                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14         1878                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15         1192                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16         1664                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17         1151                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        17304                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19         1077                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20          893                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21          705                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        66057                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24         5607                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26          982                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28         3429                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32         5136                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts         506443                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           3330                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             6371                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples      5778804                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     3.433938                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.191946                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        1040363     18.00%     18.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1366669     23.65%     41.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         945120     16.35%     58.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         353651      6.12%     64.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          34933      0.60%     64.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         191920      3.32%     68.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         157573      2.73%     70.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          27179      0.47%     71.25% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1661396     28.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total      5778804                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       2220                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               406906                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       402109      2.03%      2.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     12802197     64.51%     66.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       161836      0.82%     67.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           84      0.00%     67.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       356503      1.80%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           10      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       277491      1.40%     70.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     70.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           10      0.00%     70.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       147746      0.74%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            3      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd        79293      0.40%     71.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       398183      2.01%     73.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv         4083      0.02%     73.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       327056      1.65%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     75.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2688971     13.55%     88.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1585877      7.99%     96.91% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       299948      1.51%     98.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       312653      1.58%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     19844053                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1661396                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              1048                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.protStores                  320355                       # [Protean] Number of protected stores (Count)
system.cpu0.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                  147950                       # [Protean] Number of x-taint primitives (Count)
system.cpu0.commit.predAccess                  218436                       # [Protean] Correctly predicted access loads (Count)
system.cpu0.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu0.commit.mispredAccess              2770483                       # [Protean] Mispredicted access loads (Count)
system.cpu0.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu0.commitStats0.numInsts            10803095                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              19844053                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      10803095                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        19844053                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.551313                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.813852                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs           4887449                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           2270334                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         17915320                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts         2988919                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        1898530                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       402109      2.03%      2.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     12802197     64.51%     66.54% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult       161836      0.82%     67.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           84      0.00%     67.36% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       356503      1.80%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       277491      1.40%     70.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     70.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           10      0.00%     70.55% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       147746      0.74%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd        79293      0.40%     71.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt       398183      2.01%     73.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv         4083      0.02%     73.72% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult       327056      1.65%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     75.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead      2688971     13.55%     88.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      1585877      7.99%     96.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       299948      1.51%     98.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       312653      1.58%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     19844053                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl      1551779                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      1137932                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       413847                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       715350                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl       836429                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       406906                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       406901                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                     1699601                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                    219395                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes            13119                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes               15148                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples                58                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples                58                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples                58                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples                58                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 1645828                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               302499                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  3855082                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                35727                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  7665                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              667068                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1633                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              20430245                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5548                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           20075852                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches         1563950                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts        3015993                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       1909676                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           3.370759                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads       4633400                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites      8715604                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       3234939                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      1977680                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads     23028878                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     13633448                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs          4925669                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads      7943622                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           1085589                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      4213845                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  18562                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          701                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          344                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1568981                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 2109                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples           5846801                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.504181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.657964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 1925749     32.94%     32.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   32924      0.56%     33.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   39142      0.67%     34.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  605385     10.35%     44.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  300593      5.14%     49.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  299534      5.12%     54.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2643474     45.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total             5846801                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             11158036                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.873448                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches           1600414                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.268711                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      1622349                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     7665                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     71368                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   62593                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              20356338                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 413                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3039157                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1936297                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 1285                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      128                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   61626                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          1512                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          4670                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1836                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                6506                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                20060947                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               20052227                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 13372068                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 23496546                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       3.366793                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.569108                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1095094                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads                  50238                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               1512                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 37767                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                1781                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    36                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2988919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.250831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           11.164465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2956621     98.92%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               18527      0.62%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                5385      0.18%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                1091      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                1309      0.04%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 415      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 445      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  97      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  78      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  85      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               108      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               111      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                57      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                75      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                79      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                64      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                47      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                22      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                20      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                82      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                50      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                59      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                25      0.00%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                35      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                44      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                41      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                46      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               154      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              2516      0.08%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              1165      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              66      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1136                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2988919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu0.lsq0.proteanUnprotUnprotForwards      1072089                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtUnprotForwards         6140                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtProtForwards         9304                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu0.lsq0.proteanUnprotProtForwards         7561                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu0.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu0.lsq0.delayedWritebackTicks      528012577                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu0.lsq0.delayedWritebackCount          57496                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                3015489                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1911550                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2884                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4190                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1569111                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      252                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean  66919558083                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 94635845314.211349                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1e+11-1.5e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value      1910118                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 133837206048                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   1751029014                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 133839116166                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  7665                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1662888                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 138807                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2648                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  3872382                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               162411                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              20399967                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 15141                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 44368                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents         101314                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           31492748                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   62252160                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                23451825                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  3415209                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             30561032                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  931707                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     41                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 40                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   135236                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        24464745                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       40769122                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                10803095                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  19844053                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   60                       # Number of system calls (Count)
system.cpu1.numCycles                       450415616                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              1.657390                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.603358                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      615210080                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                 1190427                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     584284357                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                538891                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           115590884                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        202301901                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             959700                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          450371504                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.297339                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.462636                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                171781919     38.14%     38.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                126397169     28.07%     66.21% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 68147790     15.13%     81.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 40050752      8.89%     90.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 28149024      6.25%     96.48% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  9937286      2.21%     98.69% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  3352988      0.74%     99.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1397710      0.31%     99.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1156866      0.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            450371504                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 208623      1.47%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                   18      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                 34367      0.24%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           621646      4.38%      6.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      6.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      6.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt              438      0.00%      6.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      6.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      6.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult           31514      0.22%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      6.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                337636      2.38%      8.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               100261      0.71%      9.40% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead         12846826     90.53%     99.93% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           10078      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2091244      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    197979961     33.88%     34.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        44360      0.01%     34.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv       289439      0.05%     34.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd    105860096     18.12%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      5736138      0.98%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           40      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        69043      0.01%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     87781511     15.02%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp         4229      0.00%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      2700066      0.46%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        20495      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     43874141      7.51%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     17936093      3.07%     79.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      3223339      0.55%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead    115017746     19.69%     99.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1656416      0.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     584284357                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.297212                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           14191407                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.024289                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               894514390                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              306272836                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      220311682                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                739156126                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               425753866                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       338560493                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  220094389                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   376290131                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                  4707042                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                          11375                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          44112                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    10183366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads     127772193                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7895178                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     10473323                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      5950287                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            6      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       479585      1.23%      1.23% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       455915      1.17%      2.39% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           11      0.00%      2.39% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     37787961     96.64%     99.03% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond       254870      0.65%     99.68% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.68% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond       123779      0.32%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      39102127                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            6      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return       260602      2.42%      2.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect       236934      2.20%      4.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            7      0.00%      4.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      9987192     92.85%     97.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       176784      1.64%     99.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        94219      0.88%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     10755744                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          195      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            3      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond      1782642     99.07%     99.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond        16607      0.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond           15      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total      1799462                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       218983      0.77%      0.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       218981      0.77%      1.55% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.00%      1.55% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond     27800769     98.08%     99.62% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        78086      0.28%     99.90% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond        29560      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     28346383                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           79      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond      1583054     99.57%     99.58% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond         6704      0.42%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond           12      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total      1589852                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget     12763104     32.64%     32.64% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     25750017     65.85%     98.49% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       479584      1.23%     99.72% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       109422      0.28%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     39102127                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       171893      9.64%      9.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return      1610902     90.36%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total      1782795                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         37787967                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken     25044997                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect          1799462                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           410                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       204873                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted      1594589                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups            39102127                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              204855                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               30990397                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.792550                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            637                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         123790                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            109422                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses           14368                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            6      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       479585      1.23%      1.23% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       455915      1.17%      2.39% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           11      0.00%      2.39% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     37787961     96.64%     99.03% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond       254870      0.65%     99.68% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.68% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond       123779      0.32%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     39102127                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            6      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       479585      5.91%      5.91% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          252      0.00%      5.92% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           11      0.00%      5.92% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      7507917     92.56%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          180      0.00%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond       123779      1.53%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      8111730                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          195      0.10%      0.10% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.10% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       188053     91.80%     91.89% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond        16607      8.11%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       204855                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          195      0.10%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       188053     91.80%     91.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond        16607      8.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       204855                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       123790                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       109422                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses        14368                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           18                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       123808                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              716528                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                716526                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes            497543                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                218983                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             218983                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct      9080503                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong     18720266                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect     18293233                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect       197247                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         2407                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect      7679688                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong       302976                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong       108350                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong          108                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong          846                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        17867                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit        86352                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       111444                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       354742                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       159259                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       263614                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11       110429                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       730103                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13        79584                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       282437                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       318175                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       255092                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       260722                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       427955                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19       424341                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20      1062921                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21      1236773                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22      1288525                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24      2302712                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26      2964923                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28      3605501                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32      1576334                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36      1086220                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0       279464                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       250867                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       414693                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       356300                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       834830                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       141021                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       271620                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13        96951                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       368132                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       940165                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       528731                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17       441139                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18       893467                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19       999136                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20      1241932                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21      1808531                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22      1633483                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24      2552844                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26      2359008                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28      1551956                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32       937536                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts      113693784                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         230727                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts          1766675                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    434721404                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.152024                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.842823                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      236988424     54.52%     54.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       84646267     19.47%     73.99% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       24843551      5.71%     79.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       63786352     14.67%     94.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1670885      0.38%     94.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2078245      0.48%     95.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        2731337      0.63%     95.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        2156333      0.50%     96.36% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       15820010      3.64%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    434721404                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                     153818                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               218985                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      1566534      0.31%      0.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    162188552     32.39%     32.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        43688      0.01%     32.71% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv       239432      0.05%     32.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     87759219     17.52%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      5104296      1.02%     51.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     51.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           40      0.00%     51.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        65120      0.01%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     87646559     17.50%     68.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp         4229      0.00%     68.81% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      2693704      0.54%     69.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        20488      0.00%     69.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     43870803      8.76%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     15835697      3.16%     81.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      2945562      0.59%     81.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     89212719     17.81%     99.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1612981      0.32%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    500809623                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     15820010                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations             28320                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.protStores                 3360649                       # [Protean] Number of protected stores (Count)
system.cpu1.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                 6278868                       # [Protean] Number of x-taint primitives (Count)
system.cpu1.commit.predAccess                90936726                       # [Protean] Correctly predicted access loads (Count)
system.cpu1.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu1.commit.mispredAccess             14111690                       # [Protean] Mispredicted access loads (Count)
system.cpu1.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu1.commitStats0.numInsts           271762000                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             500809623                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     271762000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       500809623                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 1.657390                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.603358                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs         109606959                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts         318013636                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        271842545                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts       105048416                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        4558543                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass      1566534      0.31%      0.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    162188552     32.39%     32.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult        43688      0.01%     32.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv       239432      0.05%     32.75% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd     87759219     17.52%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      5104296      1.02%     51.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     51.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           40      0.00%     51.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc        65120      0.01%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     51.31% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd     87646559     17.50%     68.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp         4229      0.00%     68.81% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      2693704      0.54%     69.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv        20488      0.00%     69.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult     43870803      8.76%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     15835697      3.16%     81.28% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      2945562      0.59%     81.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead     89212719     17.81%     99.68% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1612981      0.32%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    500809623                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     28346383                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     28097836                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       248547                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     27800769                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       545614                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       218985                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       218983                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                    15868523                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                 112706399                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes            33760                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes               33914                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples              4503                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples              4503                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples              4503                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples              4503                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                40063529                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            296135884                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 48620828                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             63667354                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               1883909                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            23898211                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                33008                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             631961186                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                69472                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          579574945                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        32068024                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts      132644187                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       4854938                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           1.286756                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     165420827                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    172422082                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads     413716543                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites    336003158                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    453746535                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    154280307                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs        137499125                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    205641286                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            2                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          26339023                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    405556027                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                3833728                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1066                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       118922                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                 41146099                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                34871                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         450371504                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.541711                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.429164                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               301300929     66.90%     66.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                16499777      3.66%     70.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 9523983      2.11%     72.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                17847157      3.96%     76.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 5512246      1.22%     77.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                14919763      3.31%     81.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                84767649     18.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           450371504                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            373995168                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.830333                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          39102127                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.086813                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     42777888                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  1883909                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  51327297                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 3539176                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             616400507                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              682348                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts               127772193                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7895178                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               396652                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                  3078989                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    7817                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         41008                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect       1572857                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       170999                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts             1743856                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               559213188                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              558872175                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                371182338                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                685344177                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.240792                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.541600                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                    4057852                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads               22723777                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 108                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              41008                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               3336635                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  11                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache               2316465                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples         105048416                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            56.626946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           79.655507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              59944871     57.06%     57.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             3186825      3.03%     60.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29             1382040      1.32%     61.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             1826766      1.74%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49             2113457      2.01%     65.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59             1882639      1.79%     66.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69             2289594      2.18%     69.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79             2059395      1.96%     71.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89             1410605      1.34%     72.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99             1837256      1.75%     74.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109           2124062      2.02%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119           1312695      1.25%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129           1807472      1.72%     79.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139           2122390      2.02%     81.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149           1375344      1.31%     82.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159           1837383      1.75%     84.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169           2036399      1.94%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179           1481645      1.41%     87.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189           1808621      1.72%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199           2105311      2.00%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209           1171984      1.12%     92.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219           1606832      1.53%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229           1867992      1.78%     95.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239           1246126      1.19%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249           1060017      1.01%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             10399      0.01%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             46831      0.04%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279            767894      0.73%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289            581748      0.55%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              2099      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          741724      0.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             522                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total           105048416                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu1.lsq0.proteanUnprotUnprotForwards       561472                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtUnprotForwards      1660701                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtProtForwards      1783375                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu1.lsq0.proteanUnprotProtForwards        52304                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu1.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu1.lsq0.delayedWritebackTicks   1660799011415                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu1.lsq0.delayedWritebackCount       91113337                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu1.mmu.dtb.rdAccesses              116521937                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                4854940                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                   796120                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3605                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               41146279                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      272                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions          20920                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples        10460                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 136496.161377                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 80742.695846                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10        10460    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        10878                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value       363384                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total        10460                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 134162395332                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   1427749848                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               1883909                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                56072730                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles              155033626                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 88367616                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            149013623                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             622117807                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               830570                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents             124870416                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents                122932                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents        9353256                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          875897618                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 1681916707                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               477688281                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                475848440                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            701605590                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               174292028                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                282263364                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                      1032384925                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     1244656992                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               271762000                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 500809623                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu10.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu10.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu10.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu10.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu10.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu10.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu10.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu10.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu10.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu10.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu10.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu11.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu11.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu11.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu11.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu11.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu11.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu11.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu11.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu11.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu11.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu11.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu12.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu12.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu12.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu12.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu12.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu12.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu12.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu12.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu12.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu12.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu12.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu13.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu13.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu13.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu13.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu13.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu13.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu13.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu13.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu13.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu13.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu13.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu14.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu14.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu14.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu14.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu14.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu14.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu14.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu14.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu14.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu14.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu14.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations                0                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.protStores                      0                       # [Protean] Number of protected stores (Count)
system.cpu15.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      0                       # [Protean] Number of x-taint primitives (Count)
system.cpu15.commit.predAccess                      0                       # [Protean] Correctly predicted access loads (Count)
system.cpu15.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu15.commit.mispredAccess                   0                       # [Protean] Mispredicted access loads (Count)
system.cpu15.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.decltab0.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples                0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu15.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu15.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu15.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu15.lsq0.delayedWritebackTicks             0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu15.lsq0.delayedWritebackCount             0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       448868821                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              1.696386                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.589488                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      599786034                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                 1012742                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     568669678                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                571122                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           115556906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        198842150                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved             783281                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          448851170                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.266945                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.442166                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                174342900     38.84%     38.84% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                126309765     28.14%     66.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 67962861     15.14%     82.12% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 38191693      8.51%     90.63% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 27150584      6.05%     96.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  9433403      2.10%     98.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  3146656      0.70%     99.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1296639      0.29%     99.77% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1016669      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            448851170                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 180289      1.29%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                  227      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                  1787      0.01%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd           628648      4.49%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                8      0.00%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      5.79% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult           27711      0.20%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      5.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                278902      1.99%      7.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                83894      0.60%      8.57% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead         12812362     91.42%     99.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite            1537      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      1995697      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    186515126     32.80%     33.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult         4205      0.00%     33.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        18749      0.00%     33.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd    106524406     18.73%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      5670969      1.00%     52.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     52.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           52      0.00%     52.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        18945      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     52.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd     87762778     15.43%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp         1009      0.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      2630321      0.46%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv           16      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult     43852961      7.71%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead     15145993      2.66%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      2121746      0.37%     79.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead    115011299     20.22%     99.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1395406      0.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     568669678                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.266895                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                           14015365                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.024646                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               861357653                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              287321348                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      204741076                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                739419360                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites               429066187                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses       338620524                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  204338253                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                   376351093                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  4663858                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                           9959                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          17651                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    11729360                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     125372958                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      6526933                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      9251645                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      5315352                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       396254      1.07%      1.07% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       342926      0.93%      1.99% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           22      0.00%      1.99% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     35936587     96.96%     98.95% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond       236356      0.64%     99.59% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.59% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       151064      0.41%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      37063212                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return       290635      2.79%      2.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect       237309      2.27%      5.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           18      0.00%      5.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond      9608743     92.08%     97.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond       179165      1.72%     98.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond       119360      1.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     10435233                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          113      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            3      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      1768429     99.99%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           75      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond           15      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      1768635                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       105619      0.40%      0.40% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       105617      0.40%      0.79% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            4      0.00%      0.79% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     26327844     98.87%     99.67% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        57191      0.21%     99.88% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.88% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond        31704      0.12%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     26627979                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           44      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      1551461     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           18      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond           14      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      1551540                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget     11870957     32.03%     32.03% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     24667768     66.56%     98.58% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       396253      1.07%     99.65% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       128234      0.35%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     37063212                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       187338     10.59%     10.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return      1581297     89.41%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      1768635                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         35936590                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken     24090311                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          1768635                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           272                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       187338                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted      1581297                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups            37063212                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              187320                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               31984753                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.862978                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            415                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         151086                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            128234                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses           22852                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       396254      1.07%      1.07% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       342926      0.93%      1.99% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           22      0.00%      1.99% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     35936587     96.96%     98.95% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond       236356      0.64%     99.59% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.59% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       151064      0.41%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     37063212                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            3      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       396254      7.80%      7.80% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          136      0.00%      7.81% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           22      0.00%      7.81% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      4530866     89.22%     97.02% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          114      0.00%     97.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       151064      2.97%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      5078459                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          113      0.06%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       187132     99.90%     99.96% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           75      0.04%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       187320                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          113      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       187132     99.90%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           75      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       187320                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       151086                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       128234                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses        22852                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords           18                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       151104                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used      1502393                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct      1365608                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong       136785                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              633583                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                633581                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes            527962                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                105619                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             105619                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct      8362147                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong     17965697                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect     17709939                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       181033                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect         1565                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect      5453036                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       268203                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong        90898                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong           70                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong          575                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit        17679                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit        72019                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2       135676                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       612514                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       255060                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       253634                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11        59338                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       148639                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       583218                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       590658                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       188184                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       809969                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       319844                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       501138                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19       281835                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20       471838                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21       922243                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22      1698880                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24      1773999                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26      2436122                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28      2750426                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32      2608122                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36       848736                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0       355603                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       433032                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6       499806                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       742133                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       645341                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       195062                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       694233                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       202554                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       244692                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15       304967                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16       435500                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17       435606                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18      1195904                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19       822894                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20      1257521                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21      1127250                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22      1672835                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24      2287659                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26      2487441                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28      1439871                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32       770169                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts      113827370                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         229461                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          1768807                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    433245971                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.120015                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.815794                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      239726418     55.33%     55.33% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       83983050     19.38%     74.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       23955973      5.53%     80.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3       62381793     14.40%     94.65% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1613136      0.37%     95.02% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        2021525      0.47%     95.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        2656697      0.61%     96.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1557888      0.36%     96.46% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       15349491      3.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    433245971                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                     152974                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               105621                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass      1448137      0.30%      0.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    151524916     31.23%     31.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult         3773      0.00%     31.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        17591      0.00%     31.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd     87715557     18.08%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      5053274      1.04%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           40      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        18644      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     50.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd     87623150     18.06%     68.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp         1009      0.00%     68.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      2630191      0.54%     69.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv           13      0.00%     69.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult     43851118      9.04%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead     13161343      2.71%     81.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite      1884867      0.39%     81.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     88918940     18.32%     99.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1389307      0.29%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    485241870                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     15349491                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations             26109                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.protStores                 2522134                       # [Protean] Number of protected stores (Count)
system.cpu2.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                 5670483                       # [Protean] Number of x-taint primitives (Count)
system.cpu2.commit.predAccess                91130173                       # [Protean] Correctly predicted access loads (Count)
system.cpu2.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu2.commit.mispredAccess             10950110                       # [Protean] Mispredicted access loads (Count)
system.cpu2.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu2.commitStats0.numInsts           264602922                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             485241870                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     264602922                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       485241870                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 1.696386                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.589488                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs         105354457                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts         317210423                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        256682320                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts       102080283                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        3274174                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass      1448137      0.30%      0.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    151524916     31.23%     31.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult         3773      0.00%     31.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv        17591      0.00%     31.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd     87715557     18.08%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      5053274      1.04%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt           40      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc        18644      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd     87623150     18.06%     68.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp         1009      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      2630191      0.54%     69.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv           13      0.00%     69.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.25% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult     43851118      9.04%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead     13161343      2.71%     81.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      1884867      0.39%     81.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead     88918940     18.32%     99.71% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      1389307      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    485241870                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     26627979                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     26490652                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       137327                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     26327844                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       300135                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       105621                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       105619                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                    12693514                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                 114829212                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes            33248                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes               33320                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples              4488                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples              4488                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples              4488                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples              4488                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                39845496                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            297700317                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 46665772                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             62756417                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               1883168                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            22864478                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  191                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             616341949                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  768                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          564004567                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        30377875                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts      129869032                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       3505000                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           1.256502                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     156995510                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    162921865                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads     412907127                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites    336367914                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    436582938                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    142421628                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        133374032                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    198013768                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            2                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          25192255                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    404141000                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                3766712                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1045                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         2263                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       128901                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                 41066839                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                25213                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         448851170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.512660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.416009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               303391410     67.59%     67.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                15578912      3.47%     71.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 9603544      2.14%     73.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                17386109      3.87%     77.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 5564920      1.24%     78.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                14202643      3.16%     81.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                83123632     18.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           448851170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            367643003                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.819043                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          37063212                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.082570                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     42694605                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  1883168                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  53222449                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 3694026                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             600798776                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts              673461                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               125372958                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                6526933                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts               337336                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                  3162919                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    5914                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents         36563                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect       1566557                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       185064                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts             1751621                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               543621384                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              543361600                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                359176589                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                663605175                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.210513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.541250                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                    2332476                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads               23292675                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation              36563                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               3252759                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache               2274936                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples         102080283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            58.313441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           80.434985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              56973716     55.81%     55.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             3060743      3.00%     58.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29             1387056      1.36%     60.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39             1875959      1.84%     62.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49             2067059      2.02%     64.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59             1941557      1.90%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69             2408516      2.36%     68.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79             2008070      1.97%     70.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89             1406906      1.38%     71.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99             1883869      1.85%     73.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109           2073726      2.03%     75.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119           1312447      1.29%     76.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129           1855384      1.82%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139           2067620      2.03%     80.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149           1373212      1.35%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159           1886783      1.85%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169           1993897      1.95%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179           1471882      1.44%     87.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189           1858013      1.82%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199           2055810      2.01%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209           1178754      1.15%     92.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219           1658713      1.62%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229           1827462      1.79%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239           1244142      1.22%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249           1087420      1.07%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              6785      0.01%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             50020      0.05%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279            681187      0.67%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289            508553      0.50%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               705      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          874317      0.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total           102080283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu2.lsq0.proteanUnprotUnprotForwards       143230                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtUnprotForwards      1064640                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtProtForwards      1075951                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu2.lsq0.proteanUnprotProtForwards        48655                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu2.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu2.lsq0.delayedWritebackTicks   1662750882863                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu2.lsq0.delayedWritebackCount       90448485                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu2.mmu.dtb.rdAccesses              113680237                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                3505002                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                   788355                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3400                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               41067214                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      457                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions          18600                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples         9300                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 201975.249677                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 1184185.270811                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10         9300    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value         4998                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value     60290580                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total         9300                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 133711775358                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   1878369822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               1883168                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                55173309                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles              157845043                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           141                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 86183752                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            147765757                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             606446487                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               750938                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents             125621248                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents                 68422                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents        8196383                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands          845439178                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 1624510021                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               456747266                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                478133251                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            674650735                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               170788443                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      2                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  2                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                277604923                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                      1015939370                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1213743725                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               264602922                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 485241870                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       448250365                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              1.694799                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.590040                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      600603835                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                 1142896                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     569330669                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                594710                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined           116739533                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined        198674001                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved             917104                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          448236022                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.270158                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.445340                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                173853084     38.79%     38.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                126154311     28.14%     66.93% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 67759194     15.12%     82.05% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 38174185      8.52%     90.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 27194896      6.07%     96.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  9590601      2.14%     98.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  3185028      0.71%     99.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1305126      0.29%     99.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1019597      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            448236022                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 181982      1.31%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                  206      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.31% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                  1624      0.01%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd           620243      4.45%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt               21      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult           27878      0.20%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                247839      1.78%      7.75% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                69840      0.50%      8.26% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead         12775063     91.73%     99.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite            1521      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      1969784      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    186796502     32.81%     33.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult         4137      0.00%     33.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        18360      0.00%     33.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd    106908668     18.78%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     51.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      5682719      1.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           52      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        20047      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     52.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd     87781720     15.42%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp         1884      0.00%     68.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      2632164      0.46%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv           20      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult     43858732      7.70%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     15075112      2.65%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      2070883      0.36%     79.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead    115116694     20.22%     99.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1393191      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     569330669                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.270118                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                           13926217                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.024461                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               860972547                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              286707236                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      204803442                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                740445740                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites               431811769                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses       339204984                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  204451006                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                   376836096                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                  4706848                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                          12724                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          14343                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    12348332                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads     125459486                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      6317094                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      8873320                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      5115113                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            7      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       351117      0.95%      0.95% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       299578      0.81%      1.75% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           22      0.00%      1.75% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     36119238     97.40%     99.15% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond       201296      0.54%     99.70% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.70% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       112793      0.30%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      37084051                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            7      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return       253043      2.42%      2.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect       201506      1.93%      4.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           18      0.00%      4.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond      9776708     93.42%     97.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       148188      1.42%     99.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        86119      0.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total     10465589                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          111      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            3      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1773507     99.99%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           76      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond           17      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1773714                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return        98074      0.37%      0.37% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect        98072      0.37%      0.74% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            4      0.00%      0.74% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond     26342530     98.96%     99.70% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        53108      0.20%     99.90% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.90% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond        26674      0.10%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     26618462                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           40      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1557848    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           18      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond           16      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1557925                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget     11941220     32.20%     32.20% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     24698183     66.60%     98.80% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       351116      0.95%     99.75% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect        93532      0.25%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     37084051                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       185476     10.46%     10.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return      1588238     89.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1773714                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         36119245                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken     24199653                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1773714                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           268                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted       185478                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted      1588236                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups            37084051                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              185458                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               32189813                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.868023                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            410                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups         112815                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             93532                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses           19283                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            7      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       351117      0.95%      0.95% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       299578      0.81%      1.75% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           22      0.00%      1.75% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     36119238     97.40%     99.15% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond       201296      0.54%     99.70% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.70% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       112793      0.30%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     37084051                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            7      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       351117      7.17%      7.17% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          140      0.00%      7.18% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           22      0.00%      7.18% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      4430044     90.52%     97.69% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          115      0.00%     97.70% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.70% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       112793      2.30%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      4894238                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          111      0.06%      0.06% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       185271     99.90%     99.96% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           76      0.04%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       185458                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          111      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       185271     99.90%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           76      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       185458                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups       112815                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits        93532                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses        19283                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords           20                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords       112835                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used      1609938                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct      1473335                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong       136603                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              552643                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                552641                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes            454567                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                 98074                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct              98074                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct      8376355                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong     17966175                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect     17322862                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect       182049                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect         2052                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      5739068                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       275453                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong        91814                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong           75                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong          554                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit        18003                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit        72493                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2       112546                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       471428                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       262951                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       223058                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11       194995                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       266055                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       562831                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       164000                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       128784                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       844517                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17       446139                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18       176256                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19       475645                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20       474269                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21      1250729                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22      1126782                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24      2711431                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26      2050039                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28      2999962                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32      2055434                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36       874327                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0       224209                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       389744                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6       483385                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       750697                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       520100                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       175036                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       721793                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       262100                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       139302                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15       357531                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16       348524                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17       960381                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18       385990                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19       969753                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20      1036302                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21      1152449                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22      1803349                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24      2495485                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26      2559592                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28      1373034                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32       763422                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts      114930575                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls         225792                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts          1773955                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    432503427                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.121395                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.816192                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      239039782     55.27%     55.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       83959206     19.41%     74.68% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       23954864      5.54%     80.22% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3       62382695     14.42%     94.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        1615366      0.37%     95.02% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        2027336      0.47%     95.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        2621105      0.61%     96.09% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1559179      0.36%     96.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       15343894      3.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    432503427                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                     150528                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                98076                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass      1442753      0.30%      0.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    151343884     31.20%     31.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult         3773      0.00%     31.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        17591      0.00%     31.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd     87725689     18.09%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.59% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      5047282      1.04%     50.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     50.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           40      0.00%     50.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        19502      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     50.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd     87637680     18.07%     68.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp         1867      0.00%     68.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      2631799      0.54%     69.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv           13      0.00%     69.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult     43856398      9.04%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     78.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead     13117322      2.70%     81.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      1844092      0.38%     81.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     88930366     18.34%     99.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1387147      0.29%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    485007198                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     15343894                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations             26709                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.protStores                 2525562                       # [Protean] Number of protected stores (Count)
system.cpu3.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                 5683353                       # [Protean] Number of x-taint primitives (Count)
system.cpu3.commit.predAccess                92091714                       # [Protean] Correctly predicted access loads (Count)
system.cpu3.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu3.commit.mispredAccess              9955974                       # [Protean] Mispredicted access loads (Count)
system.cpu3.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu3.commitStats0.numInsts           264485815                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             485007198                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     264485815                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       485007198                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 1.694799                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.590040                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs         105278927                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts         317250395                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        256424274                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts       102047688                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        3231239                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass      1442753      0.30%      0.30% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    151343884     31.20%     31.50% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult         3773      0.00%     31.50% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv        17591      0.00%     31.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd     87725689     18.09%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.59% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      5047282      1.04%     50.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     50.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           40      0.00%     50.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc        19502      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd     87637680     18.07%     68.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp         1867      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      2631799      0.54%     69.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv           13      0.00%     69.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.25% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult     43856398      9.04%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.29% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead     13117322      2.70%     81.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      1844092      0.38%     81.38% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead     88930366     18.34%     99.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite      1387147      0.29%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    485007198                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     26618462                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     26493710                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       124752                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     26342530                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       275932                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall        98076                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn        98074                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                    11594098                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                 115951624                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes            33887                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes               33975                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples              4482                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples              4482                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples              4482                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples              4482                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                39738272                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            296959598                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 47016780                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             62635735                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1885637                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            22894404                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  194                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             617318399                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  766                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts          564622568                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        30428882                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts      129895806                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       3451705                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           1.259614                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads     157691105                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites    164037081                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads     413015861                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites    336951226                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    436847136                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    142295354                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs        133347511                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    198064384                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            2                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          25142831                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    403586693                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                3771650                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1015                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         2690                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       129705                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                 41001046                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                23564                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         448236022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.516938                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.418437                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               302605015     67.51%     67.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                15562468      3.47%     70.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 9711778      2.17%     73.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                17268809      3.85%     77.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 5607001      1.25%     78.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                14159875      3.16%     81.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                83321076     18.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           448236022                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            368465560                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.822008                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          37084051                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.082731                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     42630094                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1885637                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                  53192081                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 3700073                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             601746731                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts              690097                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts               125459486                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                6317094                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts               380722                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                  3165681                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    5074                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents         37975                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect       1570458                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       184791                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts             1755249                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               544322484                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              544008426                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                359385975                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                663761036                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       1.213626                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.541439                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                    2342036                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads               23411798                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation              37975                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               3085855                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   8                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache               2257985                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples         102047688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            58.330663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           80.417345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              56951557     55.81%     55.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             3051515      2.99%     58.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29             1375064      1.35%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39             1875349      1.84%     61.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49             2053583      2.01%     64.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59             1949584      1.91%     65.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69             2420283      2.37%     68.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79             1999424      1.96%     70.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89             1412318      1.38%     71.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99             1891404      1.85%     73.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109           2068107      2.03%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119           1316357      1.29%     76.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129           1865050      1.83%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139           2063204      2.02%     80.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149           1377253      1.35%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159           1896840      1.86%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169           1984750      1.94%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179           1476602      1.45%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189           1867874      1.83%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199           2052551      2.01%     91.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209           1175297      1.15%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219           1661654      1.63%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229           1818537      1.78%     95.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239           1241537      1.22%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249           1085414      1.06%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              6195      0.01%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             52006      0.05%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279            679525      0.67%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289            504200      0.49%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               789      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          873865      0.86%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             513                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total           102047688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu3.lsq0.proteanUnprotUnprotForwards       128208                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtUnprotForwards      1077362                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtProtForwards      1085537                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu3.lsq0.proteanUnprotProtForwards        50929                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu3.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu3.lsq0.delayedWritebackTicks   1662174417115                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu3.lsq0.delayedWritebackCount       90481466                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu3.mmu.dtb.rdAccesses              113812026                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                3451707                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                   809935                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3426                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               41001489                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      525                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions          24032                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples        12016                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 171345.211218                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1043878.245594                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10        12016    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value         8820                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value     60494910                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total        12016                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 133531261122                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   2058884058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1885637                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                55019775                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles              157740651                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           186                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 86465650                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            147124123                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             607481745                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               707705                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents             125360362                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents                 68521                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents        7760563                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands          847648404                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 1627239214                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               456785985                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                480018878                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            674486049                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps               173162355                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  1                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                276983599                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                      1016148891                       # The number of ROB reads (Count)
system.cpu3.rob.writes                     1215608185                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               264485815                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 485007198                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       449259818                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              1.672467                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.597919                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      612291945                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                  974811                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     579866055                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                549272                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined           117987219                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined        202802519                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved             745929                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          449241357                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              1.290767                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.452695                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                171488502     38.17%     38.17% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                126170133     28.09%     66.26% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 68700810     15.29%     81.55% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 39727964      8.84%     90.39% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 27734599      6.17%     96.57% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  9774878      2.18%     98.74% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  3245950      0.72%     99.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1366244      0.30%     99.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1032277      0.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            449241357                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 187242      1.34%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                  214      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                  1924      0.01%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.35% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd           624458      4.47%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                5      0.00%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      5.82% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult           27229      0.19%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      6.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                274375      1.96%      7.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                85961      0.61%      8.59% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead         12780442     91.40%     99.99% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite            1547      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      2014727      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    194367984     33.52%     33.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult         4197      0.00%     33.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        18741      0.00%     33.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd    107014470     18.46%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      5685087      0.98%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt           44      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc        18252      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd     87764739     15.14%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp          358      0.00%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      2628990      0.45%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv           16      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult     43853475      7.56%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     17198584      2.97%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      2813576      0.49%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead    115089139     19.85%     99.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1393676      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     579866055                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        1.290714                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                           13983397                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.024115                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               882985188                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              298705733                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      215363162                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                740520948                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites               432580201                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses       339324712                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  214942815                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                   376891910                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  4675862                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                           8967                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          18461                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    11338668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads     127952072                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      7216036                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads     10608269                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      5984849                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch           10      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       400455      1.04%      1.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       345559      0.90%      1.94% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           12      0.00%      1.94% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     37431335     97.09%     99.03% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond       229164      0.59%     99.62% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     99.62% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       145832      0.38%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      38552367                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch           10      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return       292572      2.76%      2.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect       237678      2.24%      5.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            8      0.00%      5.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond      9780334     92.32%     97.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond       171044      1.61%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond       112860      1.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total     10594506                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          112      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            3      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      1783701     99.99%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           74      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond           16      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      1783906                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       107883      0.39%      0.39% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       107881      0.39%      0.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            4      0.00%      0.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     27651001     98.90%     99.67% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        58120      0.21%     99.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     99.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond        32972      0.12%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     27957861                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           46      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      1553172     99.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           21      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond           15      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      1553257                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget     12626443     32.75%     32.75% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     25403854     65.89%     98.65% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       400454      1.04%     99.68% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       121616      0.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     38552367                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       202815     11.37%     11.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return      1581091     88.63%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      1783906                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         37431345                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken     24831110                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          1783906                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           267                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       202815                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted      1581091                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups            38552367                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              202796                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               33366904                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.865496                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            408                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups         145844                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            121616                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses           24228                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch           10      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       400455      1.04%      1.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       345559      0.90%      1.94% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           12      0.00%      1.94% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     37431335     97.09%     99.03% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond       229164      0.59%     99.62% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     99.62% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       145832      0.38%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     38552367                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch           10      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       400455      7.72%      7.72% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          148      0.00%      7.73% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           12      0.00%      7.73% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      4638886     89.46%     97.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          120      0.00%     97.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       145832      2.81%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      5185463                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          112      0.06%      0.06% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       202610     99.91%     99.96% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           74      0.04%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       202796                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          112      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       202610     99.91%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           74      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       202796                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups       145844                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       121616                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses        24228                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords           19                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords       145863                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              638143                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                638141                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes            530258                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                107883                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             107883                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct      8929665                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong     18721336                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect     20216083                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect       198213                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect         1792                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      5612364                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       291408                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong       103210                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong           72                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong          597                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit        19455                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit        83044                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2       237220                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6      2674553                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       407602                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       965693                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11       533834                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12        90714                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       432805                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14      1343670                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       139162                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16        95197                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17       359642                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       291478                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19       596939                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20       364775                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21       697112                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22       775265                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24      1619478                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26      2369502                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28      2791499                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32      2574871                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36      1447903                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0       291406                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2      3116756                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6       896913                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       818940                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10      1382310                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       226269                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       446711                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13        90074                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14        72715                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15       348360                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16       238005                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17       836380                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18       548635                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19       929306                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20       907913                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21       872103                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22       994024                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24      2268993                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26      2540706                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28      1616556                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32      1365839                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts      116264248                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls         228882                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts          1784046                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    433333298                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.142953                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.831096                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      237100578     54.72%     54.72% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       84011640     19.39%     74.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2       24639461      5.69%     79.79% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3       63709249     14.70%     94.49% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        1627259      0.38%     94.87% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        2023491      0.47%     95.33% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        2661678      0.61%     95.95% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        2214867      0.51%     96.46% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       15345075      3.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    433333298                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                     152588                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               107885                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass      1448818      0.29%      0.29% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    158890172     32.08%     32.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult         3773      0.00%     32.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        17591      0.00%     32.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd     87714361     17.71%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      5051384      1.02%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt           40      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc        17991      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     51.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd     87618670     17.69%     68.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp          356      0.00%     68.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      2628906      0.53%     69.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv           13      0.00%     69.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult     43850491      8.85%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     15167538      3.06%     81.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      2568160      0.52%     81.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead     88913534     17.95%     99.72% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1387739      0.28%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    495279537                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     15345075                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations             26574                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.protStores                 3183440                       # [Protean] Number of protected stores (Count)
system.cpu4.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                 6330966                       # [Protean] Number of x-taint primitives (Count)
system.cpu4.commit.predAccess                92613899                       # [Protean] Correctly predicted access loads (Count)
system.cpu4.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu4.commit.mispredAccess             11467173                       # [Protean] Mispredicted access loads (Count)
system.cpu4.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu4.commitStats0.numInsts           268621023                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             495279537                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     268621023                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       495279537                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 1.672467                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.597919                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs         108036971                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts         317190053                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        266731938                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts       104081072                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        3955899                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass      1448818      0.29%      0.29% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    158890172     32.08%     32.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult         3773      0.00%     32.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv        17591      0.00%     32.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd     87714361     17.71%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      5051384      1.02%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt           40      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc        17991      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     51.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd     87618670     17.69%     68.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp          356      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      2628906      0.53%     69.33% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv           13      0.00%     69.33% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult     43850491      8.85%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead     15167538      3.06%     81.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite      2568160      0.52%     81.77% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead     88913534     17.95%     99.72% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite      1387739      0.28%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    495279537                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     27957861                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     27817002                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       140859                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     27651001                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       306860                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       107885                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       107883                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                    13246615                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                 115052522                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes            33733                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes               33853                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples              4492                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples              4492                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples              4492                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples              4492                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                40495047                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            295195584                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 48102756                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles             63548894                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               1899076                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            23576890                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  194                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             628921411                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  765                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts          575188940                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        31784732                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts      131982978                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       4195226                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           1.280304                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads     164725910                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites    170040725                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads     412929911                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites    337086229                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    446649969                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    149522154                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        136178204                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    203669627                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            2                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          25925924                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    404205283                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                3798524                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 937                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         2067                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       119839                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                 41375229                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                24036                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         449241357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.540059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.428439                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               300913322     66.98%     66.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                15801340      3.52%     70.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                10165223      2.26%     72.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                17404322      3.87%     76.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 5893705      1.31%     77.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                14442174      3.21%     81.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                84621271     18.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           449241357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            373241701                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.830793                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          38552367                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.085813                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     43013969                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  1899076                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                  50610762                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 3526904                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             613266756                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts              697409                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts               127952072                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                7216036                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts               324665                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                  3064686                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    6298                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents         35953                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect       1567994                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       200696                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts             1768690                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               554940878                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              554687874                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                368408454                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                677966517                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       1.234671                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.543402                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                    3668334                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads               23871000                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation              35953                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               3260137                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   4                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache               2294072                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples         104081072                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            57.052463                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           79.733546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              58989558     56.68%     56.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19             3199605      3.07%     59.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29             1383671      1.33%     61.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39             1833608      1.76%     62.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49             2116680      2.03%     64.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59             1863775      1.79%     66.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69             2286176      2.20%     68.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79             2045190      1.96%     70.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89             1414929      1.36%     72.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99             1843654      1.77%     73.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109           2121016      2.04%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119           1321102      1.27%     77.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129           1810233      1.74%     79.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139           2122826      2.04%     81.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149           1374986      1.32%     82.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159           1848788      1.78%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169           2037923      1.96%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179           1480211      1.42%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189           1812588      1.74%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199           2118058      2.04%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209           1170064      1.12%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219           1604939      1.54%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229           1862501      1.79%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239           1243656      1.19%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249           1068964      1.03%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              6452      0.01%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             53430      0.05%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279            762332      0.73%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289            557481      0.54%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               635      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          726041      0.70%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total           104081072                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu4.lsq0.proteanUnprotUnprotForwards       155424                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtUnprotForwards      1726200                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtProtForwards      1739484                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu4.lsq0.proteanUnprotProtForwards        47226                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu4.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu4.lsq0.delayedWritebackTicks   1657956581342                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu4.lsq0.delayedWritebackCount       91123041                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu4.mmu.dtb.rdAccesses              115972510                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                4195228                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                   777450                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     5246                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               41375570                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      415                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions          16536                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples         8268                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 212703.381713                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 1258837.668220                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10         8268    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value         9702                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value     60602514                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total         8268                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 133831513620                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   1758631560                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               1899076                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                56526629                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles              153946386                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           970                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 87817117                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            149051179                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             618982992                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               728054                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents             125123714                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents                 72557                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents        9482643                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands          866918996                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 1665326666                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               467929970                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                480519237                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            692625012                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps               174293984                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 11                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                282040200                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                      1028489590                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     1238995714                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               268621023                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 495279537                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu5.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu5.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu5.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu5.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu5.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu5.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu5.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu5.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu5.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu5.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu5.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu6.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu6.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu6.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu6.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu6.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu6.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu6.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu6.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu6.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu6.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu6.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu7.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu7.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu7.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu7.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu7.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu7.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu7.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu7.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu7.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu7.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu7.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu8.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu8.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu8.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu8.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu8.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu8.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu8.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu8.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu8.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu8.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu8.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                 0                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.protStores                       0                       # [Protean] Number of protected stores (Count)
system.cpu9.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       0                       # [Protean] Number of x-taint primitives (Count)
system.cpu9.commit.predAccess                       0                       # [Protean] Correctly predicted access loads (Count)
system.cpu9.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu9.commit.mispredAccess                    0                       # [Protean] Mispredicted access loads (Count)
system.cpu9.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.decltab0.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                 0                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu9.lsq0.proteanUnprotUnprotForwards            0                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtUnprotForwards            0                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtProtForwards            0                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu9.lsq0.proteanUnprotProtForwards            0                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu9.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu9.lsq0.delayedWritebackTicks              0                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu9.lsq0.delayedWritebackCount              0                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu9.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples     14762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000593000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               63789                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       14762                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     14762                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 14762                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   10558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     976                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  944768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6967822.02530864                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  135589804500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    9185056.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       944768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 6967822.025308638811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0        14762                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    392412250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     26582.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       944768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         944768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0        14762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           14762                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0      6967822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           6967822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0      6967822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          6967822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                14762                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               115624750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              73810000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          392412250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7832.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26582.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13255                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1506                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   627.293493                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   390.548379                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   427.955610                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          347     23.04%     23.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          157     10.42%     33.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           71      4.71%     38.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           49      3.25%     41.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           46      3.05%     44.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           41      2.72%     47.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           28      1.86%     49.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      2.06%     51.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          736     48.87%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1506                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            944768                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                6.967822                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5404980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         2872815                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       52971660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10703340960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2505196170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  49956977280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   63226763865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.307959                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 129850651180                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4527640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1211854000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5355000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2842455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       52429020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10703340960.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2336664270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  50098898880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   63199530585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   466.107109                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 130221890250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4527640000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    840614930                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            64                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            639                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          51579792                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.663565                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            8.533624                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    51518128     99.88%     99.88% |       39927      0.08%     99.96% |        1548      0.00%     99.96% |         191      0.00%     99.96% |         171      0.00%     99.96% |       10517      0.02%     99.98% |        9310      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            51579792                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    468261831                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.704245                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.335948                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.964926                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |   341322243     72.89%     72.89% |    91257883     19.49%     92.38% |    15387938      3.29%     95.67% |     9972995      2.13%     97.80% |     1959177      0.42%     98.21% |      432846      0.09%     98.31% |     2883454      0.62%     98.92% |     4539265      0.97%     99.89% |      506030      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    468261831                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      468512872                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.829365                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.119084                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         6.194994                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   468443720     99.99%     99.99% |       68302      0.01%    100.00% |         790      0.00%    100.00% |          32      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           9      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        468512872                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    447524005                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.000288                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.000196                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.035984                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   447523997    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     447524005                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     20988867                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     19.506934                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    12.271637                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    23.010680                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    20919722     99.67%     99.67% |       68299      0.33%    100.00% |         786      0.00%    100.00% |          32      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           9      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     20988867                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       9890423                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.878245                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        8.309084                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     9698299     98.06%     98.06% |      151868      1.54%     99.59% |       29599      0.30%     99.89% |        9626      0.10%     99.99% |        1027      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         9890423                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      33428401                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         1.516874                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        9.532665                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    33406993     99.94%     99.94% |         702      0.00%     99.94% |         517      0.00%     99.94% |         191      0.00%     99.94% |         171      0.00%     99.94% |       10517      0.03%     99.97% |        9310      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        33428401                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples       8260968                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.000136                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        2.014720                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |     5059128     61.24%     61.24% |     3165714     38.32%     99.56% |        1023      0.01%     99.58% |         915      0.01%     99.59% |       25253      0.31%     99.89% |        8448      0.10%     99.99% |         472      0.01%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total         8260968                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch          14762      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data        14762      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch        14762      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data        14762      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     1669980      0.59%      0.59% |    71175935     25.00%     25.59% |    70296722     24.69%     50.28% |    70478418     24.76%     75.04% |    71044778     24.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    284665833                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     1568696      0.94%      0.94% |    41146006     24.76%     25.71% |    41066698     24.72%     50.42% |    41000931     24.68%     75.10% |    41375107     24.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total    166157438                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     1906866     10.78%     10.78% |     4753754     26.87%     37.65% |     3463070     19.58%     57.23% |     3419921     19.33%     76.56% |     4145991     23.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     17689602                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         920      0.03%      0.03% |      763117     23.83%     23.86% |      846356     26.43%     50.30% |      844425     26.37%     76.67% |      747022     23.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total      3201840                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |       12868      0.08%      0.08% |     3955928     25.11%     25.19% |     3927823     24.93%     50.12% |     3912637     24.83%     74.95% |     3946352     25.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total     15755608                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |       16319      0.09%      0.09% |     4544162     24.81%     24.90% |     4619043     25.22%     50.13% |     4604238     25.14%     75.27% |     4528735     24.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total     18312497                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |       16617      0.31%      0.31% |     1342657     24.82%     25.13% |     1379979     25.51%     50.64% |     1382374     25.56%     76.20% |     1287416     23.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total      5409043                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale |           0      0.00%      0.00% |        2806     21.84%     21.84% |        3753     29.22%     51.06% |        1940     15.10%     66.16% |        4347     33.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale::total        12846                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |       17783      0.66%      0.66% |      684274     25.21%     25.86% |      677938     24.98%     50.84% |      671311     24.73%     75.57% |      663114     24.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      2714420                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        5159      0.19%      0.19% |      692423     25.36%     25.55% |      685437     25.10%     50.65% |      676211     24.76%     75.41% |      671463     24.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total      2730693                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         496     51.35%     51.35% |         196     20.29%     71.64% |          90      9.32%     80.95% |          92      9.52%     90.48% |          92      9.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total          966                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |       13091     18.66%     18.66% |       16572     23.63%     42.29% |       16291     23.23%     65.51% |       15731     22.43%     87.94% |        8458     12.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total        70143                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |       12660      0.07%      0.07% |     4542533     24.90%     24.97% |     4591284     25.17%     50.13% |     4582729     25.12%     75.25% |     4515442     24.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total     18244648                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1198     44.26%     44.26% |         588     21.72%     65.98% |         309     11.41%     77.39% |         313     11.56%     88.95% |         299     11.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         2707                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         400      0.11%      0.11% |       93560     24.83%     24.93% |       93323     24.77%     49.70% |       93215     24.74%     74.44% |       96325     25.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total       376823                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |        5285     69.83%     69.83% |         766     10.12%     79.96% |         752      9.94%     89.89% |         765     10.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total         7568                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        5104      0.19%      0.19% |      682088     25.28%     25.47% |      676819     25.09%     50.56% |      669412     24.81%     75.37% |      664484     24.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total      2697907                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         418     49.64%     49.64% |         166     19.71%     69.36% |          84      9.98%     79.33% |          85     10.10%     89.43% |          89     10.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total          842                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |       13068     21.32%     21.32% |       13635     22.25%     43.57% |       14008     22.85%     66.42% |       12834     20.94%     87.36% |        7748     12.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total        61293                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       40933      0.02%      0.02% |    59706657     24.81%     24.82% |    59635237     24.78%     49.60% |    60276043     25.04%     74.64% |    61031033     25.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total    240689903                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |        1132      0.00%      0.00% |    40117187     24.53%     24.53% |    41066355     25.11%     49.64% |    41000256     25.07%     74.70% |    41374771     25.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total    163559701                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          88      0.00%      0.00% |      557055     23.70%     23.71% |      626948     26.68%     50.38% |      629964     26.81%     77.19% |      536111     22.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total      2350166                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           3      0.00%      0.00% |       72866     24.76%     24.76% |       73002     24.80%     49.56% |       74918     25.46%     75.02% |       73518     24.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total       294307                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |       11746      0.09%      0.09% |     3347345     24.94%     25.02% |     3351896     24.97%     49.99% |     3334882     24.84%     74.84% |     3377932     25.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total     13423801                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |        4014      0.18%      0.18% |      565931     25.27%     25.45% |      566212     25.28%     50.73% |      563477     25.16%     75.88% |      540171     24.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total      2239805                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |          13      0.20%      0.20% |        2303     34.86%     35.05% |        1828     27.67%     62.72% |        1086     16.44%     79.16% |        1377     20.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total         6607                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           6     16.22%     16.22% |          15     40.54%     56.76% |           6     16.22%     72.97% |           7     18.92%     91.89% |           3      8.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total           37                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store |           0      0.00%      0.00% |           7     35.00%     35.00% |           2     10.00%     45.00% |           2     10.00%     55.00% |           9     45.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store::total           20                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |      415134      2.22%      2.22% |     5128400     27.46%     29.68% |     4744140     25.40%     55.08% |     4331500     23.19%     78.27% |     4057679     21.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total     18676853                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     1566259     60.36%     60.36% |     1028192     39.63%     99.99% |           9      0.00%     99.99% |         335      0.01%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      2594804                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |       10570      9.43%      9.43% |       39773     35.48%     44.91% |       23147     20.65%     65.56% |       23171     20.67%     86.23% |       15435     13.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total       112096                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         123      1.24%      1.24% |        2142     21.64%     22.88% |        4037     40.79%     63.67% |        2901     29.31%     92.98% |         695      7.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total         9898                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |         772      0.04%      0.04% |      544725     25.57%     25.60% |      526611     24.72%     50.32% |      534769     25.10%     75.42% |      523623     24.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total      2130500                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        1403      0.33%      0.33% |      105197     24.69%     25.02% |      105898     24.86%     49.88% |       98338     23.08%     72.96% |      115223     27.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total       426059                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |          14      0.06%      0.06% |        6772     28.06%     28.12% |        6452     26.74%     54.86% |        5470     22.67%     77.53% |        5423     22.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total        24131                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          67     85.90%     85.90% |          11     14.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           78                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           2      0.54%      0.54% |          70     18.77%     19.30% |          62     16.62%     35.92% |          83     22.25%     58.18% |         156     41.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total          373                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     1200909     17.05%     17.05% |     1794606     25.48%     42.53% |     1323037     18.79%     61.32% |     1285737     18.26%     79.57% |     1438612     20.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total      7042901                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     1893161     12.75%     12.75% |     4063262     27.37%     40.12% |     2719644     18.32%     58.43% |     2673561     18.01%     76.44% |     3498119     23.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     14847747                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         794      0.03%      0.03% |      613434     23.67%     23.70% |      688252     26.56%     50.26% |      693849     26.77%     77.03% |      595327     22.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total      2591656                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         350      0.17%      0.17% |       63858     31.72%     31.90% |       49316     24.50%     56.39% |       42986     21.35%     77.75% |       44797     22.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total       201307                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |       12366     25.47%     25.47% |       13146     27.07%     52.54% |        5828     12.00%     64.54% |        9496     19.56%     84.10% |        7720     15.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total        48556                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          26      1.34%      1.34% |        1171     60.55%     61.89% |         332     17.17%     79.06% |         226     11.69%     90.74% |         179      9.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total         1934                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |          21      0.25%      0.25% |        2860     33.82%     34.07% |        2219     26.24%     60.31% |        2812     33.25%     93.56% |         545      6.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total         8457                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |         144      9.82%      9.82% |         380     25.92%     35.74% |         309     21.08%     56.82% |         323     22.03%     78.85% |         310     21.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         1466                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1161     79.14%     79.14% |         247     16.84%     95.98% |          25      1.70%     97.68% |          17      1.16%     98.84% |          17      1.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         1467                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           3     75.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |       12154      0.07%      0.07% |     4498151     24.80%     24.87% |     4570573     25.20%     50.07% |     4563101     25.16%     75.22% |     4493983     24.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total     18137962                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         850      0.81%      0.81% |       45315     43.01%     43.81% |       19982     18.96%     62.78% |       20097     19.07%     81.85% |       19123     18.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total       105367                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale |           0      0.00%      0.00% |        2806     21.84%     21.84% |        3753     29.22%     51.06% |        1940     15.10%     66.16% |        4347     33.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale::total        12846                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |           2      1.77%      1.77% |          88     77.88%     79.65% |           6      5.31%     84.96% |          17     15.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total          113                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |        2000     25.27%     25.27% |        1903     24.04%     49.31% |        2144     27.08%     76.39% |        1869     23.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total         7916                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |        3047      0.45%      0.45% |      161054     24.03%     24.49% |      171727     25.63%     50.12% |      163086     24.34%     74.45% |      171174     25.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total       670088                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           0      0.00%      0.00% |       67390     23.20%     23.20% |       78396     26.99%     50.19% |       69861     24.05%     74.23% |       74848     25.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total       290495                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          88      0.00%      0.00% |      489665     23.77%     23.78% |      548552     26.63%     50.41% |      560103     27.19%     77.61% |      461263     22.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total      2059671                       (Unspecified)
system.ruby.L0Cache_Controller.SM.PF_Load |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.PF_Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         107     47.35%     47.35% |          39     17.26%     64.60% |          25     11.06%     75.66% |          27     11.95%     87.61% |          28     12.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          226                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |          12      4.90%      4.90% |          71     28.98%     33.88% |          53     21.63%     55.51% |          51     20.82%     76.33% |          58     23.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          245                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         299     80.59%     80.59% |          56     15.09%     95.69% |           6      1.62%     97.30% |           7      1.89%     99.19% |           3      0.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          371                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.PF_Ifetch |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.PF_Ifetch::total            3                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |         344      2.98%      2.98% |        3739     32.44%     35.42% |        3024     26.23%     61.66% |        2409     20.90%     82.55% |        2011     17.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total        11527                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        4009      2.32%      2.32% |       45560     26.36%     28.68% |       48108     27.84%     56.52% |       40763     23.59%     80.10% |       34384     19.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total       172824                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |         751      0.03%      0.03% |      632789     25.18%     25.20% |      625687     24.89%     50.10% |      626240     24.91%     75.01% |      628089     24.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total      2513556                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |        2647     95.56%     95.56% |         104      3.75%     99.31% |           8      0.29%     99.60% |          10      0.36%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total         2770                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |       10421     17.81%     17.81% |       13531     23.12%     40.93% |       14000     23.92%     64.85% |       12824     21.91%     86.76% |        7747     13.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total        58523                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       19380      0.09%      0.09% |     5225375     24.95%     25.04% |     5268496     25.15%     50.19% |     5252539     25.08%     75.27% |     5180314     24.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     20946104                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       13556      0.47%      0.47% |      680388     23.81%     24.29% |      752936     26.35%     50.64% |      750510     26.27%     76.91% |      659708     23.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      2857098                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |       14891      0.53%      0.53% |      726926     25.90%     26.43% |      687653     24.50%     50.94% |      685589     24.43%     75.36% |      691363     24.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total      2806422                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         794      0.03%      0.03% |      613434     23.67%     23.70% |      688252     26.56%     50.26% |      693849     26.77%     77.03% |      595327     22.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total      2591656                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        2120      0.09%      0.09% |      567356     23.39%     23.47% |      649424     26.77%     50.24% |      639570     26.36%     76.61% |      567454     23.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total      2425924                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        1840      0.03%      0.03% |     1526234     23.83%     23.86% |     1692712     26.43%     50.30% |     1688850     26.37%     76.67% |     1494044     23.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total      6403680                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          51      0.01%      0.01% |      110656     25.40%     25.41% |      110244     25.31%     50.72% |      114094     26.19%     76.91% |      100579     23.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total       435624                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |       10582      0.48%      0.48% |      512851     23.34%     23.82% |      586622     26.69%     50.51% |      586456     26.69%     77.20% |      501069     22.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total      2197580                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           5      0.01%      0.01% |        9662     24.90%     24.91% |        9023     23.25%     48.16% |       10528     27.13%     75.28% |        9593     24.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total        38811                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        2468     84.78%     84.78% |         331     11.37%     96.15% |          49      1.68%     97.84% |          33      1.13%     98.97% |          30      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         2911                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        2031      0.09%      0.09% |      519587     23.64%     23.74% |      582447     26.50%     50.24% |      594648     27.06%     77.30% |      498867     22.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total      2197580                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |       11384      1.70%      1.70% |      156940     23.48%     25.18% |      176166     26.35%     51.53% |      156422     23.40%     74.93% |      167557     25.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total       668469                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |         126      0.02%      0.02% |      149683     24.53%     24.55% |      158104     25.91%     50.46% |      150576     24.68%     75.14% |      151695     24.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total       610184                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |         305      0.01%      0.01% |      580369     24.31%     24.33% |      624308     26.15%     50.48% |      643505     26.96%     77.44% |      538626     22.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total      2387113                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |         118      0.01%      0.01% |      519918     23.78%     23.78% |      579855     26.52%     50.30% |      591736     27.06%     77.36% |      495162     22.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total      2186789                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        4597      0.19%      0.19% |      573137     23.67%     23.86% |      641629     26.50%     50.35% |      642258     26.52%     76.88% |      559945     23.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total      2421566                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |       11291      4.40%      4.40% |       60131     23.43%     27.83% |       64414     25.10%     52.93% |       61865     24.11%     77.04% |       58909     22.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total       256610                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |        5841      0.04%      0.04% |     3901385     24.98%     25.01% |     3910827     25.04%     50.05% |     3891131     24.91%     74.96% |     3910759     25.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     15619943                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          90      0.00%      0.00% |      540967     23.71%     23.71% |      608353     26.66%     50.38% |      615542     26.98%     77.35% |      516714     22.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total      2281666                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           3      0.00%      0.00% |       94289     25.44%     25.44% |       92425     24.93%     50.37% |       90167     24.32%     74.69% |       93807     25.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total       370691                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |        8349      2.91%      2.91% |       72777     25.38%     28.29% |       70389     24.55%     52.84% |       72822     25.40%     78.24% |       62408     21.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total       286745                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          23      0.02%      0.02% |       22541     23.50%     23.53% |       24121     25.15%     48.68% |       23174     24.16%     72.84% |       26048     27.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total        95907                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |        2120      0.10%      0.10% |      511298     23.42%     23.51% |      584029     26.75%     50.26% |      580122     26.57%     76.83% |      505914     23.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total      2183483                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        2035     96.35%     96.35% |          47      2.23%     98.58% |          14      0.66%     99.24% |           8      0.38%     99.62% |           8      0.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total         2112                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |          66     19.41%     19.41% |         194     57.06%     76.47% |          34     10.00%     86.47% |          24      7.06%     93.53% |          22      6.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          340                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          65     19.17%     19.17% |         194     57.23%     76.40% |          34     10.03%     86.43% |          24      7.08%     93.51% |          22      6.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          339                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |       12856      0.46%      0.46% |      726879     25.92%     26.38% |      687639     24.52%     50.90% |      685581     24.45%     75.35% |      691355     24.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      2804310                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         851      0.03%      0.03% |      615382     23.66%     23.69% |      692255     26.61%     50.30% |      696726     26.78%     77.09% |      596000     22.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total      2601214                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |         593      0.02%      0.02% |      678076     25.90%     25.92% |      645651     24.66%     50.59% |      646328     24.69%     75.28% |      647202     24.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total      2617850                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |        2152      1.40%      1.40% |       40611     26.35%     27.75% |       37391     24.26%     52.01% |       35432     22.99%     75.01% |       38513     24.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total       154099                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          51      0.01%      0.01% |      110656     25.40%     25.41% |      110244     25.31%     50.72% |      114094     26.19%     76.91% |      100579     23.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total       435624                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |       10517      0.48%      0.48% |      512657     23.33%     23.81% |      586588     26.70%     50.51% |      586432     26.69%     77.20% |      501047     22.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total      2197241                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |        2806     21.84%     21.84% |        3753     29.22%     51.06% |        1940     15.10%     66.16% |        4347     33.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total        12846                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2468     84.78%     84.78% |         331     11.37%     96.15% |          49      1.68%     97.84% |          33      1.13%     98.97% |          30      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2911                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        2031      0.09%      0.09% |      519587     23.64%     23.74% |      582447     26.50%     50.24% |      594648     27.06%     77.30% |      498867     22.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total      2197580                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |          98      0.05%      0.05% |       50413     24.21%     24.26% |       55380     26.60%     50.85% |       45637     21.92%     72.77% |       56701     27.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total       208229                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           0      0.00%      0.00% |       53252     23.19%     23.19% |       61642     26.85%     50.04% |       57508     25.05%     75.09% |       57193     24.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total       229595                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           5      0.01%      0.01% |        9662     24.90%     24.91% |        9023     23.25%     48.16% |       10528     27.13%     75.28% |        9593     24.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total        38811                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       11286      2.52%      2.52% |      103721     23.18%     25.71% |      117033     26.16%     51.86% |      108845     24.33%     76.19% |      106509     23.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       447394                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           0      0.00%      0.00% |       53252     23.19%     23.19% |       61642     26.85%     50.04% |       57508     25.05%     75.09% |       57193     24.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total       229595                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |         305      0.01%      0.01% |      580369     24.31%     24.33% |      624308     26.15%     50.48% |      643503     26.96%     77.44% |      538626     22.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total      2387111                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |         118      0.01%      0.01% |      519918     23.78%     23.78% |      579855     26.52%     50.30% |      591736     27.06%     77.36% |      495162     22.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total      2186789                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |        2806     21.84%     21.84% |        3753     29.22%     51.06% |        1940     15.10%     66.16% |        4347     33.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total        12846                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store |           0      0.00%      0.00% |       16138     23.45%     23.45% |       18657     27.11%     50.56% |       14497     21.07%     71.63% |       19524     28.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store::total        68816                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           3      0.00%      0.00% |       94289     25.44%     25.44% |       92425     24.93%     50.37% |       90167     24.32%     74.69% |       93807     25.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total       370691                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |           3      0.00%      0.00% |       94289     25.44%     25.44% |       92425     24.93%     50.37% |       90167     24.32%     74.69% |       93807     25.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total       370691                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |          66     19.41%     19.41% |         194     57.06%     76.47% |          34     10.00%     86.47% |          24      7.06%     93.53% |          22      6.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          340                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          65     19.17%     19.17% |         194     57.23%     76.40% |          34     10.03%     86.43% |          24      7.08%     93.51% |          22      6.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          339                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         793      0.03%      0.03% |      613434     23.67%     23.70% |      688252     26.56%     50.26% |      693849     26.77%     77.03% |      595327     22.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total      2591655                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         851      0.03%      0.03% |      615382     23.66%     23.69% |      692255     26.61%     50.30% |      696726     26.78%     77.09% |      596000     22.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total      2601214                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          58      0.61%      0.61% |        1948     20.38%     20.99% |        4003     41.88%     62.86% |        2877     30.10%     92.96% |         673      7.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total         9559                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           0      0.00%      0.00% |       53252     23.19%     23.19% |       61642     26.85%     50.04% |       57508     25.05%     75.09% |       57193     24.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total       229595                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           0      0.00%      0.00% |       53252     23.19%     23.19% |       61642     26.85%     50.04% |       57508     25.05%     75.09% |       57193     24.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total       229595                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        2793737      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX         765565      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE      2379189      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data         14762      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data        2196540      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean         1040      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock        2197580      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock      2637094      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         2993      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX        11769      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       220874      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX        38812      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE      2147978      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS      2197580      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX       435624      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           82      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         2911      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           37      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           82      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data        11769      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS       208917      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX       120683      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE       229595      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock      2186790      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS        57149      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX       117260      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock       450304      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS       105862      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX        41404      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE         1543      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data      2164212      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         1011      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock        32357      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data        32328      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           29      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS          240      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX           13      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE           70      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock      2165223      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    284665832                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.834456                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.158485                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     5.337447                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   284654297    100.00%    100.00% |       11438      0.00%    100.00% |          77      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    284665832                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    266409657                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.002022                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |   266409656    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    266409657                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     18256175                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    14.011551                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean     9.913681                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    16.904777                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    18244640     99.94%     99.94% |       11438      0.06%    100.00% |          77      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     18256175                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     16607992                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     7.977032                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.724990                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    18.272986                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    16605303     99.98%     99.98% |        2589      0.02%    100.00% |          87      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     16607992                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     14268134                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.004874                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.003301                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.175707                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    14268128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     14268134                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      2339858                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    50.492299                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    46.984027                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    16.304341                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     2337175     99.89%     99.89% |        2586      0.11%    100.00% |          84      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      2339858                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    166157438                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.002095                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000072                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     0.707030                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   166156122    100.00%    100.00% |        1068      0.00%    100.00% |         223      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    166157438                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    166154505                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   166154505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    166154505                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         2933                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   119.690419                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    60.715384                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   119.318945                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        1617     55.13%     55.13% |        1068     36.41%     91.54% |         223      7.60%     99.15% |          13      0.44%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           1      0.03%     99.62% |           7      0.24%     99.86% |           4      0.14%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         2933                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       469482                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    32.644708                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     4.736206                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    48.838710                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      451589     96.19%     96.19% |       17489      3.73%     99.91% |         402      0.09%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       469482                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       317397                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.186612                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.135934                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.631410                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      317396    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       317397                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples       152085                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    98.296847                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    93.221049                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    31.412863                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |      134193     88.24%     88.24% |       17489     11.50%     99.74% |         401      0.26%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total       152085                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       306064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    66.175803                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean    29.642568                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    46.714977                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       68275     22.31%     22.31% |       93326     30.49%     52.80% |       65039     21.25%     74.05% |       43705     14.28%     88.33% |       28141      9.19%     97.52% |        7350      2.40%     99.93% |         219      0.07%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       306064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        68248                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       68248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        68248                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples       237816                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    84.879836                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    78.401350                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    35.208851                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          27      0.01%      0.01% |       93326     39.24%     39.25% |       65039     27.35%     66.60% |       43705     18.38%     84.98% |       28141     11.83%     96.81% |        7350      3.09%     99.90% |         219      0.09%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total       237816                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       306064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      306064    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       306064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       306064                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      306064    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       306064                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       266000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    18.019239                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        33856                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.992173                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.088126                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0           265      0.78%      0.78% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1         33591     99.22%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        33856                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits      3560707                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses        16139                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses      3576846                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      1567391                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1305                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      1568696                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        33856                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time      4697958                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   138.762937                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        48747                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time     11841018                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   242.907625                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count      5145542                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.011157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count        18746                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved        14258                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          109                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested        18746                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits        15235                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits         3098                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          297                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples      6652742                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.992108                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.088484                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0         52501      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1       6600241     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total      6652742                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     70732698                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses      5196991                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     75929689                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits     41145379                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          627                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses     41146006                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count      6652742                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs 130482.478601                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time    913159826                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   137.260670                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count      7379668                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.045852                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time   1877828286                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count        16138                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   254.459724                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count    117075695                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.253855                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count       709191                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved      4636681                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams         6298                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested       709191                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits       680158                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits         3882                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed        10039                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples      6849131                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.992004                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.089064                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0         54768      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1       6794363     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total      6849131                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     68445205                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses      5314587                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     73759792                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits     41066364                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          334                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses     41066698                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count      6849131                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs 108069.283995                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time    948182372                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   138.438347                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count      7536784                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.046653                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time   1893994894                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count        18657                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   251.300143                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count    114826490                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.248978                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count       701818                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.001522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved      4684916                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams         6519                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested       701818                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits       672745                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits         3057                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed        10134                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples      6832977                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.992004                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.089064                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0         54639      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1       6778338     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total      6832977                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits     68590012                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses      5308327                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses     73898339                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits     41000591                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          340                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses     41000931                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count      6832977                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs 121524.526369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time    945535564                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   138.378274                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count      7518566                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.046514                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time   1885960408                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count        14497                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   250.840441                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count    114899270                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.249136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count       692034                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.001501                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved      4676257                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams         4679                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested       692034                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits       670889                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits         2446                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed        10005                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples      6567520                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992016                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.088998                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0         52438      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1       6515082     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total      6567520                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits     70040878                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses      5149890                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses     75190768                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits     41374780                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          327                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses     41375107                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count      6567520                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs 94521.013733                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time    901541828                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   137.272795                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count      7258883                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.045162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time   1855247584                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count        19524                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   255.583068                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count    116565875                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.252750                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_time         9702                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_avg_stall_time     0.000083                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count       680013                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.001474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved      4612066                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams         4636                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested       680013                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits       659446                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits         2040                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed        14466                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples        29064                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.179328                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.446108                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7        29013     99.82%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15           21      0.07%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23           12      0.04%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31            2      0.01%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39            7      0.02%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            5      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        29064                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits        16935                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses        16001                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        32936                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        12753                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      1840000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          920                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   144.279777                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count        16001                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000118                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count        16311                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        23335                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000172                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count        15903                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples      2977670                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     1.531364                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    11.186992                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63      2974616     99.90%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127          385      0.01%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191          151      0.01%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255           26      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319           16      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383         1980      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447          496      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      2977670                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits      4692849                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses      1196776                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses      5889625                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count      1190863                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.016228                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time   1604899000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count       763117                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1347.677273                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count      1196776                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.008826                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count      1786807                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.006589                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count      1703714                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.012565                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count      1143557                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.004217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.delayHistogram::samples      3318138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     1.438952                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    10.587191                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63      3315587     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127           19      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191            6      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255           28      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319           23      0.00%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383         1078      0.03%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::384-447         1397      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      3318138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits      4664258                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses      1338517                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses      6002775                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count      1346290                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.017932                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time   1758202000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count       846356                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1305.960826                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count      1338517                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.009872                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count      1971848                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.007271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count      1932912                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.014256                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count      1279384                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.004718                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples      3336992                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     1.424323                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    10.571728                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63      3334435     99.92%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127           19      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191            6      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255           27      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319           26      0.00%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383          596      0.02%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447         1883      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      3336992                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits      4645713                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses      1342839                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses      5988552                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count      1340120                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.017931                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time   1761253000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count       844425                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1314.250216                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count      1342839                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.009904                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count      1996872                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.007364                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count      1926576                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.014209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count      1295262                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.004776                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples      2878937                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     1.522167                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    11.203734                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63      2876405     99.91%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127           10      0.00%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191            7      0.00%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255           14      0.00%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319           25      0.00%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383         1918      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447          558      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total      2878937                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits      4658882                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses      1161616                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses      5820498                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count      1169102                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.015758                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time   1552144000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count       747022                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1327.637794                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count      1161616                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.008567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count      1709835                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.006305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count      1670171                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.012318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count      1100568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.004058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.fullyBusyCycles           45206                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     12102765                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     3.355416                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    13.573123                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63     12051799     99.58%     99.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127        39490      0.33%     99.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191         1378      0.01%     99.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-255           96      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-319           81      0.00%     99.92% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::320-383         4945      0.04%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-447         4976      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     12102765                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count      4819994                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.017774                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count      5055749                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.070574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time   7041293000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count       882742                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time  1392.729940                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits      2407664                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      2648085                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses      5055749                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count      2422426                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.009891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      2212342                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.008158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count      4834674                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.017828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        15211533                       (Unspecified)
system.ruby.network.msg_byte.Control        121692264                       (Unspecified)
system.ruby.network.msg_count.Request_Control     14938250                       (Unspecified)
system.ruby.network.msg_byte.Request_Control    119506000                       (Unspecified)
system.ruby.network.msg_count.Response_Data     15360220                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   1105935840                       (Unspecified)
system.ruby.network.msg_count.Response_Control     28225728                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    225805824                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count        16001                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        23335                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count        15903                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count      1196776                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.004413                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count      1703714                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.006283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count      1143557                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.004217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count      1338517                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.004936                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count      1932912                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.007128                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count      1279384                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.004718                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count      1342839                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.004952                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count      1926576                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.007104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count      1295262                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.004776                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count      1161616                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.004284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count      1670171                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.006159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count      1100568                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.004058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count      2422426                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.008933                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count      4819994                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.017774                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count        16311                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        12753                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count      1786807                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.006589                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count      1190863                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.004391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count      1971848                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.007271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count      1346290                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.004965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count      1996872                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.007364                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count      1340120                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.004942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count      1709835                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.006305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count      1169102                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.004311                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count      5055749                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.018643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count      2212342                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.008158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count      4834674                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.017828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.035136                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0        16001                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0       128008                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        12753                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2       102024                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        37103                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1      2671416                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1         2543                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2        15903                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1        20344                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2       127224                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count        16311                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        12753                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count        16001                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       129500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time     8.093244                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        23335                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.014223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time   1916777500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time 82141.739876                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count        15903                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization        78084                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.028794                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count        29064                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes      1249344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes      1016832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy        63553                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        12753                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2       102024                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1        15888                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1      1143936                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1          423                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1         3384                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization 112479.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.041478                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count        55239                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes      1799672                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes      1357760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time   1916907000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy        95285                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time 34702.058328                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0        16001                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0       128008                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1        21215                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1      1527480                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1         2120                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2        15903                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1        16960                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2       127224                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     1.991732                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0      1196776                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0      9574208                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2      1190863                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2      9526904                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1      1822878                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1    131247216                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1      1667643                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2      1143557                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1     13341144                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2      9148456                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count      1786807                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.006589                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count      1190863                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.004391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count      1196776                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.005019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time     82139500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time    68.633980                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count      1703714                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.014183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time   1071261500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time   628.780124                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count      1143557                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.004217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.010931                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization      4234915                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     1.561660                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count      2977670                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes     67758640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes     43937280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy      2746639                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2      1190863                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2      9526904                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1       686520                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1     49429440                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1      1100287                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1      8802296                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization 6567455.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     2.421804                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count      4044047                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes    105079288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes     72726912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time   1153413500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy      4579036                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   285.212684                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.72                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.50                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0      1196776                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0      9574208                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1      1136358                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1     81817776                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1       567356                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2      1143557                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1      4538848                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2      9148456                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     2.238210                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0      1338517                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0     10708136                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2      1346290                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2     10770320                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1      2051173                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1    147684456                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1      1853587                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2      1279384                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1     14828696                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2     10235072                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count      1971848                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.007271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count      1346290                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.004965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count      1338517                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.005579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time     87247500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time    65.182213                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count      1932912                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.016220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time   1232848500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   637.819259                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count      1279384                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.004718                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers5.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers5.m_avg_stall_time     0.014460                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization      4729809                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     1.744157                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count      3318138                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes     75676944                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes     49131840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy      3070879                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2      1346290                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2     10770320                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1       767685                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1     55273320                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1      1204163                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1      9633304                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization 7409358.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     2.732263                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count      4550813                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes    118549736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes     82143232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time   1320114500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy      5169716                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   290.083222                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.81                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.56                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0      1338517                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0     10708136                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1      1283488                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1     92411136                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1       649424                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2      1279384                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1      5195392                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2     10235072                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     2.239356                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0      1342839                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0     10742712                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2      1340120                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2     10720960                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1      2048637                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1    147501864                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1      1874811                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2      1295262                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1     14998488                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2     10362096                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count      1996872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.007364                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count      1340120                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.004942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count      1342839                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.005622                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time     90928000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time    67.713255                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count      1926576                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.016029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time   1210082500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   628.100059                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count      1295262                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.004777                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time        19500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.015055                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization      4715020                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     1.738703                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count      3336992                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes     75440320                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes     48744384                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy      3046676                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.33                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2      1340120                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2     10720960                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1       761631                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1     54837432                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1      1235241                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1      9881928                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization 7430362.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     2.740008                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count      4564677                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes    118885800                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes     82368384                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time   1301030000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy      5185174                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   285.021262                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.82                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.57                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0      1342839                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0     10742712                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1      1287006                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1     92664432                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1       639570                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2      1295262                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1      5116560                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2     10362096                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     1.939798                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0      1161616                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0      9292928                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2      1169102                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2      9352816                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1      1778764                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1    128071008                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1      1601242                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2      1100568                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1     12809936                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2      8804544                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count      1709835                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.006305                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count      1169102                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.004311                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count      1161616                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.004891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time     82372000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time    70.911558                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count      1670171                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.013703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time   1022917000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   612.462436                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count      1100568                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.004059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers5.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers5.m_avg_stall_time     0.009086                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization 4143656.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     1.528008                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count      2878937                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes     66298504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes     43267008                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy      2704339                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2      1169102                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2      9352816                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1       676047                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1     48675384                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1      1033788                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1      8270304                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization 6377045.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     2.351589                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count      3932355                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes    102032728                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes     70573888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time   1105299000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy      4438449                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   281.078133                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.48                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0      1161616                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0      9292928                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1      1102717                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1     79395624                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1       567454                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2      1100568                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1      4539632                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2      8804544                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     3.618835                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0      5070511                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0     40564088                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2      4819994                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2     38559952                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1      2486790                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1    179048880                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1      2147978                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2      4834674                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1     17183824                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2     38677392                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count      5055749                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.018643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count      2212342                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.008158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count      4834674                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.017828                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time       571500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time    38.714266                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count      2422426                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.010239                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time    177080500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time    73.100479                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count      4819994                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.017777                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time       343000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.071162                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization 14900750.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     5.494776                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count     12102765                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes    238412008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes    141589888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy      8959743                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         1.64                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0      5055749                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0     40445992                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1      2212342                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1    159288624                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2      4834674                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2     38677392                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization      4726383                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     1.742893                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count      7257182                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes     75622128                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes     17564672                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time    177995000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy      1164452                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time    24.526738                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0        14762                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0       118096                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2      4819994                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2     38559952                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1       274448                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1     19760256                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1      2147978                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1     17183824                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.013609                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0        14762                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0       118096                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1        14762                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1      1062864                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization         7381                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.002722                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count        14762                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes       118096                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0        14762                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0       118096                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization        66429                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.024496                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count        14762                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes      1062864                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       944768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        59048                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1        14762                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1      1062864                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.355848                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0      5070511                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0     40564088                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2      5059128                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2     40473024                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1      5120113                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1    368648136                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1      4573902                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2      4834674                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1     36591216                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2     38677392                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count        16311                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time       105500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     6.468028                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        12753                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count      1786807                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.006767                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time     24158500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    13.520487                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count      1190863                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.004392                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers53.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers53.m_avg_stall_time     0.036948                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers55.m_msg_count      1971848                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.007349                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time     10505500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time     5.327743                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count      1346290                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.004965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers56.m_stall_time        37000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers56.m_avg_stall_time     0.027483                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers58.m_msg_count      1996872                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.007440                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time     10332500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time     5.174343                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count      1340120                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.004942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers59.m_stall_time        28500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers59.m_avg_stall_time     0.021267                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers61.m_msg_count      1709835                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.006373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time      9260000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time     5.415727                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count      1169102                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.004311                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers62.m_stall_time        28500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers62.m_avg_stall_time     0.024378                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers96.m_msg_count      5055749                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.020463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time    246748500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time    48.805528                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count      2212342                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.008909                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time    101864000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    46.043514                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count      4834674                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.017894                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time      8914000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     1.843764                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count        14762                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization        78084                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.028794                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count        29064                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes      1249344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes      1016832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time       105500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy        63622                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     3.629920                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.01                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        12753                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       102024                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1        15888                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1      1143936                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1          423                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1         3384                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization      4234915                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     1.561660                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count      2977670                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes     67758640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes     43937280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time     24202500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy      2762821                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     8.127999                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2      1190863                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2      9526904                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1       686520                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1     49429440                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1      1100287                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1      8802296                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization      4729809                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     1.744157                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count      3318138                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes     75676944                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes     49131840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time     10542500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy      3080633                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time     3.177234                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2      1346290                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2     10770320                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1       767685                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1     55273320                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1      1204163                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1      9633304                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization      4715020                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     1.738703                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count      3336992                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes     75440320                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes     48744384                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time     10361000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy      3056321                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     3.104892                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.52                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.33                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2      1340120                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2     10720960                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1       761631                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1     54837432                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1      1235241                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1      9881928                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization 4143656.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     1.528008                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count      2878937                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes     66298504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes     43267008                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time      9288500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy      2714524                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     3.226364                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2      1169102                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2      9352816                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1       676047                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1     48675384                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1      1033788                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1      8270304                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization 14900750.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     5.494776                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count     12102765                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes    238412008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes    141589888                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time    357526500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy      9158477                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    29.540894                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         1.64                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0      5055749                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0     40445992                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1      2212342                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1    159288624                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2      4834674                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2     38677392                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization         7381                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.002722                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count        14762                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes       118096                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0        14762                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0       118096                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 135590145180                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
