Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Aug  1 12:12:52 2020
| Host             : LAPTOP-7CVIAM7Q running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.419        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.398        |
| Device Static (W)        | 0.021        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |       17 |       --- |             --- |
| Slice Logic              |     0.010 |     6296 |       --- |             --- |
|   LUT as Logic           |     0.008 |     2341 |      8000 |           29.26 |
|   LUT as Distributed RAM |    <0.001 |       64 |      2400 |            2.67 |
|   CARRY4                 |    <0.001 |       98 |      2000 |            4.90 |
|   Register               |    <0.001 |     2461 |     16000 |           15.38 |
|   F7/F8 Muxes            |    <0.001 |      115 |      8000 |            1.44 |
|   LUT as Shift Register  |    <0.001 |       92 |      2400 |            3.83 |
|   Others                 |    <0.001 |      540 |       --- |             --- |
| Signals                  |     0.011 |     4647 |       --- |             --- |
| Block RAM                |     0.005 |      9.5 |        10 |           95.00 |
| MMCM                     |     0.189 |        2 |         2 |          100.00 |
| DSPs                     |     0.003 |        3 |        20 |           15.00 |
| I/O                      |     0.155 |       26 |       100 |           26.00 |
| Static Power             |     0.021 |          |           |                 |
| Total                    |     0.419 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.065 |       0.061 |      0.004 |
| Vccaux    |       1.800 |     0.120 |       0.113 |      0.007 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------+-----------------------------------------------------+-----------------+
| Clock                                                    | Domain                                              | Constraint (ns) |
+----------------------------------------------------------+-----------------------------------------------------+-----------------+
| clk_in1_0                                                | clk_in1_0                                           |            10.0 |
| clk_out1_system_clk_wiz_0_1                              | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1 |             5.0 |
| clk_out1_system_clk_wiz_0_1_1                            | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1 |             5.0 |
| clk_out1_system_clk_wiz_1_0                              | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0 |            10.0 |
| clk_out2_system_clk_wiz_1_0                              | system_i/clk_wiz_1/inst/clk_out2                    |             2.0 |
| clk_out2_system_clk_wiz_1_0                              | system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_0 |             2.0 |
| clkfbout_system_clk_wiz_0_1                              | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_1 |            10.0 |
| clkfbout_system_clk_wiz_0_1_1                            | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_1 |            10.0 |
| clkfbout_system_clk_wiz_1_0                              | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0 |            10.0 |
| dphy_hs_clock_p                                          | clk_rxp_0                                           |             4.8 |
| pclk                                                     | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/CLK   |            19.0 |
| pclk                                                     | system_i/csi2_d_phy_rx_0/U0/clock_system_inst/pclk  |            19.0 |
| sys_clk_pin                                              | clk_in1_0                                           |            10.0 |
| system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | system_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK               |            33.3 |
| system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0       |            33.3 |
+----------------------------------------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| system_wrapper              |     0.398 |
|   system_i                  |     0.394 |
|     axi_iic_0               |     0.005 |
|       U0                    |     0.005 |
|     axi_uartlite_0          |     0.002 |
|       U0                    |     0.002 |
|     bayer2rgb_0             |     0.004 |
|       inst                  |     0.004 |
|     clk_wiz_0               |     0.107 |
|       inst                  |     0.107 |
|     clk_wiz_1               |     0.083 |
|       inst                  |     0.083 |
|     csi2_d_phy_rx_0         |     0.021 |
|       U0                    |     0.021 |
|     csi2dvp_0               |     0.002 |
|       inst                  |     0.002 |
|     microblaze_0            |     0.019 |
|       U0                    |     0.019 |
|     microblaze_0_axi_periph |     0.002 |
|       xbar                  |     0.002 |
|     rgb2dvi_0               |     0.141 |
|       U0                    |     0.141 |
|     rgb_test_0              |     0.006 |
|       inst                  |     0.006 |
+-----------------------------+-----------+


