Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 28 20:27:29 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_taken_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 209 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1718 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.326        0.000                      0                 7928        0.034        0.000                      0                 7928        3.000        0.000                       0                  1724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.326        0.000                      0                 7865        0.111        0.000                      0                 7865        3.750        0.000                       0                  1720  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.327        0.000                      0                 7865        0.111        0.000                      0                 7865        3.750        0.000                       0                  1720  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.326        0.000                      0                 7865        0.034        0.000                      0                 7865  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.326        0.000                      0                 7865        0.034        0.000                      0                 7865  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.933        0.000                      0                   63        1.084        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.933        0.000                      0                   63        1.007        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.933        0.000                      0                   63        1.007        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.934        0.000                      0                   63        1.084        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[12]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.459%)  route 0.126ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X54Y72         FDRE                                         r  cpu0/if0/c_wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cpu0/if0/c_wdata_o_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.285    cpu0/icache0/cache_data_reg_64_127_24_26/DIA
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.819    -0.349    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.194    -0.543    
    SLICE_X56Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.396    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X55Y78         FDRE                                         r  cpu0/if0/c_wdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/if0/c_wdata_o_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.263    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.194    -0.539    
    SLICE_X56Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.392    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y72    cpu0/BTB0/BTB_data_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y72    cpu0/BTB0/BTB_data_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y56    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.413    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.208    cpu0/if0/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.410    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.205    cpu0/if0/pc_o_reg[12]
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.410    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.205    cpu0/if0/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                          7.205    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.459%)  route 0.126ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X54Y72         FDRE                                         r  cpu0/if0/c_wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cpu0/if0/c_wdata_o_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.285    cpu0/icache0/cache_data_reg_64_127_24_26/DIA
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.819    -0.349    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.194    -0.543    
    SLICE_X56Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.396    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.363    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X55Y78         FDRE                                         r  cpu0/if0/c_wdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/if0/c_wdata_o_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.263    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.194    -0.539    
    SLICE_X56Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.392    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y47    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y75    cpu0/BTB0/BTB_data_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y72    cpu0/BTB0/BTB_data_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y72    cpu0/BTB0/BTB_data_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y56    hci0/io_in_fifo/q_data_array_reg_832_895_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y55    hci0/io_in_fifo/q_data_array_reg_832_895_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y56    hci0/io_in_fifo/q_data_array_reg_832_895_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y43    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[12]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.459%)  route 0.126ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X54Y72         FDRE                                         r  cpu0/if0/c_wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cpu0/if0/c_wdata_o_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.285    cpu0/icache0/cache_data_reg_64_127_24_26/DIA
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.819    -0.349    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.194    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X56Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.319    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X55Y78         FDRE                                         r  cpu0/if0/c_wdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/if0/c_wdata_o_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.263    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.194    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X56Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.315    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[23]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[24]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[24]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[25]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[25]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[27]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[27]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[28]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[28]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[29]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[30]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[30]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 1.872ns (22.393%)  route 6.488ns (77.607%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 7.916 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.898     5.881    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.430     7.916    cpu0/if0/clk_out1
    SLICE_X49Y80         FDRE                                         r  cpu0/if0/pc_o_reg[31]/C
                         clock pessimism             -0.427     7.489    
                         clock uncertainty           -0.077     7.412    
    SLICE_X49Y80         FDRE (Setup_fdre_C_CE)      -0.205     7.207    cpu0/if0/pc_o_reg[31]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[12]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[12]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 cpu0/if0/c_raddr_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.872ns (22.432%)  route 6.473ns (77.568%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.479ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.540    -2.479    cpu0/if0/clk_out1
    SLICE_X49Y73         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.060 r  cpu0/if0/c_raddr_o_reg[3]/Q
                         net (fo=170, routed)         1.780    -0.280    cpu0/icache0/Q[1]
    SLICE_X60Y80         LUT6 (Prop_lut6_I2_O)        0.299     0.019 r  cpu0/icache0/state[3]_i_66/O
                         net (fo=1, routed)           0.000     0.019    cpu0/icache0/state[3]_i_66_n_2
    SLICE_X60Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     0.260 r  cpu0/icache0/state_reg[3]_i_47/O
                         net (fo=1, routed)           0.000     0.260    cpu0/icache0/state_reg[3]_i_47_n_2
    SLICE_X60Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     0.358 r  cpu0/icache0/state_reg[3]_i_30/O
                         net (fo=1, routed)           0.954     1.312    cpu0/icache0/state_reg[3]_i_30_n_2
    SLICE_X55Y80         LUT6 (Prop_lut6_I0_O)        0.319     1.631 r  cpu0/icache0/state[3]_i_21/O
                         net (fo=1, routed)           0.855     2.486    cpu0/if0/c_raddr_o_reg[7]_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I0_O)        0.124     2.610 r  cpu0/if0/state[3]_i_13/O
                         net (fo=3, routed)           0.787     3.397    cpu0/if0/ifc_hit
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124     3.521 f  cpu0/if0/pc[31]_i_4/O
                         net (fo=56, routed)          0.756     4.277    cpu0/if0/pc[31]_i_4_n_2
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  cpu0/if0/pc_o[31]_i_2/O
                         net (fo=3, routed)           0.457     4.858    cpu0/if0/pc_o[31]_i_2_n_2
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.124     4.982 r  cpu0/if0/pc_o[31]_i_1/O
                         net (fo=32, routed)          0.884     5.866    cpu0/if0/pc_o[31]_i_1_n_2
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.427     7.913    cpu0/if0/clk_out1
    SLICE_X49Y77         FDRE                                         r  cpu0/if0/pc_o_reg[15]/C
                         clock pessimism             -0.427     7.486    
                         clock uncertainty           -0.077     7.409    
    SLICE_X49Y77         FDRE (Setup_fdre_C_CE)      -0.205     7.204    cpu0/if0/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                  1.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.459%)  route 0.126ns (43.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X54Y72         FDRE                                         r  cpu0/if0/c_wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  cpu0/if0/c_wdata_o_reg[24]/Q
                         net (fo=2, routed)           0.126    -0.285    cpu0/icache0/cache_data_reg_64_127_24_26/DIA
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.819    -0.349    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X56Y73         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.194    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X56Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.319    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.455%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.553    -0.576    cpu0/mem_wb0/clk_out1
    SLICE_X33Y69         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/mem_wb0/wb_wd_reg[4]/Q
                         net (fo=101, routed)         0.199    -0.236    cpu0/regfile0/regs_reg_r2_0_31_0_5/ADDRD4
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.818    -0.350    cpu0/regfile0/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X30Y70         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y70         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.286    cpu0/regfile0/regs_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cpu0/if0/c_wdata_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.554    -0.575    cpu0/if0/clk_out1
    SLICE_X55Y78         FDRE                                         r  cpu0/if0/c_wdata_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  cpu0/if0/c_wdata_o_reg[3]/Q
                         net (fo=2, routed)           0.171    -0.263    cpu0/icache0/cache_data_reg_0_63_3_5/DIA
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_0_63_3_5/WCLK
    SLICE_X56Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.194    -0.539    
                         clock uncertainty            0.077    -0.462    
    SLICE_X56Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.315    cpu0/icache0/cache_data_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y55         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y55         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y55         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y55         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.350    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.945    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.945    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y55         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y55         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X30Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.304    
                         clock uncertainty            0.077    -0.227    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.294    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.017    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.552ns (15.873%)  route 2.926ns (84.127%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.776     1.012    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X36Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X36Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.552ns (15.893%)  route 2.921ns (84.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.771     1.007    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X37Y48         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.446     7.933    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y48         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.505     7.427    
                         clock uncertainty           -0.077     7.351    
    SLICE_X37Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.946    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.946    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.552ns (15.943%)  route 2.910ns (84.057%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.553    -2.466    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.456    -2.010 f  rst_reg/Q
                         net (fo=160, routed)         1.150    -0.860    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.764 f  rst_BUFG_inst/O
                         net (fo=488, routed)         1.760     0.996    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X32Y60         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        1.433     7.919    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y60         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X32Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y54         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y54         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.167ns (13.035%)  route 1.114ns (86.965%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.622     0.713    hci0/uart_blk/uart_baud_clk_blk/rst_BUFG
    SLICE_X30Y53         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X30Y53         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y56         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y56         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_rx_blk/rst_BUFG
    SLICE_X30Y55         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y55         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X30Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.167ns (12.929%)  route 1.125ns (87.071%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.561    -0.568    clk
    SLICE_X39Y54         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  rst_reg/Q
                         net (fo=160, routed)         0.492     0.065    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.091 f  rst_BUFG_inst/O
                         net (fo=488, routed)         0.633     0.723    hci0/uart_blk/uart_tx_blk/rst_BUFG
    SLICE_X34Y50         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1718, routed)        0.829    -0.339    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X34Y50         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.034    -0.304    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067    -0.371    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  1.095    





