<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>Crypto1</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.109</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>154651</Average-caseLatency>
            <Worst-caseLatency>622085</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.237 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>4.977 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>622086</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </NTT_STAGE_LOOP_NTT_ROW_LOOP>
            <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </INTT_STAGE_LOOP_INTT_ROW_LOOP>
            <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </NTT_STAGE_LOOP_NTT_ROW_LOOP>
            <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </NTT_STAGE_LOOP_NTT_ROW_LOOP>
            <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </INTT_STAGE_LOOP_INTT_ROW_LOOP>
            <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                <Slack>5.84</Slack>
                <TripCount>768</TripCount>
                <Latency>207360</Latency>
                <AbsoluteTimeLatency>1658880</AbsoluteTimeLatency>
                <IterationLatency>270</IterationLatency>
                <InstanceList/>
            </INTT_STAGE_LOOP_INTT_ROW_LOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>256</BRAM_18K>
            <DSP>63</DSP>
            <FF>34765</FF>
            <LUT>52131</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Crypto1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Crypto1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Crypto1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TDATA</name>
            <Object>DataInStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TVALID</name>
            <Object>DataInStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TREADY</name>
            <Object>DataInStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TLAST</name>
            <Object>DataInStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TKEEP</name>
            <Object>DataInStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInStream_TSTRB</name>
            <Object>DataInStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TDATA</name>
            <Object>DataOutStream_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TVALID</name>
            <Object>DataOutStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TREADY</name>
            <Object>DataOutStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TLAST</name>
            <Object>DataOutStream_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TKEEP</name>
            <Object>DataOutStream_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutStream_TSTRB</name>
            <Object>DataOutStream_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Crypto1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP_fu_682</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>682</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln257_3_fu_352_p2 add_ln257_fu_364_p2 add_ln268_fu_396_p2 add_ln268_4_fu_408_p2 add_ln263_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP_fu_704</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>704</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln220_2_fu_352_p2 add_ln220_fu_364_p2 add_ln231_fu_396_p2 add_ln231_5_fu_408_p2 add_ln226_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_fu_726</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>726</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_308</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>308</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln172_2_fu_350_p2 add_ln172_fu_362_p2 add_ln189_fu_394_p2 add_ln189_5_fu_406_p2 add_ln181_fu_508_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP_fu_748</InstName>
                    <ModuleName>Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>748</ID>
                    <BindInstances>add_ln115_1_fu_250_p2 add_ln115_fu_262_p2 add_ln119_fu_308_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP_fu_772</InstName>
                    <ModuleName>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>772</ID>
                    <BindInstances>add_ln96_2_fu_261_p2 add_ln96_fu_273_p2 add_ln99_2_fu_334_p2 add_ln98_fu_315_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_fu_801</InstName>
                    <ModuleName>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>801</ID>
                    <BindInstances>add_ln76_2_fu_262_p2 add_ln76_fu_274_p2 add_ln80_2_fu_339_p2 add_ln78_fu_320_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830</InstName>
                    <ModuleName>Crypto1_Pipeline_INTT_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>830</ID>
                    <BindInstances>add_ln369_fu_414_p2 sub_ln374_fu_424_p2 add_ln374_fu_430_p2 add_ln374_1_fu_446_p2 add_ln375_fu_486_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generate_input_index_fu_853</InstName>
                    <ModuleName>generate_input_index</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>853</ID>
                    <BindInstances>add_ln206_fu_890_p2 dis_log_fu_908_p2 add_ln209_fu_914_p2 mask1_fu_936_p2 mask2_fu_941_p2 index_fu_1000_p2 index_64_fu_1538_p2 index_65_fu_1108_p2 index_66_fu_1556_p2 index_67_fu_1609_p2 index_68_fu_1631_p2 index_69_fu_1660_p2 index_70_fu_1678_p2 index_71_fu_1724_p2 index_72_fu_1742_p2 index_73_fu_1796_p2 index_74_fu_1826_p2 index_75_fu_1871_p2 index_76_fu_1893_p2 index_77_fu_1922_p2 index_78_fu_1940_p2 index_79_fu_1986_p2 index_80_fu_2006_p2 index_81_fu_2053_p2 index_82_fu_2073_p2 index_83_fu_2125_p2 index_84_fu_2165_p2 index_85_fu_2210_p2 index_86_fu_2240_p2 index_87_fu_2288_p2 index_88_fu_2319_p2 index_89_fu_2364_p2 index_90_fu_2401_p2 index_91_fu_2440_p2 index_92_fu_2485_p2 index_93_fu_1352_p2 index_94_fu_2499_p2 index_95_fu_2538_p2 index_96_fu_2554_p2 index_97_fu_2594_p2 index_98_fu_2612_p2 index_99_fu_2657_p2 index_100_fu_2683_p2 index_101_fu_2723_p2 index_102_fu_2739_p2 index_103_fu_2784_p2 index_104_fu_2800_p2 index_105_fu_2846_p2 index_106_fu_2884_p2 index_107_fu_2919_p2 index_108_fu_2954_p2 index_109_fu_2986_p2 index_110_fu_3018_p2 index_111_fu_3059_p2 index_112_fu_3086_p2 index_113_fu_3154_p2 index_114_fu_3183_p2 index_115_fu_3218_p2 index_116_fu_3244_p2 index_117_fu_3275_p2 index_118_fu_3300_p2 index_119_fu_3331_p2 index_120_fu_3357_p2 index_121_fu_3388_p2 index_122_fu_2457_p2 index_123_fu_1476_p2 index_124_fu_1496_p2 index_125_fu_1522_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generate_output_index_fu_860</InstName>
                    <ModuleName>generate_output_index</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>860</ID>
                    <BindInstances>add_ln229_fu_893_p2 dis_log_fu_911_p2 add_ln234_fu_938_p2 sub_ln243_fu_957_p2 add_ln244_fu_971_p2 sub_ln243_1_fu_993_p2 sub_ln243_2_fu_999_p2 sub_ln243_3_fu_1177_p2 sub_ln243_4_fu_1182_p2 sub_ln243_5_fu_1338_p2 sub_ln243_6_fu_1343_p2 sub_ln243_7_fu_1462_p2 sub_ln243_8_fu_1467_p2 sub_ln243_9_fu_1586_p2 sub_ln243_10_fu_1591_p2 sub_ln243_11_fu_1710_p2 sub_ln243_12_fu_1715_p2 sub_ln243_13_fu_1834_p2 sub_ln243_14_fu_1839_p2 sub_ln243_15_fu_1958_p2 sub_ln243_16_fu_1963_p2 sub_ln243_17_fu_2082_p2 sub_ln243_18_fu_2087_p2 sub_ln243_19_fu_2206_p2 sub_ln243_20_fu_2211_p2 sub_ln243_21_fu_2330_p2 sub_ln243_22_fu_2335_p2 sub_ln243_23_fu_2454_p2 sub_ln243_24_fu_2459_p2 sub_ln243_25_fu_2578_p2 sub_ln243_26_fu_2583_p2 sub_ln243_27_fu_2702_p2 sub_ln243_28_fu_2707_p2 sub_ln243_29_fu_2826_p2 sub_ln243_30_fu_2831_p2 sub_ln243_31_fu_2955_p2 sub_ln243_32_fu_2950_p2 sub_ln243_33_fu_3065_p2 sub_ln243_34_fu_3070_p2 sub_ln243_35_fu_3189_p2 sub_ln243_36_fu_3194_p2 sub_ln243_37_fu_3313_p2 sub_ln243_38_fu_3318_p2 sub_ln243_39_fu_3437_p2 sub_ln243_40_fu_3442_p2 sub_ln243_41_fu_3561_p2 sub_ln243_42_fu_3566_p2 sub_ln243_43_fu_3685_p2 sub_ln243_44_fu_3690_p2 sub_ln243_45_fu_3809_p2 sub_ln243_46_fu_3814_p2 sub_ln243_47_fu_3933_p2 sub_ln243_48_fu_3938_p2 sub_ln243_49_fu_4057_p2 sub_ln243_50_fu_4062_p2 sub_ln243_51_fu_4181_p2 sub_ln243_52_fu_4186_p2 sub_ln243_53_fu_4305_p2 sub_ln243_54_fu_4310_p2 sub_ln243_55_fu_4315_p2 sub_ln243_56_fu_4320_p2 sub_ln243_57_fu_4325_p2 sub_ln243_58_fu_4330_p2 sub_ln243_59_fu_4335_p2 sub_ln243_60_fu_4340_p2 sub_ln243_61_fu_4345_p2 sub_ln243_62_fu_4350_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_386_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>867</ID>
                    <BindInstances>add_ln386_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_411_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>880</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln411_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_421_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>893</ID>
                    <BindInstances>add_ln421_fu_380_p2 add_ln426_fu_445_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914</InstName>
                    <ModuleName>Crypto1_Pipeline_INTT_COL_LOOP19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>914</ID>
                    <BindInstances>add_ln369_fu_410_p2 sub_ln374_fu_420_p2 add_ln374_fu_426_p2 add_ln374_2_fu_442_p2 add_ln375_1_fu_485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_386_720</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>937</ID>
                    <BindInstances>add_ln386_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_411_1121</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>950</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln411_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_421_1222</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>963</ID>
                    <BindInstances>add_ln421_fu_376_p2 add_ln426_fu_444_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984</InstName>
                    <ModuleName>Crypto1_Pipeline_INTT_COL_LOOP23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>984</ID>
                    <BindInstances>add_ln369_fu_410_p2 sub_ln374_fu_420_p2 add_ln374_fu_426_p2 add_ln374_1_fu_442_p2 add_ln375_fu_485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_386_724</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1007</ID>
                    <BindInstances>add_ln386_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_411_1125</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1020</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln411_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_421_1226</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1033</ID>
                    <BindInstances>add_ln421_fu_376_p2 add_ln426_fu_444_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054</InstName>
                    <ModuleName>Crypto1_Pipeline_NTT_COL_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1054</ID>
                    <BindInstances>add_ln296_fu_414_p2 sub_ln299_fu_424_p2 add_ln299_fu_430_p2 add_ln299_1_fu_446_p2 add_ln300_fu_486_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_311_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1077</ID>
                    <BindInstances>add_ln311_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_333_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1090</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln333_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_342_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1103</ID>
                    <BindInstances>add_ln342_fu_380_p2 add_ln345_fu_445_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124</InstName>
                    <ModuleName>Crypto1_Pipeline_NTT_COL_LOOP11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1124</ID>
                    <BindInstances>add_ln296_fu_410_p2 sub_ln299_fu_420_p2 add_ln299_fu_426_p2 add_ln299_2_fu_442_p2 add_ln300_fu_485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_311_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1147</ID>
                    <BindInstances>add_ln311_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_333_513</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1160</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln333_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_342_614</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1173</ID>
                    <BindInstances>add_ln342_fu_376_p2 add_ln345_fu_444_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194</InstName>
                    <ModuleName>Crypto1_Pipeline_NTT_COL_LOOP15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1194</ID>
                    <BindInstances>add_ln296_fu_410_p2 sub_ln299_fu_420_p2 add_ln299_fu_426_p2 add_ln299_1_fu_442_p2 add_ln300_fu_485_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_311_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1217</ID>
                    <BindInstances>add_ln311_fu_195_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_333_517</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1230</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_181</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Configurable_PE_2_fu_192</InstName>
                            <ModuleName>Configurable_PE_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>192</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_90</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MUL_MOD_fu_100</InstName>
                                    <ModuleName>MUL_MOD</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 mul_16ns_16ns_32_1_0_U39 mul_16ns_16ns_32_1_0_U40 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 c_plus_d_3_fu_282_p2 mul_16ns_16ns_32_1_0_U42 mul_16ns_16ns_32_1_0_U43 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 add_ln63_3_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 c_plus_d_4_fu_441_p2 mul_15ns_16ns_31_1_0_U45 mul_16ns_16ns_32_1_0_U46 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 add_ln63_4_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_fu_237_p2 res1_temp_1_fu_262_p2 res2_temp_3_fu_276_p2 res2_temp_4_fu_288_p2 temp1_fu_113_p2 temp1_1_fu_141_p2 res2_temp_fu_147_p2 res2_temp_1_fu_161_p2 add_ln208_fu_175_p2 add_ln208_1_fu_231_p2 add_ln210_fu_329_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln333_fu_217_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243</InstName>
                    <ModuleName>Crypto1_Pipeline_VITIS_LOOP_342_618</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1243</ID>
                    <BindInstances>add_ln342_fu_376_p2 add_ln345_fu_444_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9_fu_1264</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1264</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln257_fu_352_p2 add_ln257_1_fu_364_p2 add_ln268_1_fu_396_p2 add_ln268_2_fu_408_p2 add_ln263_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7_fu_1278</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1278</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_308</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>308</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln220_fu_350_p2 add_ln220_1_fu_362_p2 add_ln231_3_fu_394_p2 add_ln231_4_fu_406_p2 add_ln226_fu_508_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5_fu_1292</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1292</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln172_fu_352_p2 add_ln172_1_fu_364_p2 add_ln189_3_fu_396_p2 add_ln189_4_fu_408_p2 add_ln181_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10_fu_1306</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1306</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_308</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>308</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln257_fu_350_p2 add_ln257_2_fu_362_p2 add_ln268_fu_394_p2 add_ln268_3_fu_406_p2 add_ln263_fu_508_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8_fu_1320</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1320</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln220_fu_352_p2 add_ln220_1_fu_364_p2 add_ln231_fu_396_p2 add_ln231_2_fu_408_p2 add_ln226_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6_fu_1334</InstName>
                    <ModuleName>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1334</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Configurable_PE_fu_310</InstName>
                            <ModuleName>Configurable_PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>310</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_MUL_MOD_3_fu_67</InstName>
                                    <ModuleName>MUL_MOD_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>67</ID>
                                    <BindInstances>a_plus_b_fu_146_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 mul_16ns_16ns_32_1_0_U377 mul_16ns_16ns_32_1_0_U378 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 add_ln63_fu_186_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385 res_mult_fu_213_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 c_plus_d_1_fu_282_p2 mul_16ns_16ns_32_1_0_U380 mul_16ns_16ns_32_1_0_U381 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 add_ln63_1_fu_326_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386 res_mult_shift_fu_386_p2 add_ln131_fu_353_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 c_plus_d_2_fu_441_p2 mul_15ns_16ns_31_1_0_U383 mul_16ns_16ns_32_1_0_U384 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 add_ln63_2_fu_481_p2 ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387 sub_ln146_fu_526_p2 sub_ln147_fu_542_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>res1_temp_6_fu_77_p2 res1_temp_7_fu_143_p2 res1_temp_fu_89_p2 res1_temp_3_fu_114_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln172_fu_352_p2 add_ln172_1_fu_364_p2 add_ln189_fu_396_p2 add_ln189_2_fu_408_p2 add_ln181_fu_510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3_fu_1348</InstName>
                    <ModuleName>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1348</ID>
                    <BindInstances>add_ln96_fu_257_p2 add_ln96_1_fu_269_p2 add_ln99_1_fu_333_p2 add_ln98_fu_311_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1_fu_1369</InstName>
                    <ModuleName>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1369</ID>
                    <BindInstances>add_ln76_fu_258_p2 add_ln76_1_fu_270_p2 add_ln80_1_fu_339_p2 add_ln78_fu_320_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4_fu_1390</InstName>
                    <ModuleName>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1390</ID>
                    <BindInstances>add_ln96_fu_256_p2 add_ln96_1_fu_268_p2 add_ln99_fu_338_p2 add_ln98_fu_316_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2_fu_1411</InstName>
                    <ModuleName>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1411</ID>
                    <BindInstances>add_ln76_fu_258_p2 add_ln76_1_fu_270_p2 add_ln80_fu_339_p2 add_ln78_fu_320_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>DataRAM_U DataRAM_1_U DataRAM_2_U DataRAM_3_U DataRAM_4_U grp_Configurable_PE_2_fu_4751 DataRAM_6_U DataRAM_7_U NTTTWiddleRAM_0_U NTTTWiddleRAM_0_1_U NTTTWiddleRAM_0_2_U NTTTWiddleRAM_0_3_U INTTTWiddleRAM_0_U INTTTWiddleRAM_0_1_U INTTTWiddleRAM_0_2_U INTTTWiddleRAM_0_3_U ReadAddr_U ReadData_U ReadData_1_U ReadData_2_U ReadData_3_U InputIndex_U OutputIndex_U PermuteData_U PermuteData_1_U PermuteData_2_U PermuteData_3_U NTTData_U NTTData_1_U NTTData_2_U NTTData_3_U sub_ln372_fu_1702_p2 add_ln375_fu_1712_p2 add_ln375_1_fu_1718_p2 add_ln363_1_fu_1807_p2 j_7_fu_1819_p2 sub_ln363_3_fu_1839_p2 add_ln363_5_fu_1904_p2 sub_ln363_fu_1909_p2 add_ln363_fu_1948_p2 add_ln366_fu_2063_p2 mul_6ns_10s_10_1_1_U596 k_4_fu_1989_p2 add_ln363_6_fu_2100_p2 j_13_fu_2112_p2 sub_ln363_4_fu_2132_p2 add_ln363_9_fu_2197_p2 sub_ln363_1_fu_2202_p2 add_ln363_2_fu_2241_p2 add_ln366_2_fu_2356_p2 mul_6ns_10s_10_1_1_U598 add_ln404_3_fu_2363_p2 k_7_fu_2282_p2 add_ln363_7_fu_2399_p2 j_17_fu_2411_p2 sub_ln363_5_fu_2431_p2 add_ln363_11_fu_2481_p2 sub_ln363_2_fu_2486_p2 add_ln363_4_fu_2525_p2 add_ln366_4_fu_2640_p2 mul_6ns_10s_10_1_1_U600 k_8_fu_2566_p2 sub_ln300_fu_1761_p2 add_ln302_fu_1771_p2 add_ln302_1_fu_1777_p2 add_ln291_1_fu_2683_p2 j_5_fu_2695_p2 sub_ln291_fu_2757_p2 add_ln291_fu_2788_p2 add_ln293_3_fu_2867_p2 mul_6ns_10s_10_1_1_U602 add_ln293_fu_2821_p2 add_ln291_5_fu_2967_p2 j_11_fu_2979_p2 sub_ln291_1_fu_3041_p2 add_ln291_2_fu_3072_p2 add_ln293_4_fu_3151_p2 mul_6ns_10s_10_1_1_U604 add_ln327_3_fu_3221_p2 add_ln293_1_fu_3105_p2 add_ln291_7_fu_3257_p2 j_16_fu_3269_p2 sub_ln291_2_fu_3316_p2 add_ln291_4_fu_3347_p2 add_ln293_5_fu_3426_p2 mul_6ns_10s_10_1_1_U606 add_ln293_2_fu_3380_p2 sub_ln267_fu_1456_p2 add_ln267_fu_3526_p2 add_ln267_1_fu_3583_p2 sub_ln268_fu_1487_p2 add_ln268_fu_3536_p2 add_ln268_1_fu_3589_p2 sub_ln230_fu_1518_p2 add_ln230_fu_3546_p2 add_ln230_1_fu_3595_p2 sub_ln231_fu_1549_p2 add_ln231_fu_3556_p2 add_ln231_1_fu_3601_p2 sub_ln188_fu_1580_p2 add_ln188_fu_3566_p2 add_ln188_1_fu_3607_p2 sub_ln189_fu_1611_p2 add_ln189_fu_3576_p2 add_ln189_1_fu_3613_p2 sub_ln99_fu_1642_p2 add_ln99_fu_3622_p2 add_ln99_1_fu_3639_p2 sub_ln80_fu_1673_p2 add_ln80_fu_3632_p2 add_ln80_1_fu_3645_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Crypto1_Pipeline_INTT_COL_LOOP</Name>
            <Loops>
                <INTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_COL_LOOP>
                        <Name>INTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_414_p2" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln374_fu_424_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="sub_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_430_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_1_fu_446_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_486_p2" SOURCE="Crypto1.cpp:375" URAM="0" VARIABLE="add_ln375"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generate_input_index</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.272 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.272 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.272 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>250</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2288</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_890_p2" SOURCE="Utils.cpp:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="dis_log_fu_908_p2" SOURCE="Utils.cpp:208" URAM="0" VARIABLE="dis_log"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_914_p2" SOURCE="Utils.cpp:209" URAM="0" VARIABLE="add_ln209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mask1_fu_936_p2" SOURCE="Utils.cpp:209" URAM="0" VARIABLE="mask1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mask2_fu_941_p2" SOURCE="Utils.cpp:210" URAM="0" VARIABLE="mask2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_fu_1000_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_64_fu_1538_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_65_fu_1108_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_66_fu_1556_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_67_fu_1609_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_68_fu_1631_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_69_fu_1660_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_70_fu_1678_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_71_fu_1724_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_72_fu_1742_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_73_fu_1796_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_74_fu_1826_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_75_fu_1871_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_76_fu_1893_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_77_fu_1922_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_78_fu_1940_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_79_fu_1986_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_80_fu_2006_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_81_fu_2053_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_82_fu_2073_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_83_fu_2125_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_84_fu_2165_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_85_fu_2210_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_86_fu_2240_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_87_fu_2288_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_88_fu_2319_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_89_fu_2364_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_90_fu_2401_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_91_fu_2440_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_92_fu_2485_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_93_fu_1352_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_94_fu_2499_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_95_fu_2538_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_96_fu_2554_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_97_fu_2594_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_98_fu_2612_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_99_fu_2657_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_100_fu_2683_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_101_fu_2723_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_102_fu_2739_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_103_fu_2784_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_104_fu_2800_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_105_fu_2846_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_106_fu_2884_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_107_fu_2919_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_108_fu_2954_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_109_fu_2986_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_110_fu_3018_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_111_fu_3059_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_112_fu_3086_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_113_fu_3154_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_114_fu_3183_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_115_fu_3218_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_116_fu_3244_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_117_fu_3275_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_118_fu_3300_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_119_fu_3331_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_120_fu_3357_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_121_fu_3388_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_122_fu_2457_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_123_fu_1476_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_124_fu_1496_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="index_125_fu_1522_p2" SOURCE="Utils.cpp:219" URAM="0" VARIABLE="index_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generate_output_index</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.743</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.272 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.272 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.272 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>883</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9993</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_893_p2" SOURCE="Utils.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="dis_log_fu_911_p2" SOURCE="Utils.cpp:231" URAM="0" VARIABLE="dis_log"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_938_p2" SOURCE="Utils.cpp:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_fu_957_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_971_p2" SOURCE="Utils.cpp:244" URAM="0" VARIABLE="add_ln244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_1_fu_993_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_2_fu_999_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_3_fu_1177_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_4_fu_1182_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_5_fu_1338_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_6_fu_1343_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_7_fu_1462_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_8_fu_1467_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_9_fu_1586_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_10_fu_1591_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_11_fu_1710_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_12_fu_1715_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_13_fu_1834_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_14_fu_1839_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_15_fu_1958_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_16_fu_1963_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_17_fu_2082_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_18_fu_2087_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_19_fu_2206_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_20_fu_2211_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_21_fu_2330_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_22_fu_2335_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_23_fu_2454_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_24_fu_2459_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_25_fu_2578_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_26_fu_2583_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_27_fu_2702_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_28_fu_2707_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_29_fu_2826_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_30_fu_2831_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_31_fu_2955_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_32_fu_2950_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_33_fu_3065_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_34_fu_3070_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_35_fu_3189_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_36_fu_3194_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_37_fu_3313_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_38_fu_3318_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_39_fu_3437_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_40_fu_3442_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_41_fu_3561_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_42_fu_3566_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_43_fu_3685_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_44_fu_3690_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_45_fu_3809_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_46_fu_3814_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_47_fu_3933_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_48_fu_3938_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_49_fu_4057_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_50_fu_4062_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_51_fu_4181_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_52_fu_4186_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_53_fu_4305_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_54_fu_4310_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_55_fu_4315_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_56_fu_4320_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_57_fu_4325_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_58_fu_4330_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_59_fu_4335_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_60_fu_4340_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_61_fu_4345_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln243_62_fu_4350_p2" SOURCE="Utils.cpp:243" URAM="0" VARIABLE="sub_ln243_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_386_7</Name>
            <Loops>
                <VITIS_LOOP_386_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_386_7>
                        <Name>VITIS_LOOP_386_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_386_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_195_p2" SOURCE="Crypto1.cpp:386" URAM="0" VARIABLE="add_ln386"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>1467</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1121</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_plus_b_fu_146_p2" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U39" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U40" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_186_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U47" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_213_p2" SOURCE="Arithmetic.cpp:65" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="c_plus_d_3_fu_282_p2" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U42" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U43" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_326_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U48" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_386_p2" SOURCE="Arithmetic.cpp:65" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_353_p2" SOURCE="Arithmetic.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="c_plus_d_4_fu_441_p2" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_0_U45" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U46" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_481_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U49" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln146_fu_526_p2" SOURCE="Arithmetic.cpp:146" URAM="0" VARIABLE="sub_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln147_fu_542_p2" SOURCE="Arithmetic.cpp:147" URAM="0" VARIABLE="sub_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Configurable_PE_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.144 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.144 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.144 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>19</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>3710</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>3170</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res1_temp_fu_237_p2" SOURCE="Arithmetic.cpp:73" URAM="0" VARIABLE="res1_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res1_temp_1_fu_262_p2" SOURCE="Arithmetic.cpp:77" URAM="0" VARIABLE="res1_temp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res2_temp_3_fu_276_p2" SOURCE="Arithmetic.cpp:86" URAM="0" VARIABLE="res2_temp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res2_temp_4_fu_288_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="res2_temp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="temp1_fu_113_p2" SOURCE="Arithmetic.cpp:73" URAM="0" VARIABLE="temp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="temp1_1_fu_141_p2" SOURCE="Arithmetic.cpp:77" URAM="0" VARIABLE="temp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res2_temp_fu_147_p2" SOURCE="Arithmetic.cpp:86" URAM="0" VARIABLE="res2_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res2_temp_1_fu_161_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="res2_temp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_175_p2" SOURCE="Arithmetic.cpp:208" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_1_fu_231_p2" SOURCE="Arithmetic.cpp:208" URAM="0" VARIABLE="add_ln208_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_329_p2" SOURCE="Arithmetic.cpp:210" URAM="0" VARIABLE="add_ln210"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_411_11</Name>
            <Loops>
                <VITIS_LOOP_411_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_411_11>
                        <Name>VITIS_LOOP_411_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_411_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_217_p2" SOURCE="Crypto1.cpp:411" URAM="0" VARIABLE="add_ln411"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_421_12</Name>
            <Loops>
                <VITIS_LOOP_421_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_421_12>
                        <Name>VITIS_LOOP_421_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_421_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>209</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_380_p2" SOURCE="Crypto1.cpp:421" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_445_p2" SOURCE="Crypto1.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_INTT_COL_LOOP19</Name>
            <Loops>
                <INTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_COL_LOOP>
                        <Name>INTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_410_p2" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln374_fu_420_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="sub_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_426_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_2_fu_442_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_1_fu_485_p2" SOURCE="Crypto1.cpp:375" URAM="0" VARIABLE="add_ln375_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_386_720</Name>
            <Loops>
                <VITIS_LOOP_386_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_386_7>
                        <Name>VITIS_LOOP_386_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_386_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_195_p2" SOURCE="Crypto1.cpp:386" URAM="0" VARIABLE="add_ln386"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_411_1121</Name>
            <Loops>
                <VITIS_LOOP_411_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_411_11>
                        <Name>VITIS_LOOP_411_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_411_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_217_p2" SOURCE="Crypto1.cpp:411" URAM="0" VARIABLE="add_ln411"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_421_1222</Name>
            <Loops>
                <VITIS_LOOP_421_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_421_12>
                        <Name>VITIS_LOOP_421_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_421_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_376_p2" SOURCE="Crypto1.cpp:421" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_444_p2" SOURCE="Crypto1.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_INTT_COL_LOOP23</Name>
            <Loops>
                <INTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INTT_COL_LOOP>
                        <Name>INTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_410_p2" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="add_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln374_fu_420_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="sub_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_426_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_1_fu_442_p2" SOURCE="Crypto1.cpp:374" URAM="0" VARIABLE="add_ln374_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_485_p2" SOURCE="Crypto1.cpp:375" URAM="0" VARIABLE="add_ln375"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_386_724</Name>
            <Loops>
                <VITIS_LOOP_386_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_386_7>
                        <Name>VITIS_LOOP_386_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_386_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_386_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln386_fu_195_p2" SOURCE="Crypto1.cpp:386" URAM="0" VARIABLE="add_ln386"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_411_1125</Name>
            <Loops>
                <VITIS_LOOP_411_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_411_11>
                        <Name>VITIS_LOOP_411_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_411_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_411_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln411_fu_217_p2" SOURCE="Crypto1.cpp:411" URAM="0" VARIABLE="add_ln411"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_421_1226</Name>
            <Loops>
                <VITIS_LOOP_421_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_421_12>
                        <Name>VITIS_LOOP_421_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_421_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_376_p2" SOURCE="Crypto1.cpp:421" URAM="0" VARIABLE="add_ln421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_421_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln426_fu_444_p2" SOURCE="Crypto1.cpp:426" URAM="0" VARIABLE="add_ln426"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_NTT_COL_LOOP</Name>
            <Loops>
                <NTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_COL_LOOP>
                        <Name>NTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_414_p2" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="add_ln296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_424_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="sub_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_430_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_1_fu_446_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_486_p2" SOURCE="Crypto1.cpp:300" URAM="0" VARIABLE="add_ln300"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_311_1</Name>
            <Loops>
                <VITIS_LOOP_311_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_311_1>
                        <Name>VITIS_LOOP_311_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_311_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_195_p2" SOURCE="Crypto1.cpp:311" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_333_5</Name>
            <Loops>
                <VITIS_LOOP_333_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_333_5>
                        <Name>VITIS_LOOP_333_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_333_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_333_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_217_p2" SOURCE="Crypto1.cpp:333" URAM="0" VARIABLE="add_ln333"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_342_6</Name>
            <Loops>
                <VITIS_LOOP_342_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_342_6>
                        <Name>VITIS_LOOP_342_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_342_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>209</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_380_p2" SOURCE="Crypto1.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_445_p2" SOURCE="Crypto1.cpp:345" URAM="0" VARIABLE="add_ln345"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_NTT_COL_LOOP11</Name>
            <Loops>
                <NTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_COL_LOOP>
                        <Name>NTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_410_p2" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="add_ln296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_420_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="sub_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_426_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_2_fu_442_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_485_p2" SOURCE="Crypto1.cpp:300" URAM="0" VARIABLE="add_ln300"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_311_112</Name>
            <Loops>
                <VITIS_LOOP_311_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_311_1>
                        <Name>VITIS_LOOP_311_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_311_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_195_p2" SOURCE="Crypto1.cpp:311" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_333_513</Name>
            <Loops>
                <VITIS_LOOP_333_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_333_5>
                        <Name>VITIS_LOOP_333_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_333_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_333_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_217_p2" SOURCE="Crypto1.cpp:333" URAM="0" VARIABLE="add_ln333"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_342_614</Name>
            <Loops>
                <VITIS_LOOP_342_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_342_6>
                        <Name>VITIS_LOOP_342_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_342_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_376_p2" SOURCE="Crypto1.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_444_p2" SOURCE="Crypto1.cpp:345" URAM="0" VARIABLE="add_ln345"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_NTT_COL_LOOP15</Name>
            <Loops>
                <NTT_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_COL_LOOP>
                        <Name>NTT_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </NTT_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_410_p2" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="add_ln296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln299_fu_420_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="sub_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_fu_426_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln299_1_fu_442_p2" SOURCE="Crypto1.cpp:299" URAM="0" VARIABLE="add_ln299_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_485_p2" SOURCE="Crypto1.cpp:300" URAM="0" VARIABLE="add_ln300"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_311_116</Name>
            <Loops>
                <VITIS_LOOP_311_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_311_1>
                        <Name>VITIS_LOOP_311_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_311_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_311_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_195_p2" SOURCE="Crypto1.cpp:311" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_333_517</Name>
            <Loops>
                <VITIS_LOOP_333_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55</Best-caseLatency>
                    <Average-caseLatency>55</Average-caseLatency>
                    <Worst-caseLatency>55</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_333_5>
                        <Name>VITIS_LOOP_333_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>32</TripCount>
                        <Latency>53</Latency>
                        <AbsoluteTimeLatency>0.424 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_2_fu_181</Instance>
                            <Instance>grp_Configurable_PE_2_fu_192</Instance>
                        </InstanceList>
                    </VITIS_LOOP_333_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>644</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_333_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_217_p2" SOURCE="Crypto1.cpp:333" URAM="0" VARIABLE="add_ln333"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_VITIS_LOOP_342_618</Name>
            <Loops>
                <VITIS_LOOP_342_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_342_6>
                        <Name>VITIS_LOOP_342_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>64</TripCount>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_342_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>292</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_376_p2" SOURCE="Crypto1.cpp:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_342_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_444_p2" SOURCE="Crypto1.cpp:345" URAM="0" VARIABLE="add_ln345"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MUL_MOD_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>1467</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1121</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_plus_b_fu_146_p2" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U377" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U378" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_186_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U385" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_fu_213_p2" SOURCE="Arithmetic.cpp:65" URAM="0" VARIABLE="res_mult"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="c_plus_d_1_fu_282_p2" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U380" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U381" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_326_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U386" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res_mult_shift_fu_386_p2" SOURCE="Arithmetic.cpp:65" URAM="0" VARIABLE="res_mult_shift"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_353_p2" SOURCE="Arithmetic.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387" SOURCE="Arithmetic.cpp:50" URAM="0" VARIABLE="a_plus_b_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="c_plus_d_2_fu_441_p2" SOURCE="Arithmetic.cpp:51" URAM="0" VARIABLE="c_plus_d_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_16ns_31_1_0_U383" SOURCE="Arithmetic.cpp:54" URAM="0" VARIABLE="ac_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16ns_32_1_0_U384" SOURCE="Arithmetic.cpp:55" URAM="0" VARIABLE="bd_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_481_p2" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0_U387" SOURCE="Arithmetic.cpp:63" URAM="0" VARIABLE="sub_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln146_fu_526_p2" SOURCE="Arithmetic.cpp:146" URAM="0" VARIABLE="sub_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln147_fu_542_p2" SOURCE="Arithmetic.cpp:147" URAM="0" VARIABLE="sub_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Configurable_PE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.136 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.136 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>18</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2500</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1536</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res1_temp_6_fu_77_p2" SOURCE="Arithmetic.cpp:86" URAM="0" VARIABLE="res1_temp_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res1_temp_7_fu_143_p2" SOURCE="Arithmetic.cpp:89" URAM="0" VARIABLE="res1_temp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="res1_temp_fu_89_p2" SOURCE="Arithmetic.cpp:73" URAM="0" VARIABLE="res1_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="res1_temp_3_fu_114_p2" SOURCE="Arithmetic.cpp:77" URAM="0" VARIABLE="res1_temp_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP</Name>
            <Loops>
                <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                        <Name>POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_3_fu_352_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_364_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_396_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_4_fu_408_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_510_p2" SOURCE="Crypto1.cpp:263" URAM="0" VARIABLE="add_ln263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9</Name>
            <Loops>
                <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                        <Name>POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_352_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_364_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_396_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_2_fu_408_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_510_p2" SOURCE="Crypto1.cpp:263" URAM="0" VARIABLE="add_ln263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10</Name>
            <Loops>
                <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                        <Name>POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_308</Instance>
                        </InstanceList>
                    </POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_350_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_2_fu_362_p2" SOURCE="Crypto1.cpp:257" URAM="0" VARIABLE="add_ln257_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_394_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_3_fu_406_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln263_fu_508_p2" SOURCE="Crypto1.cpp:263" URAM="0" VARIABLE="add_ln263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP</Name>
            <Loops>
                <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                        <Name>POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_2_fu_352_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_364_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_396_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_5_fu_408_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_510_p2" SOURCE="Crypto1.cpp:226" URAM="0" VARIABLE="add_ln226"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7</Name>
            <Loops>
                <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                        <Name>POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_308</Instance>
                        </InstanceList>
                    </POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_350_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_362_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_3_fu_394_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_4_fu_406_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_508_p2" SOURCE="Crypto1.cpp:226" URAM="0" VARIABLE="add_ln226"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8</Name>
            <Loops>
                <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                        <Name>POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_352_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_364_p2" SOURCE="Crypto1.cpp:220" URAM="0" VARIABLE="add_ln220_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_396_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_2_fu_408_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_510_p2" SOURCE="Crypto1.cpp:226" URAM="0" VARIABLE="add_ln226"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</Name>
            <Loops>
                <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                        <Name>POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_308</Instance>
                        </InstanceList>
                    </POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_2_fu_350_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_362_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_394_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_5_fu_406_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_508_p2" SOURCE="Crypto1.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5</Name>
            <Loops>
                <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                        <Name>POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_352_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_364_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_3_fu_396_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_4_fu_408_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_510_p2" SOURCE="Crypto1.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6</Name>
            <Loops>
                <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12308</Best-caseLatency>
                    <Average-caseLatency>12308</Average-caseLatency>
                    <Worst-caseLatency>12308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.464 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.464 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.464 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                        <Name>POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>12306</Latency>
                        <AbsoluteTimeLatency>98.448 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_Configurable_PE_fu_310</Instance>
                        </InstanceList>
                    </POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>892</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>796</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_352_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_364_p2" SOURCE="Crypto1.cpp:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_396_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_2_fu_408_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_510_p2" SOURCE="Crypto1.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP</Name>
            <Loops>
                <WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.647</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12292</Best-caseLatency>
                    <Average-caseLatency>12292</Average-caseLatency>
                    <Worst-caseLatency>12292</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.336 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.336 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.336 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12292</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP>
                        <Name>WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12288</TripCount>
                        <Latency>12290</Latency>
                        <AbsoluteTimeLatency>98.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>318</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>260</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_250_p2" SOURCE="Crypto1.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_262_p2" SOURCE="Crypto1.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_308_p2" SOURCE="Crypto1.cpp:119" URAM="0" VARIABLE="add_ln119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP</Name>
            <Loops>
                <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                        <Name>READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>65</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_261_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_273_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_2_fu_334_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_315_p2" SOURCE="Crypto1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3</Name>
            <Loops>
                <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                        <Name>READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_257_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_269_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_333_p2" SOURCE="Crypto1.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_311_p2" SOURCE="Crypto1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4</Name>
            <Loops>
                <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                        <Name>READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>32.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>72</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>279</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_256_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_268_p2" SOURCE="Crypto1.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_338_p2" SOURCE="Crypto1.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_316_p2" SOURCE="Crypto1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP</Name>
            <Loops>
                <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.784 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.784 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.784 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                        <Name>WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>32.768 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_262_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_274_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_2_fu_339_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln80_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_320_p2" SOURCE="Crypto1.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1</Name>
            <Loops>
                <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.784 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.784 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.784 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                        <Name>WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>32.768 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_258_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_270_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_339_p2" SOURCE="Crypto1.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_320_p2" SOURCE="Crypto1.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2</Name>
            <Loops>
                <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.985</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.784 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.784 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.784 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                        <Name>WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>32.768 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_258_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_270_p2" SOURCE="Crypto1.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_339_p2" SOURCE="Crypto1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_320_p2" SOURCE="Crypto1.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Crypto1</Name>
            <Loops>
                <NTT_STAGE_LOOP_NTT_ROW_LOOP/>
                <INTT_STAGE_LOOP_INTT_ROW_LOOP/>
                <NTT_STAGE_LOOP_NTT_ROW_LOOP/>
                <NTT_STAGE_LOOP_NTT_ROW_LOOP/>
                <INTT_STAGE_LOOP_INTT_ROW_LOOP/>
                <INTT_STAGE_LOOP_INTT_ROW_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>6.109</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>154651</Average-caseLatency>
                    <Worst-caseLatency>622085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.237 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.977 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 622086</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                        <Name>NTT_STAGE_LOOP_NTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_NTT_COL_LOOP_fu_1054</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_311_1_fu_1077</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_333_5_fu_1090</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_342_6_fu_1103</Instance>
                        </InstanceList>
                    </NTT_STAGE_LOOP_NTT_ROW_LOOP>
                    <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                        <Name>INTT_STAGE_LOOP_INTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_INTT_COL_LOOP_fu_830</Instance>
                            <Instance>grp_generate_input_index_fu_853</Instance>
                            <Instance>grp_generate_output_index_fu_860</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_386_7_fu_867</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_411_11_fu_880</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_421_12_fu_893</Instance>
                        </InstanceList>
                    </INTT_STAGE_LOOP_INTT_ROW_LOOP>
                    <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                        <Name>NTT_STAGE_LOOP_NTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_NTT_COL_LOOP11_fu_1124</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_311_112_fu_1147</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_333_513_fu_1160</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_342_614_fu_1173</Instance>
                        </InstanceList>
                    </NTT_STAGE_LOOP_NTT_ROW_LOOP>
                    <NTT_STAGE_LOOP_NTT_ROW_LOOP>
                        <Name>NTT_STAGE_LOOP_NTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_NTT_COL_LOOP15_fu_1194</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_311_116_fu_1217</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_333_517_fu_1230</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_342_618_fu_1243</Instance>
                        </InstanceList>
                    </NTT_STAGE_LOOP_NTT_ROW_LOOP>
                    <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                        <Name>INTT_STAGE_LOOP_INTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_INTT_COL_LOOP19_fu_914</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_386_720_fu_937</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_411_1121_fu_950</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_421_1222_fu_963</Instance>
                        </InstanceList>
                    </INTT_STAGE_LOOP_INTT_ROW_LOOP>
                    <INTT_STAGE_LOOP_INTT_ROW_LOOP>
                        <Name>INTT_STAGE_LOOP_INTT_ROW_LOOP</Name>
                        <Slack>5.84</Slack>
                        <TripCount>768</TripCount>
                        <Latency>207360</Latency>
                        <AbsoluteTimeLatency>1.659 ms</AbsoluteTimeLatency>
                        <IterationLatency>270</IterationLatency>
                        <PipelineDepth>270</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Crypto1_Pipeline_INTT_COL_LOOP23_fu_984</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_386_724_fu_1007</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_411_1125_fu_1020</Instance>
                            <Instance>grp_Crypto1_Pipeline_VITIS_LOOP_421_1226_fu_1033</Instance>
                        </InstanceList>
                    </INTT_STAGE_LOOP_INTT_ROW_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>256</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>91</UTIL_BRAM>
                    <DSP>63</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>28</UTIL_DSP>
                    <FF>34765</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>32</UTIL_FF>
                    <LUT>52131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>97</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_1_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_2_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_3_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_4_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="grp_Configurable_PE_2_fu_4751" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_6_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="DataRAM_7_U" SOURCE="Crypto1.cpp:28" URAM="0" VARIABLE="DataRAM_7"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_0_U" SOURCE="Crypto1.cpp:29" URAM="0" VARIABLE="NTTTWiddleRAM_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_0_1_U" SOURCE="Crypto1.cpp:29" URAM="0" VARIABLE="NTTTWiddleRAM_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_0_2_U" SOURCE="Crypto1.cpp:29" URAM="0" VARIABLE="NTTTWiddleRAM_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTTWiddleRAM_0_3_U" SOURCE="Crypto1.cpp:29" URAM="0" VARIABLE="NTTTWiddleRAM_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_0_U" SOURCE="Crypto1.cpp:30" URAM="0" VARIABLE="INTTTWiddleRAM_0"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_0_1_U" SOURCE="Crypto1.cpp:30" URAM="0" VARIABLE="INTTTWiddleRAM_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_0_2_U" SOURCE="Crypto1.cpp:30" URAM="0" VARIABLE="INTTTWiddleRAM_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="INTTTWiddleRAM_0_3_U" SOURCE="Crypto1.cpp:30" URAM="0" VARIABLE="INTTTWiddleRAM_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ReadAddr_U" SOURCE="Crypto1.cpp:48" URAM="0" VARIABLE="ReadAddr"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ReadData_U" SOURCE="Crypto1.cpp:49" URAM="0" VARIABLE="ReadData"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ReadData_1_U" SOURCE="Crypto1.cpp:49" URAM="0" VARIABLE="ReadData_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ReadData_2_U" SOURCE="Crypto1.cpp:49" URAM="0" VARIABLE="ReadData_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ReadData_3_U" SOURCE="Crypto1.cpp:49" URAM="0" VARIABLE="ReadData_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="InputIndex_U" SOURCE="Crypto1.cpp:50" URAM="0" VARIABLE="InputIndex"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="OutputIndex_U" SOURCE="Crypto1.cpp:50" URAM="0" VARIABLE="OutputIndex"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PermuteData_U" SOURCE="Crypto1.cpp:51" URAM="0" VARIABLE="PermuteData"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PermuteData_1_U" SOURCE="Crypto1.cpp:51" URAM="0" VARIABLE="PermuteData_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PermuteData_2_U" SOURCE="Crypto1.cpp:51" URAM="0" VARIABLE="PermuteData_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="PermuteData_3_U" SOURCE="Crypto1.cpp:51" URAM="0" VARIABLE="PermuteData_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTData_U" SOURCE="Crypto1.cpp:52" URAM="0" VARIABLE="NTTData"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTData_1_U" SOURCE="Crypto1.cpp:52" URAM="0" VARIABLE="NTTData_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTData_2_U" SOURCE="Crypto1.cpp:52" URAM="0" VARIABLE="NTTData_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="NTTData_3_U" SOURCE="Crypto1.cpp:52" URAM="0" VARIABLE="NTTData_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln372_fu_1702_p2" SOURCE="Crypto1.cpp:372" URAM="0" VARIABLE="sub_ln372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_1712_p2" SOURCE="Crypto1.cpp:375" URAM="0" VARIABLE="add_ln375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_1_fu_1718_p2" SOURCE="Crypto1.cpp:375" URAM="0" VARIABLE="add_ln375_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_1_fu_1807_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_1819_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="j_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_3_fu_1839_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_5_fu_1904_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_fu_1909_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_fu_1948_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_2063_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="add_ln366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U596" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="mul_ln369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_1989_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="k_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_6_fu_2100_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_13_fu_2112_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="j_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_4_fu_2132_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_9_fu_2197_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_1_fu_2202_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_2_fu_2241_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_2_fu_2356_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="add_ln366_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U598" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="mul_ln369_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln404_3_fu_2363_p2" SOURCE="Crypto1.cpp:404" URAM="0" VARIABLE="add_ln404_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="k_7_fu_2282_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="k_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_7_fu_2399_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_17_fu_2411_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="j_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_5_fu_2431_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_11_fu_2481_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln363_2_fu_2486_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="sub_ln363_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_4_fu_2525_p2" SOURCE="Crypto1.cpp:363" URAM="0" VARIABLE="add_ln363_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_4_fu_2640_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="add_ln366_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U600" SOURCE="Crypto1.cpp:369" URAM="0" VARIABLE="mul_ln369_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INTT_STAGE_LOOP_INTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="k_8_fu_2566_p2" SOURCE="Crypto1.cpp:366" URAM="0" VARIABLE="k_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln300_fu_1761_p2" SOURCE="Crypto1.cpp:300" URAM="0" VARIABLE="sub_ln300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_1771_p2" SOURCE="Crypto1.cpp:302" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_1_fu_1777_p2" SOURCE="Crypto1.cpp:302" URAM="0" VARIABLE="add_ln302_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_1_fu_2683_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_2695_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="j_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_fu_2757_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="sub_ln291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_2788_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_3_fu_2867_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U602" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="mul_ln296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_2821_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_5_fu_2967_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_2979_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="j_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_1_fu_3041_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="sub_ln291_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_2_fu_3072_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_4_fu_3151_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U604" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="mul_ln296_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_3_fu_3221_p2" SOURCE="Crypto1.cpp:327" URAM="0" VARIABLE="add_ln327_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_1_fu_3105_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_7_fu_3257_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_16_fu_3269_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="j_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln291_2_fu_3316_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="sub_ln291_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_4_fu_3347_p2" SOURCE="Crypto1.cpp:291" URAM="0" VARIABLE="add_ln291_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_5_fu_3426_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_10s_10_1_1_U606" SOURCE="Crypto1.cpp:296" URAM="0" VARIABLE="mul_ln296_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="NTT_STAGE_LOOP_NTT_ROW_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_2_fu_3380_p2" SOURCE="Crypto1.cpp:293" URAM="0" VARIABLE="add_ln293_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln267_fu_1456_p2" SOURCE="Crypto1.cpp:267" URAM="0" VARIABLE="sub_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_3526_p2" SOURCE="Crypto1.cpp:267" URAM="0" VARIABLE="add_ln267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_1_fu_3583_p2" SOURCE="Crypto1.cpp:267" URAM="0" VARIABLE="add_ln267_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln268_fu_1487_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="sub_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_3536_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_3589_p2" SOURCE="Crypto1.cpp:268" URAM="0" VARIABLE="add_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln230_fu_1518_p2" SOURCE="Crypto1.cpp:230" URAM="0" VARIABLE="sub_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_3546_p2" SOURCE="Crypto1.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_3595_p2" SOURCE="Crypto1.cpp:230" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln231_fu_1549_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="sub_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_3556_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_3601_p2" SOURCE="Crypto1.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln188_fu_1580_p2" SOURCE="Crypto1.cpp:188" URAM="0" VARIABLE="sub_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_3566_p2" SOURCE="Crypto1.cpp:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_3607_p2" SOURCE="Crypto1.cpp:188" URAM="0" VARIABLE="add_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln189_fu_1611_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="sub_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_3576_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_3613_p2" SOURCE="Crypto1.cpp:189" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln99_fu_1642_p2" SOURCE="Crypto1.cpp:99" URAM="0" VARIABLE="sub_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_3622_p2" SOURCE="Crypto1.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_1_fu_3639_p2" SOURCE="Crypto1.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln80_fu_1673_p2" SOURCE="Crypto1.cpp:80" URAM="0" VARIABLE="sub_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_3632_p2" SOURCE="Crypto1.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_3645_p2" SOURCE="Crypto1.cpp:80" URAM="0" VARIABLE="add_ln80_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="DataInStream" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="DataInStream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="DataOutStream" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="DataOutStream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RAMSel" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RAMSel" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RAMSel1" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RAMSel1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="NTTTwiddleIn" index="4" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="NTTTwiddleIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="INTTTwiddleIn" index="5" direction="in" srcType="ap_int&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="INTTTwiddleIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="OP" index="6" direction="in" srcType="CryptoOperation" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="OP" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="18" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="NTTTwiddleIn" offset="65536" range="65536"/>
                <memorie memorieName="INTTTwiddleIn" offset="131072" range="65536"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="RAMSel" access="W" description="Data signal of RAMSel" range="32">
                    <fields>
                        <field offset="0" width="32" name="RAMSel" access="W" description="Bit 31 to 0 of RAMSel"/>
                    </fields>
                </register>
                <register offset="0x18" name="RAMSel1" access="W" description="Data signal of RAMSel1" range="32">
                    <fields>
                        <field offset="0" width="32" name="RAMSel1" access="W" description="Bit 31 to 0 of RAMSel1"/>
                    </fields>
                </register>
                <register offset="0x20" name="OP" access="W" description="Data signal of OP" range="32">
                    <fields>
                        <field offset="0" width="32" name="OP" access="W" description="Bit 31 to 0 of OP"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="RAMSel"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="RAMSel1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="65536" argName="NTTTwiddleIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072" argName="INTTTwiddleIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="OP"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:DataInStream:DataOutStream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="DataInStream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="DataInStream_">
            <ports>
                <port>DataInStream_TDATA</port>
                <port>DataInStream_TKEEP</port>
                <port>DataInStream_TLAST</port>
                <port>DataInStream_TREADY</port>
                <port>DataInStream_TSTRB</port>
                <port>DataInStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="DataInStream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="DataOutStream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="DataOutStream_">
            <ports>
                <port>DataOutStream_TDATA</port>
                <port>DataOutStream_TKEEP</port>
                <port>DataOutStream_TLAST</port>
                <port>DataOutStream_TREADY</port>
                <port>DataOutStream_TSTRB</port>
                <port>DataOutStream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="DataOutStream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 18, 16, 0, BRAM=64</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">RAMSel, 0x10, 32, W, Data signal of RAMSel, </column>
                    <column name="s_axi_control">RAMSel1, 0x18, 32, W, Data signal of RAMSel1, </column>
                    <column name="s_axi_control">OP, 0x20, 32, W, Data signal of OP, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="DataInStream">in, both, 32, 4, 1, 1, 4, 1</column>
                    <column name="DataOutStream">out, both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="DataInStream">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="DataOutStream">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="RAMSel">in, int</column>
                    <column name="RAMSel1">in, int</column>
                    <column name="NTTTwiddleIn">in, ap_int&lt;32&gt;*</column>
                    <column name="INTTTwiddleIn">in, ap_int&lt;32&gt;*</column>
                    <column name="OP">in, CryptoOperation</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="DataInStream">DataInStream, interface, </column>
                    <column name="DataOutStream">DataOutStream, interface, </column>
                    <column name="RAMSel">s_axi_control, register, name=RAMSel offset=0x10 range=32</column>
                    <column name="RAMSel1">s_axi_control, register, name=RAMSel1 offset=0x18 range=32</column>
                    <column name="NTTTwiddleIn">s_axi_control, memory, name=NTTTwiddleIn offset=65536 range=65536</column>
                    <column name="INTTTwiddleIn">s_axi_control, memory, name=INTTTwiddleIn offset=131072 range=65536</column>
                    <column name="OP">s_axi_control, register, name=OP offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="Arithmetic.cpp:36" status="valid" parentFunction="stepmul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Arithmetic.cpp:72" status="valid" parentFunction="add_mod" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="Arithmetic.cpp:85" status="valid" parentFunction="sub_mod" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:99" status="valid" parentFunction="mod_plaintextmodulus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:123" status="valid" parentFunction="mul_mod" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="Arithmetic.cpp:164" status="valid" parentFunction="ntt_pe" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Crypto.cpp:30" status="valid" parentFunction="crypto" variable="DataRAM" isDirective="0" options="variable=DataRAM complete dim=dimension"/>
        <Pragma type="array_partition" location="Crypto.cpp:34" status="valid" parentFunction="crypto" variable="BitReverseData" isDirective="0" options="variable=BitReverseData cyclic factor=BANKNum"/>
        <Pragma type="array_partition" location="Crypto.cpp:38" status="valid" parentFunction="crypto" variable="NTTTWiddleRAM" isDirective="0" options="variable=NTTTWiddleRAM cyclic factor=BANKNum"/>
        <Pragma type="array_partition" location="Crypto.cpp:39" status="valid" parentFunction="crypto" variable="INTTTWiddleRAM" isDirective="0" options="variable=INTTTWiddleRAM cyclic factor=BANKNum"/>
        <Pragma type="stream" location="Crypto.cpp:46" status="valid" parentFunction="crypto" variable="DataInStream" isDirective="0" options="depth=4096 variable=DataInStream"/>
        <Pragma type="stream" location="Crypto.cpp:47" status="valid" parentFunction="crypto" variable="DataOutStream" isDirective="0" options="depth=4096 variable=DataOutStream"/>
        <Pragma type="interface" location="Crypto.cpp:49" status="valid" parentFunction="crypto" variable="DataInStream" isDirective="0" options="axis port=DataInStream"/>
        <Pragma type="interface" location="Crypto.cpp:50" status="valid" parentFunction="crypto" variable="DataOutStream" isDirective="0" options="axis port=DataOutStream"/>
        <Pragma type="interface" location="Crypto.cpp:52" status="valid" parentFunction="crypto" variable="NTTTwiddleIn" isDirective="0" options="s_axilite port=NTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:53" status="valid" parentFunction="crypto" variable="INTTTwiddleIn" isDirective="0" options="s_axilite port=INTTTwiddleIn"/>
        <Pragma type="interface" location="Crypto.cpp:55" status="valid" parentFunction="crypto" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="interface" location="Crypto.cpp:56" status="valid" parentFunction="crypto" variable="RAMSel" isDirective="0" options="s_axilite port=RAMSel"/>
        <Pragma type="interface" location="Crypto.cpp:57" status="valid" parentFunction="crypto" variable="RAMSel1" isDirective="0" options="s_axilite port=RAMSel1"/>
        <Pragma type="interface" location="Crypto.cpp:58" status="valid" parentFunction="crypto" variable="OP" isDirective="0" options="s_axilite port=OP"/>
        <Pragma type="unroll" location="Crypto.cpp:72" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:84" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:86" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:110" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:112" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:122" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:125" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:137" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:140" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:153" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:156" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:170" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:174" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:186" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:192" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:194" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:201" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:207" status="valid" parentFunction="crypto" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="Crypto.cpp:208" status="valid" parentFunction="crypto" variable="" isDirective="0" options="min=10 max=20"/>
        <Pragma type="unroll" location="Crypto.cpp:211" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:231" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto.cpp:237" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:239" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:246" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="Crypto.cpp:252" status="valid" parentFunction="crypto" variable="" isDirective="0" options="min=10 max=20"/>
        <Pragma type="unroll" location="Crypto.cpp:256" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Crypto.cpp:273" status="valid" parentFunction="crypto" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="pipeline" location="Crypto.cpp:277" status="valid" parentFunction="crypto" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="Crypto1.cpp:31" status="valid" parentFunction="crypto1" variable="NTTTWiddleRAM" isDirective="0" options="variable=NTTTWiddleRAM cyclic factor=4 dim=3"/>
        <Pragma type="array_partition" location="Crypto1.cpp:32" status="valid" parentFunction="crypto1" variable="INTTTWiddleRAM" isDirective="0" options="variable=INTTTWiddleRAM cyclic factor=4 dim=3"/>
        <Pragma type="array_partition" location="Crypto1.cpp:33" status="valid" parentFunction="crypto1" variable="DataRAM" isDirective="0" options="variable=DataRAM block factor=8 dim=4"/>
        <Pragma type="interface" location="Crypto1.cpp:39" status="valid" parentFunction="crypto1" variable="DataInStream" isDirective="0" options="axis port=DataInStream"/>
        <Pragma type="interface" location="Crypto1.cpp:40" status="valid" parentFunction="crypto1" variable="DataOutStream" isDirective="0" options="axis port=DataOutStream"/>
        <Pragma type="interface" location="Crypto1.cpp:41" status="valid" parentFunction="crypto1" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="interface" location="Crypto1.cpp:42" status="valid" parentFunction="crypto1" variable="RAMSel,RAMSel1,OP,NTTTwiddleIn,INTTTwiddleIn" isDirective="0" options="s_axilite port=RAMSel,RAMSel1,OP,NTTTwiddleIn,INTTTwiddleIn bundle=control"/>
        <Pragma type="array_partition" location="Crypto1.cpp:60" status="valid" parentFunction="crypto1" variable="ReadData" isDirective="0" options="variable=ReadData cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:61" status="valid" parentFunction="crypto1" variable="PermuteData" isDirective="0" options="variable=PermuteData cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:62" status="valid" parentFunction="crypto1" variable="NTTData" isDirective="0" options="variable=NTTData cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:63" status="valid" parentFunction="crypto1" variable="TwiddleFactor" isDirective="0" options="variable=TwiddleFactor complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:64" status="valid" parentFunction="crypto1" variable="TwiddleIndex" isDirective="0" options="variable=TwiddleIndex complete dim=1"/>
        <Pragma type="unroll" location="Crypto1.cpp:74" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:94" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:170" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="array_partition" location="Crypto1.cpp:177" status="valid" parentFunction="crypto1" variable="AddInput1_Reg" isDirective="0" options="variable=AddInput1_Reg complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:178" status="valid" parentFunction="crypto1" variable="AddInput2_Reg" isDirective="0" options="variable=AddInput2_Reg complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:179" status="valid" parentFunction="crypto1" variable="AddRes_Final" isDirective="0" options="variable=AddRes_Final complete dim=1"/>
        <Pragma type="unroll" location="Crypto1.cpp:187" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:195" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:202" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:218" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="array_partition" location="Crypto1.cpp:222" status="valid" parentFunction="crypto1" variable="SubInput1" isDirective="0" options="variable=SubInput1 complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:223" status="valid" parentFunction="crypto1" variable="SubInput2" isDirective="0" options="variable=SubInput2 complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:224" status="valid" parentFunction="crypto1" variable="SubRes" isDirective="0" options="variable=SubRes complete dim=1"/>
        <Pragma type="unroll" location="Crypto1.cpp:229" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:235" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:240" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:255" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="array_partition" location="Crypto1.cpp:259" status="valid" parentFunction="crypto1" variable="MulInput1" isDirective="0" options="variable=MulInput1 complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:260" status="valid" parentFunction="crypto1" variable="MulInput2" isDirective="0" options="variable=MulInput2 complete dim=1"/>
        <Pragma type="array_partition" location="Crypto1.cpp:261" status="valid" parentFunction="crypto1" variable="MulRes" isDirective="0" options="variable=MulRes complete dim=1"/>
        <Pragma type="unroll" location="Crypto1.cpp:266" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:272" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:277" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:289" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:297" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:312" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:318" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:326" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:332" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:343" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:361" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=MOD_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:370" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:387" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:394" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:403" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:410" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="unroll" location="Crypto1.cpp:422" status="valid" parentFunction="crypto1" variable="" isDirective="0" options="factor=PE_NUM"/>
        <Pragma type="stream" location="Crypto_TB.cpp:8" status="valid" parentFunction="crypto_test" variable="data_in_stream" isDirective="0" options="depth=12288 variable=data_in_stream"/>
        <Pragma type="stream" location="Crypto_TB.cpp:9" status="valid" parentFunction="crypto_test" variable="data_in_stream1" isDirective="0" options="depth=12288 variable=data_in_stream1"/>
        <Pragma type="stream" location="Crypto_TB.cpp:10" status="valid" parentFunction="crypto_test" variable="data_out_stream" isDirective="0" options="depth=12288 variable=data_out_stream"/>
        <Pragma type="inline" location="PE_UNIT.cpp:13" status="valid" parentFunction="pe_unit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pow_mod.cpp:7" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pow_mod.cpp:10" status="valid" parentFunction="mod65537" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="pow_mod.cpp:42" status="valid" parentFunction="modexp" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="interface" location="pow_mod.cpp:73" status="valid" parentFunction="encode" variable="poly" isDirective="0" options="mode=s_axilite port=poly"/>
        <Pragma type="interface" location="pow_mod.cpp:74" status="valid" parentFunction="encode" variable="basis" isDirective="0" options="mode=s_axilite port=basis"/>
        <Pragma type="interface" location="pow_mod.cpp:75" status="valid" parentFunction="encode" variable="ret" isDirective="0" options="mode=s_axilite port=ret"/>
        <Pragma type="interface" location="pow_mod.cpp:76" status="valid" parentFunction="encode" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="pow_mod.cpp:78" status="warning" parentFunction="encode" variable="poly" isDirective="0" options="variable=poly factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:79" status="warning" parentFunction="encode" variable="basis" isDirective="0" options="variable=basis factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="pow_mod.cpp:80" status="warning" parentFunction="encode" variable="ret" isDirective="0" options="variable=ret factor=2">
            <Msg msg_id="207-5533" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_partition' is ignored"/>
        </Pragma>
        <Pragma type="unroll" location="pow_mod.cpp:96" status="valid" parentFunction="encode" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="Utils.cpp:216" status="valid" parentFunction="generate_input_index" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Utils.cpp:240" status="valid" parentFunction="generate_output_index" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

