
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.39

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency duty_reg[7]$_DFFE_PN1P_/CLK ^
  -0.28 target latency pwm_out$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: period_reg[7]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.27    0.22    0.42 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.27    0.00    0.42 ^ period_reg[7]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.12    0.13    0.17    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.29 ^ period_reg[7]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.08    0.36   library removal time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.11    0.12    0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.13    0.44    0.72 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[1] (net)
                  0.13    0.00    0.72 v _117_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.11    0.83 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.13    0.00    0.83 ^ _153_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.07    0.05    0.88 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.07    0.00    0.88 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.11    0.12    0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.06    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.27    0.22    0.42 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.27    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.21    0.21    0.25    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.21    0.00    0.67 ^ duty_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.11    0.12    0.16   10.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00   10.28 ^ duty_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                          0.12   10.40   library recovery time
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.12    0.13    0.17    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.52    0.81 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.18    0.00    0.81 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.17    0.97 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.20    0.00    0.97 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.42 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.42 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.16    0.28    1.70 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.16    0.00    1.70 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.15    0.28    0.28    1.97 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.28    0.00    1.97 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.16    2.13 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.20    0.00    2.13 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.09    0.39    0.28    2.41 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.39    0.00    2.41 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.09    0.22    2.63 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.63 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.18    0.13    2.76 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.18    0.00    2.76 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.12    0.13    0.17   10.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00   10.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.29   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: duty_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.27    0.22    0.42 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net19 (net)
                  0.27    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.21    0.21    0.25    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.21    0.00    0.67 ^ duty_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.11    0.12    0.16   10.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00   10.28 ^ duty_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.28   clock reconvergence pessimism
                          0.12   10.40   library recovery time
                                 10.40   data required time
-----------------------------------------------------------------------------
                                 10.40   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.73   slack (MET)


Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.12    0.13    0.17    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00    0.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.52    0.81 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.18    0.00    0.81 ^ _119_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.20    0.17    0.97 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _079_ (net)
                  0.20    0.00    0.97 v _205_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.44    1.42 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _081_ (net)
                  0.19    0.00    1.42 ^ _140_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.16    0.28    1.70 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _033_ (net)
                  0.16    0.00    1.70 ^ _146_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.15    0.28    0.28    1.97 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _039_ (net)
                  0.28    0.00    1.97 ^ _147_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.20    0.16    2.13 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _040_ (net)
                  0.20    0.00    2.13 v _148_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.09    0.39    0.28    2.41 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _041_ (net)
                  0.39    0.00    2.41 ^ _155_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.09    0.22    2.63 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _046_ (net)
                  0.09    0.00    2.63 ^ _156_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.01    0.18    0.13    2.76 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _002_ (net)
                  0.18    0.00    2.76 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.04    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.12    0.13    0.17   10.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.13    0.00   10.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.29   clock reconvergence pessimism
                         -0.14   10.15   library setup time
                                 10.15   data required time
-----------------------------------------------------------------------------
                                 10.15   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.4137630462646484

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8621

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2739928662776947

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9387

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    0.81 ^ counter[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.17    0.97 v _119_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.44    1.42 ^ _205_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.28    1.70 ^ _140_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.28    1.97 ^ _146_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.16    2.13 v _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.28    2.41 ^ _148_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.22    2.63 ^ _155_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    2.76 v _156_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    2.76 v counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.76   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.17   10.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00   10.29 ^ counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.29   clock reconvergence pessimism
  -0.14   10.15   library setup time
          10.15   data required time
---------------------------------------------------------
          10.15   data required time
          -2.76   data arrival time
---------------------------------------------------------
           7.39   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.72 v counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.83 ^ _117_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.88 v _153_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.88 v counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.88   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.16    0.28 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.00    0.28 ^ counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.28   clock reconvergence pessimism
   0.06    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.88   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2828

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2898

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.7597

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.3923

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
267.866072

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.92e-03   8.72e-04   1.51e-08   5.79e-03  34.8%
Combinational          5.74e-03   3.42e-03   2.72e-08   9.16e-03  55.1%
Clock                  8.36e-04   8.37e-04   1.02e-08   1.67e-03  10.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.15e-02   5.13e-03   5.25e-08   1.66e-02 100.0%
                          69.1%      30.9%       0.0%
