$date
	Thu Apr 25 15:55:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module uut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 32 & out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 &
b100 %
b1010 $
b100 #
b1010 "
b1110 !
$end
#10
