

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Tue Apr 15 09:07:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      618|      618|  2.060 us|  2.060 us|  618|  618|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_256_3  |      536|      536|        67|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_3 = alloca i32 1"   --->   Operation 10 'alloca' 'ii_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_tmp_loc = alloca i64 1"   --->   Operation 11 'alloca' 'result_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%z_u_local = alloca i64 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:228]   --->   Operation 12 'alloca' 'z_u_local' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_113 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_234_1, i32 %mat_p_bram, i32 %p_stream"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln256 = store i4 0, i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 15 'store' 'store_ln256' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_234_1, i32 %mat_p_bram, i32 %p_stream"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_114 = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty_114' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty_115 = wait i32 @_ssdm_op_Wait"   --->   Operation 18 'wait' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_242_2, i32 %z_u_local, i32 %z_u_stream"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_242_2, i32 %z_u_local, i32 %z_u_stream"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mac_res_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_stream_str, i32 1, void @p_str, void @p_str, i32 256, i32 256, i32 %p_stream, i32 %p_stream"   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_116 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_259_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 26 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%ii = load i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 27 'load' 'ii' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln256 = icmp_eq  i4 %ii, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 28 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 29 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.70ns)   --->   "%ii_4 = add i4 %ii, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 30 'add' 'ii_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %VITIS_LOOP_259_4.split, void %for.end84" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 31 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%empty_118 = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty_118' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_259_4, i32 %z_u_local, i32 %result_tmp_loc, i32 %p_stream"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln282 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:282]   --->   Operation 34 'ret' 'ret_ln282' <Predicate = (icmp_ln256)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mac_Pipeline_VITIS_LOOP_259_4, i32 %z_u_local, i32 %result_tmp_loc, i32 %p_stream"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.19>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:257]   --->   Operation 36 'specloopname' 'specloopname_ln257' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%result_tmp_loc_load = load i32 %result_tmp_loc"   --->   Operation 37 'load' 'result_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_119 = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i32P0A, i32 %mac_res_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:273]   --->   Operation 39 'nbwritereq' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_s, void %for.inc82, void %if.then70" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:273]   --->   Operation 40 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln274 = bitcast i32 %result_tmp_loc_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:274]   --->   Operation 41 'bitcast' 'bitcast_ln274' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (1.19ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mac_res_stream, i32 %bitcast_ln274" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:274]   --->   Operation 42 'write' 'write_ln274' <Predicate = (tmp_s)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.inc82" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:276]   --->   Operation 43 'br' 'br_ln276' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln256 = store i4 %ii_4, i4 %ii_3" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 44 'store' 'store_ln256' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_259_4" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:256]   --->   Operation 45 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('ii') [5]  (0 ns)
	'store' operation ('store_ln256', /home/bsheh002/ADMM07/alveo/src/bp.cpp:256) of constant 0 on local variable 'ii' [18]  (0.387 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.708ns
The critical path consists of the following:
	'load' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:256) on local variable 'ii' [21]  (0 ns)
	'add' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:256) [24]  (0.708 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.19ns
The critical path consists of the following:
	'load' operation ('result_tmp_loc_load') on local variable 'result_tmp_loc' [30]  (0 ns)
	fifo write operation ('write_ln274', /home/bsheh002/ADMM07/alveo/src/bp.cpp:274) on port 'mac_res_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:274) [36]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
