#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 11 13:33:41 2024
# Process ID: 25724
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17380 C:\Users\C27Brandon.Sweitzer\code\ece281-lab4\elevator_fsm.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 780.410 ; gain = 66.855
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 783.332 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices -disable_eos_check [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BC8A
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_basys3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1639.180 ; gain = 105.824
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:147]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:155]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
INFO: [Synth 8-637] synthesizing blackbox instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:174]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.734 ; gain = 146.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.734 ; gain = 146.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.734 ; gain = 146.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2030.820 ; gain = 497.465
16 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2030.820 ; gain = 497.465
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2034.262 ; gain = 1.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:165]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:175]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.637 ; gain = 42.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.637 ; gain = 42.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.637 ; gain = 42.750
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2089.512 ; gain = 56.625
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2089.512 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-3848] Net an in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:88]
WARNING: [Synth 8-3848] Net w_data in module/entity top_basys3 does not have driver. [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port an[0]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.051 ; gain = 0.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin decoder_inst:i_D[3] to constant 0 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin decoder_inst:i_D[2] to constant 0 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin decoder_inst:i_D[1] to constant 0 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
WARNING: [Synth 8-3295] tying undriven pin decoder_inst:i_D[0] to constant 0 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.051 ; gain = 0.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.051 ; gain = 0.539
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2117.168 ; gain = 27.656
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 1st driver pin 'top_basys3:/plexer_inst/o_sel[0]' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 2nd driver pin 'GND' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[0] is connected to constant driver, other driver is ignored [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 1st driver pin 'top_basys3:/plexer_inst/o_sel[1]' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 2nd driver pin 'GND' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[1] is connected to constant driver, other driver is ignored [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.168 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2117.734 ; gain = 0.566
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.734 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2117.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.926 ; gain = 2.191
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 4200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:45]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:60]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:73]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'o_S_reg' in module 'sevenSegDecoder' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.926 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2195.145 ; gain = 75.219
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 11 23:32:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Thu Apr 11 23:32:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
open_hw
