# Wall-E-on-FPGA (Project introduction)
This project aims to build Wall-E bot but instead of esp32, we will be using FPGA as the brain of bot. Final goal of this project is to demonstrate line following and self balancing by integrating LSA and MPU with FPGA.

  

<!-- TABLE OF CONTENTS -->
## Table of Contents
  - [Project introduction](#Wall-E-on-FPGA-(Project-introduction))
  - [Table of Contents](#table-of-contents)
    - [Tech Stack](#tech-stack)
    - [File Structure](#file-structure)
 
  - [Future Work](#future-work)
  - [Contributors](#contributors)
  - [Acknowledgements and Resources](#acknowledgements-and-resources)
  




### Tech Stack
- [EDA playground](https://www.edaplayground.com/)
- [Upduino v3.0](https://www.addicore.com/tinyVision-ai-UPDuino-v3-0-p/ad589.htm)



### File Structure
```
ðŸ“¦Wall-E-on-FPGA
 â”£ ðŸ“‚data                           # contains data and resources used throught the project 
 â”£ ðŸ“‚docs                           # contains documents made while research process
 â”£ ðŸ“‚rtl                            # includes verilog design codes 
 â”£ ðŸ“‚testbench                      # includes verilog testbench codes for simulation purpose 
 
 ```






<!-- FUTURE WORK -->
## Future Work
- [ ] Apply self balancing module 

<!-- CONTRIBUTORS -->
## Contributors
* [Kshitij Patil](https://github.com/Kshitijpatil16)
* [Omkar Hatekar](https://github.com/Omkar0820)


<!-- ACKNOWLEDGEMENTS AND REFERENCES -->
## Acknowledgements and Resources
* [SRA VJTI](http://sra.vjti.info/) Eklavya 2022  
