{"vcs1":{"timestamp_begin":1750889497.506479700, "rt":0.28, "ut":0.16, "st":0.07}}
{"vcselab":{"timestamp_begin":1750889497.855609323, "rt":0.20, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1750889498.107262964, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750889497.184175545}
{"VCS_COMP_START_TIME": 1750889497.184175545}
{"VCS_COMP_END_TIME": 1750889498.453472838}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2432350}}
{"stitch_vcselab": {"peak_mem": 2432390}}
