# FPGA-Design
This repository gathers basic knowledge of how to build circuits using **VHDL** and **Verilog** description languages.
The circuits implemented are:
## Full adder 1 Bit
## Full adder N bits (4 Bits)
## Comparator
## Majority vote
## Binary Counter
## RAM
## FSM
## ALU
## FIFO
