Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
<<<<<<< Updated upstream
| Date         : Wed Mar  2 10:01:09 2022
| Host         : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
=======
| Date         : Fri Mar  4 12:11:41 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
     30.126        0.000                      0                  912        0.125        0.000                      0                  912        3.000        0.000                       0                   490  
=======
     29.381        0.000                      0                  962        0.056        0.000                      0                  962        3.000        0.000                       0                   507  
>>>>>>> Stashed changes


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
<<<<<<< Updated upstream
  clk_out_clk_vga        30.126        0.000                      0                  912        0.125        0.000                      0                  912       19.500        0.000                       0                   486  
=======
  clk_out_clk_vga        29.381        0.000                      0                  962        0.056        0.000                      0                  962       19.500        0.000                       0                   503  
>>>>>>> Stashed changes
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

<<<<<<< Updated upstream
Setup :            0  Failing Endpoints,  Worst Slack       30.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack       29.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
>>>>>>> Stashed changes
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             30.126ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 1.667ns (17.618%)  route 7.795ns (82.382%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        10.477ns  (logic 4.606ns (43.961%)  route 5.871ns (56.039%))
  Logic Levels:           13  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 f  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 f  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 r  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 r  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.915     8.082    X1/clk_count_reg[0][7]
    SLICE_X1Y27          LUT5 (Prop_lut5_I3_O)        0.154     8.236 r  X1/clk_count[5][1]_i_1/O
                         net (fo=1, routed)           0.343     8.578    X2/clk_count_reg[5][7]_1[1]
    SLICE_X5Y27          FDCE                                         r  X2/clk_count_reg[5][1]/D
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.807     5.514    X3/back_address_reg[4]_0[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.301     5.815 f  X3/back_address[4]_i_2/O
                         net (fo=5, routed)           1.036     6.852    X3/pixel_ycoord_reg[3]_1[0]
    SLICE_X9Y1           LUT3 (Prop_lut3_I2_O)        0.124     6.976 r  X3/i___0_carry_i_1/O
                         net (fo=1, routed)           0.475     7.450    X1/back_address_reg[8]_0[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.846 r  X1/back_address1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.846    X1/back_address1_inferred__0/i___0_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.085 r  X1/back_address1_inferred__0/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.636     8.721    X3/back_address1[5]
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     9.602 r  X3/back_address_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.602    X1/back_address_reg[11]_1[9]
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[11]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.503    38.508    X2/clk_out
    SLICE_X5Y27          FDCE                                         r  X2/clk_count_reg[5][1]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X5Y27          FDCE (Setup_fdce_C_D)       -0.270    38.704    X2/clk_count_reg[5][1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                 30.126    

Slack (MET) :             30.356ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 1.663ns (18.002%)  route 7.575ns (81.998%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[11]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[11]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 29.381    

Slack (MET) :             29.442ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        10.417ns  (logic 4.735ns (45.455%)  route 5.682ns (54.545%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 f  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 f  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 r  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 r  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.515     7.681    X1/clk_count_reg[0][7]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.150     7.831 r  X1/clk_count[5][3]_i_1/O
                         net (fo=1, routed)           0.523     8.354    X2/clk_count_reg[5][7]_1[3]
    SLICE_X1Y29          FDCE                                         r  X2/clk_count_reg[5][3]/D
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.807     5.514    X3/back_address_reg[4]_0[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.301     5.815 f  X3/back_address[4]_i_2/O
                         net (fo=5, routed)           1.036     6.852    X3/pixel_ycoord_reg[3]_1[0]
    SLICE_X9Y1           LUT3 (Prop_lut3_I2_O)        0.124     6.976 r  X3/i___0_carry_i_1/O
                         net (fo=1, routed)           0.475     7.450    X1/back_address_reg[8]_0[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.846 r  X1/back_address1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.846    X1/back_address1_inferred__0/i___0_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.065 r  X1/back_address1_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.446     8.511    X3/back_address1[3]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     9.207 r  X3/back_address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    X3/back_address_reg[8]_i_1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.541 r  X3/back_address_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.541    X1/back_address_reg[11]_1[8]
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[10]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.508    38.513    X2/clk_out
    SLICE_X1Y29          FDCE                                         r  X2/clk_count_reg[5][3]/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)       -0.269    38.710    X2/clk_count_reg[5][3]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                 30.356    

Slack (MET) :             30.385ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 1.665ns (18.121%)  route 7.523ns (81.879%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[10]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[10]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                 29.442    

Slack (MET) :             29.553ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 4.624ns (44.867%)  route 5.682ns (55.133%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 f  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 f  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 r  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 r  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.441     7.608    X1/clk_count_reg[0][7]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.152     7.760 r  X1/clk_count[2][3]_i_1/O
                         net (fo=1, routed)           0.545     8.305    X2/clk_count_reg[2][7]_1[3]
    SLICE_X5Y28          FDCE                                         r  X2/clk_count_reg[2][3]/D
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.807     5.514    X3/back_address_reg[4]_0[2]
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.301     5.815 f  X3/back_address[4]_i_2/O
                         net (fo=5, routed)           1.036     6.852    X3/pixel_ycoord_reg[3]_1[0]
    SLICE_X9Y1           LUT3 (Prop_lut3_I2_O)        0.124     6.976 r  X3/i___0_carry_i_1/O
                         net (fo=1, routed)           0.475     7.450    X1/back_address_reg[8]_0[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.846 r  X1/back_address1_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.846    X1/back_address1_inferred__0/i___0_carry_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.065 r  X1/back_address1_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.446     8.511    X3/back_address1[3]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696     9.207 r  X3/back_address_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    X3/back_address_reg[8]_i_1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.430 r  X3/back_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.430    X1/back_address_reg[11]_1[7]
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[9]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.505    38.510    X2/clk_out
    SLICE_X5Y28          FDCE                                         r  X2/clk_count_reg[2][3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)       -0.286    38.690    X2/clk_count_reg[2][3]
  -------------------------------------------------------------------
                         required time                         38.690    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                 30.385    

Slack (MET) :             30.451ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[7][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 1.665ns (18.206%)  route 7.480ns (81.794%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[9]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y4           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[9]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 29.553    

Slack (MET) :             29.904ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.609ns (46.301%)  route 5.345ns (53.699%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 f  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 f  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 r  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 r  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.605     7.772    X1/clk_count_reg[0][7]
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.152     7.924 r  X1/clk_count[7][3]_i_1/O
                         net (fo=1, routed)           0.338     8.262    X2/clk_count_reg[7][7]_1[3]
    SLICE_X4Y28          FDCE                                         r  X2/clk_count_reg[7][3]/D
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          1.298     6.005    X3/back_address_reg[4]_0[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.301     6.306 r  X3/i___0_carry_i_10/O
                         net (fo=2, routed)           0.530     6.835    X3/i___0_carry_i_10_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  X3/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.959    X1/back_address_reg[8]_1[1]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.537 r  X1/back_address1_inferred__0/i___0_carry/O[2]
                         net (fo=1, routed)           0.601     8.138    X3/back_address1[1]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.941     9.079 r  X3/back_address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.079    X1/back_address_reg[11]_1[6]
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[8]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.505    38.510    X2/clk_out
    SLICE_X4Y28          FDCE                                         r  X2/clk_count_reg[7][3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)       -0.263    38.713    X2/clk_count_reg[7][3]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                 30.451    

Slack (MET) :             30.559ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[5][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 1.659ns (18.327%)  route 7.393ns (81.673%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[8]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[8]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.964ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 4.549ns (45.975%)  route 5.345ns (54.025%))
  Logic Levels:           12  (CARRY4=7 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 f  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 f  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 r  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 r  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.086     7.253    X1/clk_count_reg[0][7]
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.146     7.399 r  X1/clk_count[5][2]_i_1/O
                         net (fo=1, routed)           0.770     8.169    X2/clk_count_reg[5][7]_1[2]
    SLICE_X3Y29          FDCE                                         r  X2/clk_count_reg[5][2]/D
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          1.298     6.005    X3/back_address_reg[4]_0[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.301     6.306 r  X3/i___0_carry_i_10/O
                         net (fo=2, routed)           0.530     6.835    X3/i___0_carry_i_10_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I4_O)        0.124     6.959 r  X3/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.959    X1/back_address_reg[8]_1[1]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.537 r  X1/back_address1_inferred__0/i___0_carry/O[2]
                         net (fo=1, routed)           0.601     8.138    X3/back_address1[1]
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881     9.019 r  X3/back_address_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.019    X1/back_address_reg[11]_1[5]
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[7]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.508    38.513    X2/clk_out
    SLICE_X3Y29          FDCE                                         r  X2/clk_count_reg[5][2]/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)       -0.251    38.728    X2/clk_count_reg[5][2]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 30.559    

Slack (MET) :             30.575ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.670ns (18.796%)  route 7.215ns (81.204%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[7]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[7]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 29.964    

Slack (MET) :             30.089ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 4.372ns (44.753%)  route 5.397ns (55.247%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 r  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 f  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 f  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.123     7.290    X1/clk_count_reg[0][7]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.157     7.447 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.555     8.001    X2/E[0]
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][1]/CE
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.896     5.603    X3/back_address_reg[4]_0[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.301     5.904 r  X3/i___0_carry_i_9/O
                         net (fo=2, routed)           0.741     6.644    X3/X1/A__0[3]
    SLICE_X10Y1          LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  X3/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    X1/back_address_reg[8]_1[0]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.020 r  X1/back_address1_inferred__0/i___0_carry/O[0]
                         net (fo=2, routed)           0.843     7.864    X1/back_address1[0]
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.295     8.159 r  X1/back_address[4]_i_4/O
                         net (fo=1, routed)           0.000     8.159    X3/back_address_reg[4]_2[3]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.560 r  X3/back_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.560    X3/back_address_reg[4]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.894 r  X3/back_address_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.894    X1/back_address_reg[11]_1[4]
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[6]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.505    38.510    X2/clk_out
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][1]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.400    38.576    X2/clk_count_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 30.575    

Slack (MET) :             30.575ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.670ns (18.796%)  route 7.215ns (81.204%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[6]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[6]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 30.089    

Slack (MET) :             30.200ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 4.261ns (44.118%)  route 5.397ns (55.882%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 r  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 f  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 f  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.123     7.290    X1/clk_count_reg[0][7]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.157     7.447 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.555     8.001    X2/E[0]
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][5]/CE
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.896     5.603    X3/back_address_reg[4]_0[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.301     5.904 r  X3/i___0_carry_i_9/O
                         net (fo=2, routed)           0.741     6.644    X3/X1/A__0[3]
    SLICE_X10Y1          LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  X3/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    X1/back_address_reg[8]_1[0]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.020 r  X1/back_address1_inferred__0/i___0_carry/O[0]
                         net (fo=2, routed)           0.843     7.864    X1/back_address1[0]
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.295     8.159 r  X1/back_address[4]_i_4/O
                         net (fo=1, routed)           0.000     8.159    X3/back_address_reg[4]_2[3]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.560 r  X3/back_address_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.560    X3/back_address_reg[4]_i_1_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.783 r  X3/back_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.783    X1/back_address_reg[11]_1[3]
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[5]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.505    38.510    X2/clk_out
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][5]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.400    38.576    X2/clk_count_reg[0][5]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 30.575    

Slack (MET) :             30.575ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.670ns (18.796%)  route 7.215ns (81.204%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
=======
                         net (fo=501, routed)         1.450    38.455    X1/clk_out
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[5]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.062    38.983    X1/back_address_reg[5]
  -------------------------------------------------------------------
                         required time                         38.983    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 30.200    

Slack (MET) :             30.464ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 2.237ns (23.956%)  route 7.101ns (76.044%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 r  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 f  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 f  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.123     7.290    X1/clk_count_reg[0][7]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.157     7.447 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.555     8.001    X2/E[0]
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][7]/CE
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[3]/Q
                         net (fo=34, routed)          2.996     2.638    X1/checkSprite2_inferred__11/i__carry__0_0[3]
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.762 r  X1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.480     3.242    X1/i__carry_i_3__2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.749 r  X1/checkSprite2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.749    X1/checkSprite2_inferred__5/i__carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.906 r  X1/checkSprite2_inferred__5/i__carry__0/CO[1]
                         net (fo=2, routed)           1.082     4.988    X1/checkSprite221_in
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.329     5.317 f  X1/en[2]_i_8/O
                         net (fo=5, routed)           0.910     6.227    X1/en[2]_i_8_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.152     6.379 f  X1/en[2]_i_3/O
                         net (fo=3, routed)           0.969     7.349    X1/p_38_in
    SLICE_X4Y16          LUT3 (Prop_lut3_I1_O)        0.326     7.675 r  X1/en[0]_i_2/O
                         net (fo=1, routed)           0.279     7.954    X1/en[0]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124     8.078 r  X1/en[0]_i_1/O
                         net (fo=1, routed)           0.385     8.462    X1/en[0]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  X1/en_reg[0]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.505    38.510    X2/clk_out
    SLICE_X2Y27          FDCE                                         r  X2/clk_count_reg[0][7]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X2Y27          FDCE (Setup_fdce_C_CE)      -0.400    38.576    X2/clk_count_reg[0][7]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                 30.575    

Slack (MET) :             30.577ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 1.670ns (18.885%)  route 7.173ns (81.115%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
=======
                         net (fo=501, routed)         1.510    38.515    X1/clk_out
    SLICE_X4Y16          FDRE                                         r  X1/en_reg[0]/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.098    38.994    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.067    38.927    X1/en_reg[0]
  -------------------------------------------------------------------
                         required time                         38.927    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 30.464    

Slack (MET) :             30.577ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/back_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 3.885ns (41.854%)  route 5.397ns (58.146%))
  Logic Levels:           13  (CARRY4=7 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 r  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 f  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 f  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.123     7.290    X1/clk_count_reg[0][7]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.157     7.447 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.513     7.960    X2/E[0]
    SLICE_X4Y26          FDCE                                         r  X2/clk_count_reg[0][0]/CE
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[2]/Q
                         net (fo=34, routed)          1.066     0.709    X3/pixel_ycoord_reg[9]_0[2]
    SLICE_X10Y3          LUT2 (Prop_lut2_I0_O)        0.124     0.833 r  X3/back_address2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.833    X1/back_address2_carry__0_0[0]
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.366 r  X1/back_address2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.366    X1/back_address2_carry_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.483 r  X1/back_address2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.483    X1/back_address2_carry__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.600 r  X1/back_address2_carry__1/CO[3]
                         net (fo=2, routed)           1.109     2.708    X3/back_address2__23_carry_0[0]
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124     2.832 r  X3/back_address2__23_carry_i_3/O
                         net (fo=1, routed)           0.000     2.832    X1/back_address2__29_carry__0_i_3_0[0]
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.412 r  X1/back_address2__23_carry/O[2]
                         net (fo=1, routed)           0.743     4.155    X3/back_address2__29_carry__0[2]
    SLICE_X12Y4          LUT2 (Prop_lut2_I1_O)        0.302     4.457 r  X3/back_address2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.457    X1/i___0_carry_i_10[2]
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.707 r  X1/back_address2__29_carry__0/O[2]
                         net (fo=13, routed)          0.896     5.603    X3/back_address_reg[4]_0[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.301     5.904 r  X3/i___0_carry_i_9/O
                         net (fo=2, routed)           0.741     6.644    X3/X1/A__0[3]
    SLICE_X10Y1          LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  X3/i___0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    X1/back_address_reg[8]_1[0]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.020 r  X1/back_address1_inferred__0/i___0_carry/O[0]
                         net (fo=2, routed)           0.843     7.864    X1/back_address1[0]
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.295     8.159 r  X1/back_address[4]_i_4/O
                         net (fo=1, routed)           0.000     8.159    X3/back_address_reg[4]_2[3]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     8.407 r  X3/back_address_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.407    X1/back_address_reg[11]_1[2]
    SLICE_X9Y2           FDRE                                         r  X1/back_address_reg[4]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.502    38.507    X2/clk_out
    SLICE_X4Y26          FDCE                                         r  X2/clk_count_reg[0][0]/C
                         clock pessimism              0.564    39.070    
                         clock uncertainty           -0.098    38.973    
    SLICE_X4Y26          FDCE (Setup_fdce_C_CE)      -0.436    38.537    X2/clk_count_reg[0][0]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 30.577    

Slack (MET) :             30.582ns  (required time - arrival time)
  Source:                 X1/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X2/clk_count_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 1.670ns (18.806%)  route 7.210ns (81.194%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
=======
                         net (fo=501, routed)         1.451    38.456    X1/clk_out
    SLICE_X9Y2           FDRE                                         r  X1/back_address_reg[4]/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X9Y2           FDRE (Setup_fdre_C_D)        0.062    38.984    X1/back_address_reg[4]
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                 30.577    

Slack (MET) :             30.626ns  (required time - arrival time)
  Source:                 X3/pixel_ycoord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.141ns (23.894%)  route 6.819ns (76.106%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.628    -0.884    X1/clk_out
    SLICE_X6Y15          FDRE                                         r  X1/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  X1/en_reg[0]/Q
                         net (fo=91, routed)          3.542     3.176    X2/s_en[0]
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  X2/clk_count[0][7]_i_24/O
                         net (fo=1, routed)           0.000     3.300    X2/clk_count[0][7]_i_24_n_0
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     3.512 r  X2/clk_count_reg[0][7]_i_12/O
                         net (fo=12, routed)          1.708     5.220    X2/clk_count_reg[0][7]_i_12_n_0
    SLICE_X4Y26          LUT2 (Prop_lut2_I1_O)        0.327     5.547 f  X2/clk_count[0][7]_i_6/O
                         net (fo=1, routed)           0.288     5.835    X2/clk_count[0][7]_i_6_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.332     6.167 f  X2/clk_count[0][7]_i_3/O
                         net (fo=65, routed)          1.123     7.290    X1/clk_count_reg[0][7]
    SLICE_X2Y27          LUT5 (Prop_lut5_I3_O)        0.157     7.447 r  X1/clk_count[0][7]_i_1/O
                         net (fo=8, routed)           0.550     7.996    X2/E[0]
    SLICE_X2Y28          FDCE                                         r  X2/clk_count_reg[0][2]/CE
=======
                         net (fo=501, routed)         1.636    -0.876    X3/clk_out
    SLICE_X6Y2           FDRE                                         r  X3/pixel_ycoord_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  X3/pixel_ycoord_reg[3]/Q
                         net (fo=34, routed)          2.996     2.638    X1/checkSprite2_inferred__11/i__carry__0_0[3]
    SLICE_X13Y11         LUT6 (Prop_lut6_I1_O)        0.124     2.762 r  X1/i__carry_i_3__2/O
                         net (fo=1, routed)           0.480     3.242    X1/i__carry_i_3__2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.749 r  X1/checkSprite2_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.749    X1/checkSprite2_inferred__5/i__carry_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.906 f  X1/checkSprite2_inferred__5/i__carry__0/CO[1]
                         net (fo=2, routed)           1.082     4.988    X1/checkSprite221_in
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.329     5.317 r  X1/en[2]_i_8/O
                         net (fo=5, routed)           0.910     6.227    X1/en[2]_i_8_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I3_O)        0.152     6.379 r  X1/en[2]_i_3/O
                         net (fo=3, routed)           0.969     7.349    X1/p_38_in
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.354     7.703 r  X1/en[1]_i_1/O
                         net (fo=1, routed)           0.382     8.085    X1/en[1]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  X1/en_reg[1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         1.507    38.512    X2/clk_out
    SLICE_X2Y28          FDCE                                         r  X2/clk_count_reg[0][2]/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X2Y28          FDCE (Setup_fdce_C_CE)      -0.400    38.578    X2/clk_count_reg[0][2]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 30.582    
=======
                         net (fo=501, routed)         1.510    38.515    X1/clk_out
    SLICE_X4Y16          FDRE                                         r  X1/en_reg[1]/C
                         clock pessimism              0.577    39.091    
                         clock uncertainty           -0.098    38.994    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)       -0.283    38.711    X1/en_reg[1]
  -------------------------------------------------------------------
                         required time                         38.711    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 30.626    
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][y][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][y][9]/D
=======
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 X1/back_address_reg[11]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
=======
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.592    -0.589    X1/clk_out
    SLICE_X3Y12          FDRE                                         r  X1/spr_data_temp_reg[1][y][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  X1/spr_data_temp_reg[1][y][9]/Q
                         net (fo=1, routed)           0.080    -0.368    X1/spr_data_temp_reg[1][y][9]
    SLICE_X2Y12          FDRE                                         r  X1/spr_data_reg[1][y][9]/D
=======
                         net (fo=501, routed)         0.566    -0.615    X1/clk_out
    SLICE_X9Y4           FDRE                                         r  X1/back_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  X1/back_address_reg[11]/Q
                         net (fo=2, routed)           0.156    -0.318    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.862    -0.828    X1/clk_out
    SLICE_X2Y12          FDRE                                         r  X1/spr_data_reg[1][y][9]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.083    -0.493    X1/spr_data_reg[1][y][9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[5][x][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[5][x][8]/D
=======
                         net (fo=501, routed)         0.878    -0.811    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.374    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 X1/back_address_reg[4]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
=======
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.562    -0.619    X1/clk_out
    SLICE_X11Y14         FDRE                                         r  X1/spr_data_temp_reg[5][x][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[5][x][8]/Q
                         net (fo=1, routed)           0.091    -0.387    X1/spr_data_temp_reg[5][x][8]
    SLICE_X10Y14         FDRE                                         r  X1/spr_data_reg[5][x][8]/D
=======
                         net (fo=501, routed)         0.567    -0.614    X1/clk_out
    SLICE_X9Y2           FDRE                                         r  X1/back_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  X1/back_address_reg[4]/Q
                         net (fo=2, routed)           0.158    -0.316    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.831    -0.859    X1/clk_out
    SLICE_X10Y14         FDRE                                         r  X1/spr_data_reg[5][x][8]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.085    -0.521    X1/spr_data_reg[5][x][8]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][y][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
                         net (fo=501, routed)         0.878    -0.811    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.374    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 X1/back_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.594    -0.587    X1/clk_out
    SLICE_X3Y8           FDRE                                         r  X1/spr_data_temp_reg[3][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  X1/spr_data_temp_reg[3][y][1]/Q
                         net (fo=1, routed)           0.113    -0.333    X1/spr_data_temp_reg[3][y][1]
    SLICE_X4Y7           FDRE                                         r  X1/spr_data_reg[3][y][1]/D
=======
                         net (fo=501, routed)         0.567    -0.614    X1/clk_out
    SLICE_X9Y2           FDRE                                         r  X1/back_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  X1/back_address_reg[2]/Q
                         net (fo=2, routed)           0.214    -0.260    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.863    -0.827    X1/clk_out
    SLICE_X4Y7           FDRE                                         r  X1/spr_data_reg[3][y][1]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.070    -0.482    X1/spr_data_reg[3][y][1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][6]/D
=======
                         net (fo=501, routed)         0.878    -0.811    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.374    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 X1/back_address_reg[8]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.562    -0.619    X1/clk_out
    SLICE_X11Y13         FDRE                                         r  X1/spr_data_temp_reg[1][x][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[1][x][6]/Q
                         net (fo=1, routed)           0.116    -0.363    X1/spr_data_temp_reg[1][x][6]
    SLICE_X9Y13          FDRE                                         r  X1/spr_data_reg[1][x][6]/D
=======
                         net (fo=501, routed)         0.566    -0.615    X1/clk_out
    SLICE_X9Y3           FDRE                                         r  X1/back_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  X1/back_address_reg[8]/Q
                         net (fo=2, routed)           0.218    -0.256    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y2          RAMB18E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.831    -0.859    X1/clk_out
    SLICE_X9Y13          FDRE                                         r  X1/spr_data_reg[1][x][6]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.070    -0.514    X1/spr_data_reg[1][x][6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][y][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][y][9]/D
=======
                         net (fo=501, routed)         0.877    -0.812    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.375    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][y][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][y][0]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.593    -0.588    X1/clk_out
    SLICE_X3Y11          FDRE                                         r  X1/spr_data_temp_reg[2][y][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  X1/spr_data_temp_reg[2][y][9]/Q
                         net (fo=1, routed)           0.117    -0.331    X1/spr_data_temp_reg[2][y][9]
    SLICE_X4Y11          FDRE                                         r  X1/spr_data_reg[2][y][9]/D
=======
                         net (fo=501, routed)         0.565    -0.616    X1/clk_out
    SLICE_X13Y8          FDRE                                         r  X1/spr_data_temp_reg[2][y][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  X1/spr_data_temp_reg[2][y][0]/Q
                         net (fo=1, routed)           0.087    -0.388    X1/spr_data_temp_reg[2][y][0]
    SLICE_X12Y8          FDRE                                         r  X1/spr_data_reg[2][y][0]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.862    -0.828    X1/clk_out
    SLICE_X4Y11          FDRE                                         r  X1/spr_data_reg[2][y][9]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.070    -0.483    X1/spr_data_reg[2][y][9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.009%)  route 0.124ns (39.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
                         net (fo=501, routed)         0.835    -0.855    X1/clk_out
    SLICE_X12Y8          FDRE                                         r  X1/spr_data_reg[2][y][0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.085    -0.518    X1/spr_data_reg[2][y][0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 X1/back_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.529%)  route 0.231ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.566    -0.615    S1/clk_out
    SLICE_X9Y4           FDCE                                         r  S1/s_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  S1/s_data_out_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.350    S0/Q[4]
    SLICE_X10Y4          LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  S0/s_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    S1/D[4]
    SLICE_X10Y4          FDCE                                         r  S1/s_data_out_reg[4]/D
=======
                         net (fo=501, routed)         0.566    -0.615    X1/clk_out
    SLICE_X8Y3           FDRE                                         r  X1/back_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  X1/back_address_reg[1]/Q
                         net (fo=2, routed)           0.231    -0.220    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.836    -0.854    S1/clk_out
    SLICE_X10Y4          FDCE                                         r  S1/s_data_out_reg[4]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X10Y4          FDCE (Hold_fdce_C_D)         0.121    -0.458    S1/s_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][8]/D
=======
                         net (fo=501, routed)         0.878    -0.811    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.374    X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][x][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][x][9]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.589    -0.592    X1/clk_out
    SLICE_X4Y14          FDRE                                         r  X1/spr_data_temp_reg[7][y][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  X1/spr_data_temp_reg[7][y][8]/Q
                         net (fo=1, routed)           0.118    -0.333    X1/spr_data_temp_reg[7][y][8]
    SLICE_X3Y14          FDRE                                         r  X1/spr_data_reg[7][y][8]/D
=======
                         net (fo=501, routed)         0.589    -0.592    X1/clk_out
    SLICE_X5Y13          FDRE                                         r  X1/spr_data_temp_reg[3][x][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  X1/spr_data_temp_reg[3][x][9]/Q
                         net (fo=1, routed)           0.101    -0.350    X1/spr_data_temp_reg[3][x][9]
    SLICE_X7Y13          FDRE                                         r  X1/spr_data_reg[3][x][9]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.861    -0.829    X1/clk_out
    SLICE_X3Y14          FDRE                                         r  X1/spr_data_reg[7][y][8]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.066    -0.488    X1/spr_data_reg[7][y][8]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.333    
=======
                         net (fo=501, routed)         0.859    -0.831    X1/clk_out
    SLICE_X7Y13          FDRE                                         r  X1/spr_data_reg[3][x][9]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.070    -0.507    X1/spr_data_reg[3][x][9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.350    
>>>>>>> Stashed changes
  -------------------------------------------------------------------
                         slack                                  0.157    

<<<<<<< Updated upstream
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[3][en]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[3][en]/D
=======
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[1][x][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[1][x][0]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns
=======
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.589    -0.592    X1/clk_out
    SLICE_X4Y13          FDRE                                         r  X1/spr_data_temp_reg[3][en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  X1/spr_data_temp_reg[3][en]/Q
                         net (fo=1, routed)           0.086    -0.366    X1/spr_data_temp_reg[3][en_n_0_]
    SLICE_X5Y13          FDRE                                         r  X1/spr_data_reg[3][en]/D
=======
                         net (fo=501, routed)         0.593    -0.588    X1/clk_out
    SLICE_X4Y5           FDRE                                         r  X1/spr_data_temp_reg[1][x][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  X1/spr_data_temp_reg[1][x][0]/Q
                         net (fo=1, routed)           0.087    -0.361    X1/spr_data_temp_reg[1][x][0]
    SLICE_X5Y5           FDRE                                         r  X1/spr_data_reg[1][x][0]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.859    -0.831    X1/clk_out
    SLICE_X5Y13          FDRE                                         r  X1/spr_data_reg[3][en]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.057    -0.522    X1/spr_data_reg[3][en]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[2][y][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[2][y][3]/D
=======
                         net (fo=501, routed)         0.864    -0.826    X1/clk_out
    SLICE_X5Y5           FDRE                                         r  X1/spr_data_reg[1][x][0]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.055    -0.520    X1/spr_data_reg[1][x][0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[5][y][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[5][y][1]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
=======
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.594    -0.587    X1/clk_out
    SLICE_X3Y7           FDRE                                         r  X1/spr_data_temp_reg[2][y][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  X1/spr_data_temp_reg[2][y][3]/Q
                         net (fo=1, routed)           0.117    -0.330    X1/spr_data_temp_reg[2][y][3]
    SLICE_X4Y7           FDRE                                         r  X1/spr_data_reg[2][y][3]/D
=======
                         net (fo=501, routed)         0.565    -0.616    X1/clk_out
    SLICE_X11Y7          FDRE                                         r  X1/spr_data_temp_reg[5][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  X1/spr_data_temp_reg[5][y][1]/Q
                         net (fo=1, routed)           0.112    -0.363    X1/spr_data_temp_reg[5][y][1]
    SLICE_X11Y8          FDRE                                         r  X1/spr_data_reg[5][y][1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.863    -0.827    X1/clk_out
    SLICE_X4Y7           FDRE                                         r  X1/spr_data_reg[2][y][3]/C
                         clock pessimism              0.274    -0.552    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.066    -0.486    X1/spr_data_reg[2][y][3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[7][y][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[7][y][6]/D
=======
                         net (fo=501, routed)         0.835    -0.855    X1/clk_out
    SLICE_X11Y8          FDRE                                         r  X1/spr_data_reg[5][y][1]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.075    -0.525    X1/spr_data_reg[5][y][1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 X1/spr_data_temp_reg[5][y][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X1/spr_data_reg[5][y][7]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
=======
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.591    -0.590    X1/clk_out
    SLICE_X1Y14          FDRE                                         r  X1/spr_data_temp_reg[7][y][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  X1/spr_data_temp_reg[7][y][6]/Q
                         net (fo=1, routed)           0.100    -0.349    X1/spr_data_temp_reg[7][y][6]
    SLICE_X2Y13          FDRE                                         r  X1/spr_data_reg[7][y][6]/D
=======
                         net (fo=501, routed)         0.562    -0.619    X1/clk_out
    SLICE_X15Y14         FDRE                                         r  X1/spr_data_temp_reg[5][y][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  X1/spr_data_temp_reg[5][y][7]/Q
                         net (fo=1, routed)           0.110    -0.368    X1/spr_data_temp_reg[5][y][7]
    SLICE_X15Y15         FDRE                                         r  X1/spr_data_reg[5][y][7]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    X0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  X0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    X0/inst/clk_in_clk_vga
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  X0/inst/clkout1_buf/O
<<<<<<< Updated upstream
                         net (fo=484, routed)         0.861    -0.829    X1/clk_out
    SLICE_X2Y13          FDRE                                         r  X1/spr_data_reg[7][y][6]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.063    -0.512    X1/spr_data_reg[7][y][6]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.163    
=======
                         net (fo=501, routed)         0.830    -0.860    X1/clk_out
    SLICE_X15Y15         FDRE                                         r  X1/spr_data_reg[5][y][7]/C
                         clock pessimism              0.254    -0.605    
    SLICE_X15Y15         FDRE (Hold_fdre_C_D)         0.075    -0.530    X1/spr_data_reg[5][y][7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.162    
>>>>>>> Stashed changes





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y0      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
<<<<<<< Updated upstream
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y9       S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y5       S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y5       S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y7       S1/s_data_out_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y5       S1/s_data_out_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y5       S1/s_data_out_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y8       S1/sck_prev_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y5       S1/spi_confirm_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      X3/pixel_ycoord_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      X3/pixel_ycoord_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      X3/pixel_ycoord_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y15      X3/pixel_ycoord_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      X3/vcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      X3/vcount_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      X3/vcount_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      X3/vcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       S0/D1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       S1/s_data_out_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y9       S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       S0/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       S0/D3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y7       S1/s_data_out_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y5       S1/s_data_out_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y5       S1/s_data_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y8       S1/sck_prev_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       S1/spi_confirm_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y14      X1/spr_data_reg[1][en]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y12     X1/spr_data_reg[1][x][0]/C
=======
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y19      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y11      S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y11      S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y3      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      X1/spr_data_temp_reg[2][en]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y19      S0/D1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      S0/D2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      S0/D3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y3      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y8      X1/spr_data_reg[4][y][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11     X1/spr_data_reg[4][y][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     X1/spr_data_reg[4][y][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y14      X1/spr_data_reg[5][en]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y7       X1/spr_data_reg[5][x][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y19      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y19      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      S0/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y11      S0/D3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y3      X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/X1/background_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y8      X1/spr_data_reg[4][y][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11     X1/spr_data_reg[4][y][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y13     X1/spr_data_reg[4][y][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y13     X1/spr_data_reg[4][y][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y15     X1/spr_data_reg[4][y][6]/C
>>>>>>> Stashed changes



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



