Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate W:\ECE342\LAB6_extracted\Lab6\part2\qsyscpu.qsys --block-symbol-file --output-directory=W:\ECE342\LAB6_extracted\Lab6\part2\qsyscpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading part2/qsyscpu.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 17.0]
Progress: Parameterizing module LED
Progress: Adding SW [altera_avalon_pio 17.0]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [cpu 1.0]
Progress: Parameterizing module cpu_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding quad_hex_decode_0 [quad_hex_decode 1.0]
Progress: Parameterizing module quad_hex_decode_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsyscpu.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: qsyscpu.cpu_0.avalon_master/LED.s1: Master cpu_0.avalon_master cannot safely write to slave LED.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate W:\ECE342\LAB6_extracted\Lab6\part2\qsyscpu.qsys --synthesis=VERILOG --output-directory=W:\ECE342\LAB6_extracted\Lab6\part2\qsyscpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading part2/qsyscpu.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 17.0]
Progress: Parameterizing module LED
Progress: Adding SW [altera_avalon_pio 17.0]
Progress: Parameterizing module SW
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [cpu 1.0]
Progress: Parameterizing module cpu_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding quad_hex_decode_0 [quad_hex_decode 1.0]
Progress: Parameterizing module quad_hex_decode_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsyscpu.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: qsyscpu.cpu_0.avalon_master/LED.s1: Master cpu_0.avalon_master cannot safely write to slave LED.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Info: qsyscpu: Generating qsyscpu "qsyscpu" for QUARTUS_SYNTH
Info: LED: Starting RTL generation for module 'qsyscpu_LED'
Info: LED:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_LED --dir=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0001_LED_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0001_LED_gen//qsyscpu_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'qsyscpu_LED'
Info: LED: "qsyscpu" instantiated altera_avalon_pio "LED"
Info: SW: Starting RTL generation for module 'qsyscpu_SW'
Info: SW:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_SW --dir=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0002_SW_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0002_SW_gen//qsyscpu_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'qsyscpu_SW'
Info: SW: "qsyscpu" instantiated altera_avalon_pio "SW"
Info: cpu_0: "qsyscpu" instantiated cpu "cpu_0"
Info: onchip_memory2_0: Starting RTL generation for module 'qsyscpu_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsyscpu_onchip_memory2_0 --dir=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/tijanic1/AppData/Local/Temp/alt7611_2192095164677378081.dir/0004_onchip_memory2_0_gen//qsyscpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qsyscpu_onchip_memory2_0'
Info: onchip_memory2_0: "qsyscpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: quad_hex_decode_0: "qsyscpu" instantiated quad_hex_decode "quad_hex_decode_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsyscpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "qsyscpu" instantiated altera_reset_controller "rst_controller"
Info: cpu_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_avalon_master_translator"
Info: quad_hex_decode_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "quad_hex_decode_0_avalon_slave_translator"
Info: cpu_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_avalon_master_agent"
Info: quad_hex_decode_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "quad_hex_decode_0_avalon_slave_agent"
Info: quad_hex_decode_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "quad_hex_decode_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_avalon_master_limiter"
Info: Reusing file W:/ECE342/LAB6_extracted/Lab6/part2/qsyscpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file W:/ECE342/LAB6_extracted/Lab6/part2/qsyscpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SW_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SW_s1_cmd_width_adapter"
Info: Reusing file W:/ECE342/LAB6_extracted/Lab6/part2/qsyscpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: qsyscpu: Done "qsyscpu" with 26 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
