Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 10 00:26:00 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_width_modulator_inverted_timing_summary_routed.rpt -pb pulse_gen_width_modulator_inverted_timing_summary_routed.pb -rpx pulse_gen_width_modulator_inverted_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen_width_modulator_inverted
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   37          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: MASTER_CLK_200MEG_IN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TRIGGER (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: output_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TRIGGER
                            (input port)
  Destination:            o_TRIGGER
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 5.076ns (49.707%)  route 5.136ns (50.293%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  TRIGGER (IN)
                         net (fo=0)                   0.000     0.000    TRIGGER
    H17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TRIGGER_IBUF_inst/O
                         net (fo=1, routed)           2.196     3.647    o_TRIGGER_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.743 r  o_TRIGGER_OBUF_BUFG_inst/O
                         net (fo=3, routed)           2.939     6.682    o_TRIGGER_OBUF_BUFG
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.211 r  o_TRIGGER_OBUF_inst/O
                         net (fo=0)                   0.000    10.211    o_TRIGGER
    G17                                                               r  o_TRIGGER (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_set_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 4.075ns (64.277%)  route 2.265ns (35.723%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  output_set_reg/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_set_reg/Q
                         net (fo=2, routed)           0.597     1.053    output_set_reg_n_0
    SLICE_X0Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.177 r  PULSE_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     2.845    PULSE_OUT_OBUF
    N18                  OBUF (Prop_obuf_I_O)         3.495     6.340 r  PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     6.340    PULSE_OUT
    N18                                                               r  PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACTIVE_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACTIVE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.980ns (70.417%)  route 1.672ns (29.583%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE                         0.000     0.000 r  ACTIVE_reg/C
    SLICE_X1Y35          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ACTIVE_reg/Q
                         net (fo=1, routed)           1.672     2.128    ACTIVE_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.652 r  ACTIVE_OBUF_inst/O
                         net (fo=0)                   0.000     5.652    ACTIVE
    J19                                                               r  ACTIVE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRIGGER
                            (input port)
  Destination:            output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 1.547ns (27.772%)  route 4.023ns (72.228%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 f  TRIGGER (IN)
                         net (fo=0)                   0.000     0.000    TRIGGER
    H17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  TRIGGER_IBUF_inst/O
                         net (fo=1, routed)           2.196     3.647    o_TRIGGER_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.743 f  o_TRIGGER_OBUF_BUFG_inst/O
                         net (fo=3, routed)           1.826     5.569    o_TRIGGER_OBUF_BUFG
    SLICE_X0Y31          FDCE                                         f  output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulses_generated_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.854ns (19.518%)  route 3.522ns (80.482%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  pulses_generated_reg[0]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pulses_generated_reg[0]/Q
                         net (fo=5, routed)           0.841     1.297    pulses_generated_reg[0]
    SLICE_X1Y33          LUT2 (Prop_lut2_I0_O)        0.124     1.421 f  pulses_generated[0]_i_8/O
                         net (fo=2, routed)           1.154     2.575    pulses_generated[0]_i_8_n_0
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     2.699 r  pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.883     3.582    done0
    SLICE_X1Y34          LUT4 (Prop_lut4_I2_O)        0.150     3.732 r  done_i_1/O
                         net (fo=1, routed)           0.644     4.376    done_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.232ns  (logic 1.120ns (26.468%)  route 3.112ns (73.532%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[11]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.677     1.195    clk_count_reg[11]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     1.319 f  clk_count[0]_i_6/O
                         net (fo=2, routed)           0.806     2.126    clk_count[0]_i_6_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.152     2.278 f  clk_count[0]_i_4/O
                         net (fo=4, routed)           0.761     3.039    clk_count[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.326     3.365 r  clk_count[0]_i_1/O
                         net (fo=14, routed)          0.867     4.232    s_toggle4_out
    SLICE_X2Y34          FDRE                                         r  clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.232ns  (logic 1.120ns (26.468%)  route 3.112ns (73.532%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[11]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.677     1.195    clk_count_reg[11]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     1.319 f  clk_count[0]_i_6/O
                         net (fo=2, routed)           0.806     2.126    clk_count[0]_i_6_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.152     2.278 f  clk_count[0]_i_4/O
                         net (fo=4, routed)           0.761     3.039    clk_count[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.326     3.365 r  clk_count[0]_i_1/O
                         net (fo=14, routed)          0.867     4.232    s_toggle4_out
    SLICE_X2Y34          FDRE                                         r  clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.120ns (27.363%)  route 2.973ns (72.637%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[11]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.677     1.195    clk_count_reg[11]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     1.319 f  clk_count[0]_i_6/O
                         net (fo=2, routed)           0.806     2.126    clk_count[0]_i_6_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.152     2.278 f  clk_count[0]_i_4/O
                         net (fo=4, routed)           0.761     3.039    clk_count[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.326     3.365 r  clk_count[0]_i_1/O
                         net (fo=14, routed)          0.728     4.093    s_toggle4_out
    SLICE_X2Y33          FDRE                                         r  clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.120ns (27.363%)  route 2.973ns (72.637%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[11]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.677     1.195    clk_count_reg[11]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     1.319 f  clk_count[0]_i_6/O
                         net (fo=2, routed)           0.806     2.126    clk_count[0]_i_6_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.152     2.278 f  clk_count[0]_i_4/O
                         net (fo=4, routed)           0.761     3.039    clk_count[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.326     3.365 r  clk_count[0]_i_1/O
                         net (fo=14, routed)          0.728     4.093    s_toggle4_out
    SLICE_X2Y33          FDRE                                         r  clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.093ns  (logic 1.120ns (27.363%)  route 2.973ns (72.637%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[11]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  clk_count_reg[11]/Q
                         net (fo=2, routed)           0.677     1.195    clk_count_reg[11]
    SLICE_X3Y33          LUT4 (Prop_lut4_I2_O)        0.124     1.319 f  clk_count[0]_i_6/O
                         net (fo=2, routed)           0.806     2.126    clk_count[0]_i_6_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I3_O)        0.152     2.278 f  clk_count[0]_i_4/O
                         net (fo=4, routed)           0.761     3.039    clk_count[0]_i_4_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.326     3.365 r  clk_count[0]_i_1/O
                         net (fo=14, routed)          0.728     4.093    s_toggle4_out
    SLICE_X2Y33          FDRE                                         r  clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            s_toggle_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  clk_count_reg[0]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  clk_count_reg[0]/Q
                         net (fo=5, routed)           0.129     0.293    clk_count_reg[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  s_toggle_i_1/O
                         net (fo=1, routed)           0.000     0.338    s_toggle_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  s_toggle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_1_pulse_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gen_1_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE                         0.000     0.000 r  gen_1_pulse_reg/C
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gen_1_pulse_reg/Q
                         net (fo=7, routed)           0.180     0.321    gen_1_pulse
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  gen_1_pulse_i_1/O
                         net (fo=1, routed)           0.000     0.366    gen_1_pulse_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  gen_1_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_complete_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulse_complete_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.187ns (50.930%)  route 0.180ns (49.070%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  pulse_complete_reg__0/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulse_complete_reg__0/Q
                         net (fo=1, routed)           0.180     0.321    pulse_complete_reg__1
    SLICE_X1Y32          LUT2 (Prop_lut2_I0_O)        0.046     0.367 r  pulse_complete_i_1/O
                         net (fo=1, routed)           0.000     0.367    pulse_complete_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  pulse_complete_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.141ns (37.090%)  route 0.239ns (62.910%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  done_reg/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  done_reg/Q
                         net (fo=7, routed)           0.239     0.380    done
    SLICE_X0Y32          FDCE                                         f  output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  done_reg/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  done_reg/Q
                         net (fo=7, routed)           0.242     0.383    done
    SLICE_X1Y35          FDCE                                         f  ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulses_generated_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulses_generated_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  pulses_generated_reg[10]/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulses_generated_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    pulses_generated_reg[10]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  pulses_generated_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    pulses_generated_reg[8]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  pulses_generated_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulses_generated_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pulses_generated_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  pulses_generated_reg[6]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulses_generated_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    pulses_generated_reg[6]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  pulses_generated_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    pulses_generated_reg[4]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  pulses_generated_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulses_generated_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.083%)  route 0.201ns (51.917%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  pulses_generated_reg[1]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pulses_generated_reg[1]/Q
                         net (fo=5, routed)           0.085     0.226    pulses_generated_reg[1]
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.271 f  done_i_2/O
                         net (fo=1, routed)           0.116     0.387    done_i_2_n_0
    SLICE_X1Y34          FDCE                                         f  done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_set_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.089%)  route 0.185ns (46.911%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  clk_count_reg[0]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_count_reg[0]/Q
                         net (fo=5, routed)           0.185     0.349    clk_count_reg[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.045     0.394 r  output_set_i_1/O
                         net (fo=1, routed)           0.000     0.394    output_set_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  output_set_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  clk_count_reg[10]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  clk_count_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    clk_count_reg[10]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    clk_count_reg[8]_i_1_n_5
    SLICE_X2Y33          FDRE                                         r  clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------





