
---------- Begin Simulation Statistics ----------
simSeconds                                   0.807163                       # Number of seconds simulated (Second)
simTicks                                 807162839000                       # Number of ticks simulated (Tick)
finalTick                                807162839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2918.53                       # Real time elapsed on the host (Second)
hostTickRate                                276565325                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2246688                       # Number of bytes of host memory used (Byte)
simInsts                                   1000000000                       # Number of instructions simulated (Count)
simOps                                     1132164394                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   342639                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     387923                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1614325678                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                        1000000000                       # Number of instructions committed (Count)
system.cpu.numOps                          1132164394                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                   50151900                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.614326                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.619454                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu      728754364     64.37%     64.37% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult       5879905      0.52%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     64.89% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead     248982646     21.99%     86.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite    148547479     13.12%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total      1132164394                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups               229433254                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted         165054140                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect          29668367                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups            195548360                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                91250279                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.466638                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                25057082                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect            1252697                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups         8827812                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            8817705                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            10107                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1295                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data      400085835                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         400085835                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     400085835                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        400085835                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       357202                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          357202                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       357202                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         357202                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  26295677500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  26295677500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  26295677500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  26295677500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    400443037                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     400443037                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    400443037                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    400443037                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000892                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000892                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000892                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000892                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 73615.706239                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 73615.706239                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 73615.706239                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 73615.706239                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       124448                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            124448                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       119941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        119941                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       119941                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       119941                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       237261                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       237261                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       237261                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       237261                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15963996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15963996000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15963996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15963996000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000592                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000592                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 67284.534753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 67284.534753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 67284.534753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67284.534753                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 236749                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          427                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          427                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          427                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          427                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    254706232                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       254706232                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       117313                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        117313                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6163166000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6163166000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    254823545                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    254823545                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000460                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000460                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 52536.087220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52536.087220                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           64                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           64                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       117249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       117249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6042332000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6042332000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000460                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000460                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51534.187925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51534.187925                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          427                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          427                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          427                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          427                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    145379603                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      145379603                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       239889                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       239889                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  20132511500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  20132511500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    145619492                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    145619492                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001647                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001647                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 83924.279563                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 83924.279563                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       119877                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       119877                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       120012                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       120012                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   9921664000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9921664000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000824                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000824                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82672.266107                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82672.266107                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.854486                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            400323950                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             237261                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1687.272455                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              164500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.854486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          314                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          801125043                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         801125043                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions           632803646                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          261226569                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          76559081                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst      405565735                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         405565735                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     405565735                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        405565735                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      5020934                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         5020934                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      5020934                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        5020934                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst  65365000500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  65365000500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst  65365000500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  65365000500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    410586669                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     410586669                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    410586669                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    410586669                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.012229                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.012229                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.012229                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.012229                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13018.494268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13018.494268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13018.494268                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13018.494268                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst      5020934                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      5020934                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      5020934                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      5020934                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst  60344066500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  60344066500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst  60344066500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  60344066500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.012229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.012229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.012229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.012229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12018.494268                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12018.494268                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12018.494268                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12018.494268                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                5020424                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    405565735                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       405565735                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      5020934                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       5020934                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst  65365000500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  65365000500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    410586669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    410586669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.012229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.012229                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13018.494268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13018.494268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      5020934                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      5020934                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst  60344066500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  60344066500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.012229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.012229                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12018.494268                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12018.494268                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           509.936610                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            410586669                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            5020934                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              81.774958                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               81500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   509.936610                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          499                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          826194272                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         826194272                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         4                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         4                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   4                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  4                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  4                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1000000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1132164394                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   994                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              5138183                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         238421                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            5197004                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              120012                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             120012                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         5138183                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     15062292                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       711271                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 15773563                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port    321339776                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     23149376                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 344489152                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            178252                       # Total snoops (Count)
system.l2bus.snoopTraffic                     7294272                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             5436447                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000359                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.019153                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   5434518     99.96%     99.96% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1907      0.04%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        22      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               5436447                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           5382132000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy          7531403495                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           355910462                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        10515368                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      5257179                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          667                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1256                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst           5019412                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             56435                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total              5075847                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst          5019412                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            56435                       # number of overall hits (Count)
system.l2cache.overallHits::total             5075847                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1522                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          180826                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             182348                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1522                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         180826                       # number of overall misses (Count)
system.l2cache.overallMisses::total            182348                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    108637000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  15013125500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   15121762500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    108637000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  15013125500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  15121762500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst       5020934                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        237261                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          5258195                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst      5020934                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       237261                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         5258195                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.000303                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.762140                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.034679                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.000303                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.762140                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.034679                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 71377.792378                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 83025.259089                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 82928.041437                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 71377.792378                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 83025.259089                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 82928.041437                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          113973                       # number of writebacks (Count)
system.l2cache.writebacks::total               113973                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst             2                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data            38                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               40                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data           38                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              40                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1520                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       180788                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         182308                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1520                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       180788                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        182308                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     93285500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  13202914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  13296199500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     93285500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  13202914000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  13296199500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.000303                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.761979                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.034671                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.000303                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.761979                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.034671                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 61372.039474                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 73029.813926                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 72932.616780                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 61372.039474                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 73029.813926                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 72932.616780                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    178252                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          549                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          549                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          2053                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             2053                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       117959                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         117959                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   9720083000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   9720083000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       120012                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       120012                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.982893                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.982893                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 82402.216024                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 82402.216024                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       117959                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       117959                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   8540493000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   8540493000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.982893                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.982893                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 72402.216024                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 72402.216024                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst      5019412                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        54382                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      5073794                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1522                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        62867                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        64389                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    108637000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   5293042500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   5401679500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst      5020934                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       117249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      5138183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.000303                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.536184                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.012531                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 71377.792378                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 84194.291123                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 83891.340136                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data           38                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           40                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1520                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        62829                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        64349                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     93285500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   4662421000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   4755706500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.000303                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.535860                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.012524                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 61372.039474                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 74208.104538                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 73904.901397                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       124448                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       124448                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       124448                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       124448                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4074.548442                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                10514112                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                182348                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 57.659596                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.179175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    47.381666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4025.987600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000288                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.011568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.982907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.994763                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               1                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1               6                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              58                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             578                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3453                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              84299956                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             84299956                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    113973.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1520.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    180782.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.028584970652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6592                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6592                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               681991                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              107495                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       182308                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      113973                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     182308                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    113973                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       55.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 182308                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                113973                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   181941                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      338                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                    4151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                    4297                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                    6594                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                    6594                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                    6593                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                    6593                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::64                    6592                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::65                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::66                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::67                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::68                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::69                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::70                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::71                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::72                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::73                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::74                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::75                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::76                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::77                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::78                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::79                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::80                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::81                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::82                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::83                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::84                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::85                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::86                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::87                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::88                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::89                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::90                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::91                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::92                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::93                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::94                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::95                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::96                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::97                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::98                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::99                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::100                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::101                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::102                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::103                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::104                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::105                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::106                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::107                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::108                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::109                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::110                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::111                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::112                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::113                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::114                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::115                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::116                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::117                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::118                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::119                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::120                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::121                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::122                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::123                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::124                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::125                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::126                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::127                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6592                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       27.654581                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      24.898706                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      61.530116                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           6559     99.50%     99.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           30      0.46%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-4991            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6592                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6592                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.282008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.255327                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.949710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2298     34.86%     34.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               144      2.18%     37.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              4143     62.85%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 7      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6592                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 11667712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               7294272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               14455214.53199607                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               9036927.42970790                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   807162738000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2724314.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        97280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     11570048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      7291072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 120520.910155528109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 14334217.881405713037                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 9032962.926084361970                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1520                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       180788                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       113973                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     39208100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   6752402032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 44113162927092                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25794.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     37349.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 387049239.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        97280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     11570432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        11667712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        97280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        97280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      7294272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      7294272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        180788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           182308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       113973                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          113973                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          120521                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        14334694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           14455215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       120521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         120521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      9036927                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           9036927                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      9036927                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         120521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       14334694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          23492142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                182302                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               113923                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          5829                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          5641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          6468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          5546                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          5551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          5756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          5715                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         5728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         5669                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         5651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         5644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         5662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         5723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::16         5673                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::17         5666                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::18         5712                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::19         5646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::20         5649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::21         5702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::22         5676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::23         5665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::24         5637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::25         5711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::26         5813                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::27         5653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::28         5626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::29         5601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::30         5686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::31         5629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3489                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3459                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::16         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::17         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::18         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::19         3581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::20         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::21         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::22         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::23         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::24         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::25         3584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::26         3625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::27         3585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::28         3501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::29         3497                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::30         3556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::31         3470                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               3602783548                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              607430264                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          6791610132                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 19762.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            37254.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                62033                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              100343                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             34.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       133848                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   141.640787                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    84.249192                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   234.804014                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       117218     87.58%     87.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2004      1.50%     89.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1156      0.86%     89.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1869      1.40%     91.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2095      1.57%     92.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1650      1.23%     94.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          944      0.71%     94.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          662      0.49%     95.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         6250      4.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       133848                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               11667328                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             7291072                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                14.454739                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.032963                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     207877295.808057                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     276370199.683063                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    385117747.257558                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy   213678014.592000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 143622098611.617126                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 123353529387.844910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 432135788322.939148                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   700194459580.198486                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    867.476085                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 659884537580                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  36284500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 110993801420                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     209564540.640058                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy     278609223.715056                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    381702218.015957                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy   214501125.216001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 143622098611.617126                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 127785090630.033066                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 428730746916.552124                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   701222313266.183838                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    868.749501                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 654622057362                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  36284500000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 116256281638                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               64349                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        113973                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             63572                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             117959                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            117959                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          64349                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       542161                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  542161                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     18961984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 18961984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             182308                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   182308    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               182308                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 807162839000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           407872500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          488422868                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         359853                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       177598                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       125659300                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      1488666378                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
