Reading pref.tcl

# 2023.2_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 01:16:20 on Oct 20,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): ../../proj/src/TopLevel/MIPS_Processor.vhd(298): (vopt-1270) Bad default binding for component instance "ALU_Unit: ALU".
#  (Component port "Bits_Out" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
Error loading design
# End time: 01:16:20 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
