ISim log file
Running: C:\Users\imana\OneDrive\Documents\GitHub\Core\Core_MemCont_VGA_Test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA_Test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.v" Line 50.  For instance uut/Core/, width 16 of formal port R1Out is not equal to width 1 of actual signal R1Out.
WARNING: File "C:/Users/imana/OneDrive/Documents/GitHub/Core/Core_MemCont_VGA.v" Line 50.  For instance uut/Core/, width 16 of formal port R2Out is not equal to width 1 of actual signal R2Out.
WARNING:  For instance xEnc/C1_Encoder/, width 8 of formal port max is not equal to width 32 of actual constant.
WARNING:  For instance yEnc/C1_Encoder/, width 8 of formal port max is not equal to width 32 of actual constant.
WARNING:  For instance color/C1_Encoder/, width 8 of formal port max is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.00ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.00ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1.00ms
# run 1.00ms
# restart
# run 1.00ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1.00ms
# run 1.00ms
# restart
# run 1.20ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.16ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.16ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module Core_MemCont_VGA_Test.uut.Controller.Ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
