<stg><name>copy_input_layer_buf</name>


<trans_list>

<trans id="205" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %col_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col_offset)

]]></Node>
<StgValue><ssdm name="col_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %row_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row_offset)

]]></Node>
<StgValue><ssdm name="row_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:2  %dest_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %dest_V_offset)

]]></Node>
<StgValue><ssdm name="dest_V_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i512* %dest_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 861184, [7 x i8]* @p_str44, [6 x i8]* @p_str41, [1 x i8]* @p_str14, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:4  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %row_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %or_ln45 = or i7 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="7">
<![CDATA[
:6  %zext_ln45 = zext i7 %or_ln45 to i14

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %mul_ln45 = mul i14 %zext_ln45, 114

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:8  %shl_ln45_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %col_offset_read, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln45_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="7">
<![CDATA[
:9  %zext_ln45_1 = zext i7 %shl_ln45_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:10  %add_ln45 = add i14 %zext_ln45_1, %mul_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %or_ln45_1 = or i14 %add_ln45, 1

]]></Node>
<StgValue><ssdm name="or_ln45_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="14">
<![CDATA[
:12  %zext_ln45_2 = zext i14 %or_ln45_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="27" op_0_bw="26">
<![CDATA[
:13  %zext_ln47 = zext i26 %dest_V_offset_read to i27

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln47, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:1  %dest_ptr_0_rec = phi i9 [ 0, %0 ], [ %select_ln53_2, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="dest_ptr_0_rec"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:2  %row_0 = phi i3 [ 0, %0 ], [ %select_ln53_1, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:3  %col_0 = phi i3 [ 0, %0 ], [ %col, %BurstBB1 ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %icmp_ln47 = icmp eq i5 %indvar_flatten, -16

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %add_ln47 = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln47, label %1, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:0  %add_ln58 = add i9 114, %dest_ptr_0_rec

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0_begin:1  %row = add i3 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0_begin:3  %icmp_ln48 = icmp eq i3 %col_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0_begin:4  %select_ln53 = select i1 %icmp_ln48, i3 0, i3 %col_0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0_begin:5  %select_ln53_1 = select i1 %icmp_ln48, i3 %row, i3 %row_0

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="3">
<![CDATA[
hls_label_0_begin:6  %zext_ln53 = zext i3 %select_ln53_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0_begin:7  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln53_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="6">
<![CDATA[
hls_label_0_begin:8  %zext_ln53_1 = zext i6 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:9  %add_ln53 = add i7 %zext_ln53, %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:10  %select_ln53_2 = select i1 %icmp_ln48, i9 %add_ln58, i9 %dest_ptr_0_rec

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="9">
<![CDATA[
hls_label_0_begin:11  %zext_ln53_2 = zext i9 %select_ln53_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0_begin:12  %add_ln53_1 = add i15 %zext_ln45_2, %zext_ln53_2

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="15">
<![CDATA[
hls_label_0_begin:13  %zext_ln48 = zext i15 %add_ln53_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="3">
<![CDATA[
hls_label_0_begin:16  %zext_ln53_3 = zext i3 %select_ln53 to i7

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:17  %add_ln53_2 = add i7 %add_ln53, %zext_ln53_3

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="7">
<![CDATA[
hls_label_0_begin:18  %zext_ln53_4 = zext i7 %add_ln53_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:19  %FM_buf_acc0_V_0_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_0, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:20  %FM_buf_acc0_V_1_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_1, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:21  %FM_buf_acc0_V_10_add = getelementptr [81 x i14]* @FM_buf_acc0_V_10, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_10_add"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:22  %FM_buf_acc0_V_11_add = getelementptr [81 x i14]* @FM_buf_acc0_V_11, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_11_add"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:23  %FM_buf_acc0_V_12_add = getelementptr [81 x i14]* @FM_buf_acc0_V_12, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_12_add"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:24  %FM_buf_acc0_V_13_add = getelementptr [81 x i14]* @FM_buf_acc0_V_13, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_13_add"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:25  %FM_buf_acc0_V_14_add = getelementptr [81 x i14]* @FM_buf_acc0_V_14, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_14_add"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:26  %FM_buf_acc0_V_15_add = getelementptr [81 x i14]* @FM_buf_acc0_V_15, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_15_add"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:27  %FM_buf_acc0_V_16_add = getelementptr [81 x i14]* @FM_buf_acc0_V_16, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_16_add"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:28  %FM_buf_acc0_V_17_add = getelementptr [81 x i14]* @FM_buf_acc0_V_17, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_17_add"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:29  %FM_buf_acc0_V_18_add = getelementptr [81 x i14]* @FM_buf_acc0_V_18, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_18_add"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:30  %FM_buf_acc0_V_19_add = getelementptr [81 x i14]* @FM_buf_acc0_V_19, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_19_add"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:31  %FM_buf_acc0_V_2_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_2, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_2_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:32  %FM_buf_acc0_V_20_add = getelementptr [81 x i14]* @FM_buf_acc0_V_20, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_20_add"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:33  %FM_buf_acc0_V_21_add = getelementptr [81 x i14]* @FM_buf_acc0_V_21, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_21_add"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:34  %FM_buf_acc0_V_22_add = getelementptr [81 x i14]* @FM_buf_acc0_V_22, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_22_add"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:35  %FM_buf_acc0_V_23_add = getelementptr [81 x i14]* @FM_buf_acc0_V_23, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_23_add"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:36  %FM_buf_acc0_V_24_add = getelementptr [81 x i14]* @FM_buf_acc0_V_24, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_24_add"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:37  %FM_buf_acc0_V_25_add = getelementptr [81 x i14]* @FM_buf_acc0_V_25, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_25_add"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:38  %FM_buf_acc0_V_26_add = getelementptr [81 x i14]* @FM_buf_acc0_V_26, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_26_add"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:39  %FM_buf_acc0_V_27_add = getelementptr [81 x i14]* @FM_buf_acc0_V_27, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_27_add"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:40  %FM_buf_acc0_V_28_add = getelementptr [81 x i14]* @FM_buf_acc0_V_28, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_28_add"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:41  %FM_buf_acc0_V_29_add = getelementptr [81 x i14]* @FM_buf_acc0_V_29, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_29_add"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:42  %FM_buf_acc0_V_3_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_3, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:43  %FM_buf_acc0_V_30_add = getelementptr [81 x i14]* @FM_buf_acc0_V_30, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_30_add"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:44  %FM_buf_acc0_V_31_add = getelementptr [81 x i14]* @FM_buf_acc0_V_31, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_31_add"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:45  %FM_buf_acc0_V_4_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_4, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_4_addr"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:46  %FM_buf_acc0_V_5_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_5, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_5_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:47  %FM_buf_acc0_V_6_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_6, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_6_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:48  %FM_buf_acc0_V_7_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_7, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_7_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:49  %FM_buf_acc0_V_8_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_8, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_8_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:50  %FM_buf_acc0_V_9_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_9, i64 0, i64 %zext_ln53_4

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_9_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:51  %FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_0_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:53  %FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_1_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:55  %FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_2_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:57  %FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_3_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:59  %FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_4_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:61  %FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_5_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:63  %FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_6_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:65  %FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_7_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:67  %FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_8_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:69  %FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_9_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:71  %FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_10_loa"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:73  %FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_11_loa"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:75  %FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_12_loa"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:77  %FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_13_loa"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:79  %FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_14_loa"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:81  %FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_15_loa"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:83  %FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_16_loa"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:85  %FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_17_loa"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:87  %FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_18_loa"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:89  %FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_19_loa"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:91  %FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_20_loa"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:93  %FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_21_loa"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:95  %FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_22_loa"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:97  %FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_23_loa"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:99  %FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_24_loa"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:101  %FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_25_loa"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:103  %FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_26_loa"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:105  %FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_27_loa"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:107  %FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_28_loa"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:109  %FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_29_loa"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:111  %FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_30_loa"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:113  %FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_31_loa"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:116  %add_ln414 = add i27 %zext_ln47, %zext_ln48

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="5">
<![CDATA[
hls_label_0_begin:119  %empty_46 = trunc i5 %indvar_flatten to i2

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_0_begin:120  %tmp_1301 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 0, i2 %empty_46)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0_begin:121  %empty_47 = icmp eq i5 %tmp_1301, 0

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:122  br i1 %empty_47, label %ReqBB, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0_end:2  %col = add i3 1, %select_ln53

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
BurstBB1:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:51  %FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_0_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:52  %trunc_ln414 = trunc i14 %FM_buf_acc0_V_0_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:53  %FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_1_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:54  %trunc_ln612 = trunc i14 %FM_buf_acc0_V_1_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:55  %FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_2_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:56  %trunc_ln612_1 = trunc i14 %FM_buf_acc0_V_2_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:57  %FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_3_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:58  %trunc_ln612_2 = trunc i14 %FM_buf_acc0_V_3_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:59  %FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_4_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:60  %trunc_ln612_3 = trunc i14 %FM_buf_acc0_V_4_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:61  %FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_5_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:62  %trunc_ln612_4 = trunc i14 %FM_buf_acc0_V_5_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:63  %FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_6_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:64  %trunc_ln612_5 = trunc i14 %FM_buf_acc0_V_6_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:65  %FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_7_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:66  %trunc_ln612_6 = trunc i14 %FM_buf_acc0_V_7_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:67  %FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_8_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:68  %trunc_ln612_7 = trunc i14 %FM_buf_acc0_V_8_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:69  %FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_9_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:70  %trunc_ln612_8 = trunc i14 %FM_buf_acc0_V_9_load to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_8"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:71  %FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_10_loa"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:72  %trunc_ln612_9 = trunc i14 %FM_buf_acc0_V_10_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_9"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:73  %FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_11_loa"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:74  %trunc_ln612_10 = trunc i14 %FM_buf_acc0_V_11_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_10"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:75  %FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_12_loa"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:76  %trunc_ln612_11 = trunc i14 %FM_buf_acc0_V_12_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_11"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:77  %FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_13_loa"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:78  %trunc_ln612_12 = trunc i14 %FM_buf_acc0_V_13_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_12"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:79  %FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_14_loa"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:80  %trunc_ln612_13 = trunc i14 %FM_buf_acc0_V_14_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_13"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:81  %FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_15_loa"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:82  %trunc_ln612_14 = trunc i14 %FM_buf_acc0_V_15_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_14"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:83  %FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_16_loa"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:84  %trunc_ln612_15 = trunc i14 %FM_buf_acc0_V_16_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_15"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:85  %FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_17_loa"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:86  %trunc_ln612_16 = trunc i14 %FM_buf_acc0_V_17_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_16"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:87  %FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_18_loa"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:88  %trunc_ln612_17 = trunc i14 %FM_buf_acc0_V_18_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_17"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:89  %FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_19_loa"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:90  %trunc_ln612_18 = trunc i14 %FM_buf_acc0_V_19_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_18"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:91  %FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_20_loa"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:92  %trunc_ln612_19 = trunc i14 %FM_buf_acc0_V_20_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_19"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:93  %FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_21_loa"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:94  %trunc_ln612_20 = trunc i14 %FM_buf_acc0_V_21_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_20"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:95  %FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_22_loa"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:96  %trunc_ln612_21 = trunc i14 %FM_buf_acc0_V_22_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_21"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:97  %FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_23_loa"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:98  %trunc_ln612_22 = trunc i14 %FM_buf_acc0_V_23_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_22"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:99  %FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_24_loa"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:100  %trunc_ln612_23 = trunc i14 %FM_buf_acc0_V_24_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_23"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:101  %FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_25_loa"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:102  %trunc_ln612_24 = trunc i14 %FM_buf_acc0_V_25_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_24"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:103  %FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_26_loa"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:104  %trunc_ln612_25 = trunc i14 %FM_buf_acc0_V_26_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_25"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:105  %FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_27_loa"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:106  %trunc_ln612_26 = trunc i14 %FM_buf_acc0_V_27_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_26"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:107  %FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_28_loa"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:108  %trunc_ln612_27 = trunc i14 %FM_buf_acc0_V_28_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_27"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:109  %FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_29_loa"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:110  %trunc_ln612_28 = trunc i14 %FM_buf_acc0_V_29_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_28"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:111  %FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_30_loa"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:112  %trunc_ln612_29 = trunc i14 %FM_buf_acc0_V_30_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_29"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="7">
<![CDATA[
hls_label_0_begin:113  %FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2

]]></Node>
<StgValue><ssdm name="FM_buf_acc0_V_31_loa"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="14">
<![CDATA[
hls_label_0_begin:114  %trunc_ln612_30 = trunc i14 %FM_buf_acc0_V_31_loa to i12

]]></Node>
<StgValue><ssdm name="trunc_ln612_30"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="27">
<![CDATA[
hls_label_0_begin:117  %zext_ln414 = zext i27 %add_ln414 to i64

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_0_begin:118  %dest_V_addr = getelementptr i512* %dest_V, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="dest_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %dest_V_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %dest_V_addr, i32 4)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_req"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="5">
<![CDATA[
hls_label_0_end:3  %empty_49 = trunc i5 %add_ln47 to i2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_0_end:4  %tmp_1302 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 0, i2 %empty_49)

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0_end:5  %empty_50 = icmp eq i5 %tmp_1302, 0

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_end:6  br i1 %empty_50, label %RespBB, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:14  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1516)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="512" op_1_bw="4" op_2_bw="12" op_3_bw="4" op_4_bw="12" op_5_bw="4" op_6_bw="12" op_7_bw="4" op_8_bw="12" op_9_bw="4" op_10_bw="12" op_11_bw="4" op_12_bw="12" op_13_bw="4" op_14_bw="12" op_15_bw="4" op_16_bw="12" op_17_bw="4" op_18_bw="12" op_19_bw="4" op_20_bw="12" op_21_bw="4" op_22_bw="12" op_23_bw="4" op_24_bw="12" op_25_bw="4" op_26_bw="12" op_27_bw="4" op_28_bw="12" op_29_bw="4" op_30_bw="12" op_31_bw="4" op_32_bw="12" op_33_bw="4" op_34_bw="12" op_35_bw="4" op_36_bw="12" op_37_bw="4" op_38_bw="12" op_39_bw="4" op_40_bw="12" op_41_bw="4" op_42_bw="12" op_43_bw="4" op_44_bw="12" op_45_bw="4" op_46_bw="12" op_47_bw="4" op_48_bw="12" op_49_bw="4" op_50_bw="12" op_51_bw="4" op_52_bw="12" op_53_bw="4" op_54_bw="12" op_55_bw="4" op_56_bw="12" op_57_bw="4" op_58_bw="12" op_59_bw="4" op_60_bw="12" op_61_bw="4" op_62_bw="12" op_63_bw="4" op_64_bw="12">
<![CDATA[
hls_label_0_begin:115  %p_Result_207_s = call i512 @_ssdm_op_BitConcatenate.i512.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12.i4.i12(i4 0, i12 %trunc_ln612_30, i4 0, i12 %trunc_ln612_29, i4 0, i12 %trunc_ln612_28, i4 0, i12 %trunc_ln612_27, i4 0, i12 %trunc_ln612_26, i4 0, i12 %trunc_ln612_25, i4 0, i12 %trunc_ln612_24, i4 0, i12 %trunc_ln612_23, i4 0, i12 %trunc_ln612_22, i4 0, i12 %trunc_ln612_21, i4 0, i12 %trunc_ln612_20, i4 0, i12 %trunc_ln612_19, i4 0, i12 %trunc_ln612_18, i4 0, i12 %trunc_ln612_17, i4 0, i12 %trunc_ln612_16, i4 0, i12 %trunc_ln612_15, i4 0, i12 %trunc_ln612_14, i4 0, i12 %trunc_ln612_13, i4 0, i12 %trunc_ln612_12, i4 0, i12 %trunc_ln612_11, i4 0, i12 %trunc_ln612_10, i4 0, i12 %trunc_ln612_9, i4 0, i12 %trunc_ln612_8, i4 0, i12 %trunc_ln612_7, i4 0, i12 %trunc_ln612_6, i4 0, i12 %trunc_ln612_5, i4 0, i12 %trunc_ln612_4, i4 0, i12 %trunc_ln612_3, i4 0, i12 %trunc_ln612_2, i4 0, i12 %trunc_ln612_1, i4 0, i12 %trunc_ln612, i4 0, i12 %trunc_ln414)

]]></Node>
<StgValue><ssdm name="p_Result_207_s"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
hls_label_0_end:0  call void @_ssdm_op_Write.m_axi.i512P(i512* %dest_V_addr, i512 %p_Result_207_s, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1516, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="198" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %dest_V_addr_1_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dest_V_addr)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_res"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %dest_V_addr_1_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dest_V_addr)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_res"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="200" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %dest_V_addr_1_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dest_V_addr)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_res"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="201" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %dest_V_addr_1_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dest_V_addr)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_res"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
RespBB:0  %dest_V_addr_1_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %dest_V_addr)

]]></Node>
<StgValue><ssdm name="dest_V_addr_1_wr_res"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
