# Session 24: BSS Fast-Clear Accelerator & FreeRTOS Boot Progress

**Date:** 2025-10-27
**Duration:** ~45 minutes
**Focus:** Optimize simulation boot time, investigate UART output issue
**Status:** âœ… BSS Accelerator Working, ðŸš§ UART Output Debugging Needed

---

## Overview

Session 24 implemented a clean simulation-only BSS fast-clear accelerator that dramatically speeds up FreeRTOS boot by skipping the slow memory initialization loop. This saves ~200,000 cycles and enables faster iteration during FreeRTOS development. The session also confirmed FreeRTOS reaches `main()` and starts the scheduler, but identified that UART output is not working.

---

## Achievements

### 1. BSS Fast-Clear Accelerator âœ…

**Problem:** FreeRTOS startup code zeros 260KB of BSS memory, taking ~200k cycles (4ms @ 50MHz)

**Solution:** Implemented smart testbench accelerator that detects and shortcuts the BSS clearing loop

**Implementation:** `tb/integration/tb_freertos.v` (91 lines added)

**Key Features:**
- **Detection:** Monitors PC and instruction at BSS loop entry (0x32)
- **Validation:** Checks address ranges (0x80000000-0x80100000) before clearing
- **Acceleration:** Clears entire 260KB BSS in 1 cycle using Verilog `for` loop
- **Register Update:** Sets t0 register to end address (simulates loop completion)
- **PC Control:** Forces PC to `bss_zero_done` (0x3E) using `force`/`release`
- **Gated:** Only active when `-D ENABLE_BSS_FAST_CLEAR=1` is defined
- **Informative:** Displays detailed statistics on activation

**Algorithm:**
```verilog
1. Detect: PC == 0x32 && instruction == BGE
2. Read: t0 = regfile[5], t1 = regfile[6]
3. Validate: addresses in DMEM range
4. Clear: for (addr = t0; addr < t1; addr += 4) mem[addr] = 0
5. Update: regfile[5] = t1 (t0 = end address)
6. Jump: force PC to 0x3E (bss_zero_done)
```

**Performance:**
- **Before:** ~199,908 cycles to clear BSS
- **After:** 1 cycle to clear BSS
- **Speedup:** 199,907x faster
- **Time Saved:** ~4ms per simulation run

**Hierarchy Paths Used:**
```verilog
DUT.core.regfile.registers[5]       // t0 register
DUT.core.regfile.registers[6]       // t1 register
DUT.dmem_adapter.dmem.mem[index]    // DMEM byte array
DUT.core.pc_inst.pc_current         // Program counter
```

---

### 2. MMU Debug Output Disabled âœ…

**Problem:** MMU was printing debug messages for every memory access, drowning out useful output

**Solution:** Commented out unconditional debug `$display()` statements

**File:** `rtl/core/mmu.v` (lines 319, 323)
```verilog
// Before:
$display("MMU: Bare mode, VA=0x%h -> PA=0x%h", req_vaddr, req_vaddr);

// After:
// $display("MMU: Bare mode, VA=0x%h -> PA=0x%h", req_vaddr, req_vaddr);
```

**Result:** Clean simulation output showing only important events

---

### 3. FreeRTOS Boot Milestones âœ…

**Testbench Enhancements:**
Added milestone tracking in `tb_freertos.v`:
- Detects when `main()` is reached (PC = 0x229C)
- Detects when scheduler starts (PC in trap handler range)
- Reports progress every 10k cycles (instead of 1k)
- Monitors UART character count

**Simulation Results:**
```
[BSS-ACCEL] Cleared 260 KB in 1 cycle (saved ~199907 cycles)
[MILESTONE] main() reached at cycle 95
[MILESTONE] Scheduler starting around cycle 1001
[INFO] Cycle 10000, PC: 0x00002400, UART chars: 0
...
[INFO] Cycle 500000, PC: 0x00002400, UART chars: 0
SIMULATION TIMEOUT (10ms @ 50MHz)
```

**Analysis:**
- âœ… BSS clearing works perfectly
- âœ… Startup code completes quickly (< 100 cycles)
- âœ… `main()` is called successfully
- âœ… FreeRTOS scheduler starts
- âœ… Trap handler running (PC at 0x2400 = `freertos_risc_v_trap_handler`)
- âŒ **No UART output** (0 characters transmitted)

---

### 4. Current Issue: No UART Output ðŸš§

**Expected Behavior:**
`main_blinky.c` should print banner message:
```c
uart_init();
printf("\n\n");
printf("========================================\n");
printf("  FreeRTOS Blinky Demo\n");
printf("  Target: RV1 RV32IMAFDC Core\n");
...
```

**Actual Behavior:**
- `main()` is reached at cycle 95
- Scheduler starts around cycle 1001
- No UART characters transmitted in 500k cycles
- No `uart_tx_valid` signals observed

**Possible Causes:**
1. **UART initialization failure:**
   - `uart_init()` writes not reaching UART peripheral
   - Address mapping issue (UART at 0x10000000)
   - UART register setup incorrect

2. **Printf/syscalls issue:**
   - `printf()` not calling `write()` syscall
   - `write()` not calling UART driver
   - Picolibc stdio buffering issue

3. **Code hanging:**
   - Infinite loop in `uart_init()`
   - Infinite loop in `printf()`
   - Deadlock in UART driver

4. **Interrupt/scheduler issue:**
   - Timer interrupts firing too fast
   - Scheduler preempting before printf completes
   - Stack corruption

**Evidence:**
- PC is at trap handler (0x2400), suggesting interrupts are working
- System appears to be running (not stuck)
- But no progress on UART output

---

## Files Modified (3 files)

### Simulation Infrastructure:
1. **`tb/integration/tb_freertos.v`** - BSS accelerator + milestone tracking
   - Lines 200-291: BSS fast-clear logic (91 lines)
   - Lines 128-130: UART first character detection
   - Lines 144-176: Milestone tracking (main, scheduler)
   - Line 12: Increased timeout to 500k cycles

2. **`tools/test_freertos.sh`** - Enable BSS accelerator
   - Line 64: Added `-D ENABLE_BSS_FAST_CLEAR=1`

### Core RTL:
3. **`rtl/core/mmu.v`** - Disable debug output
   - Lines 319, 323: Commented out MMU debug displays

---

## Technical Details

### BSS Memory Layout
**From FreeRTOS linker map:**
- Start: 0x80000010 (DMEM + 16 bytes)
- End: 0x80041140
- Size: 266,544 bytes (260 KB)
- Contents:
  - FreeRTOS kernel data structures
  - Task stacks
  - Heap (256 KB via `configTOTAL_HEAP_SIZE`)
  - Zero-initialized globals

### Simulation Performance
**Without BSS Accelerator:**
- BSS clear: ~199,908 cycles
- Boot to main: ~200,000 cycles
- Total boot time: ~4ms @ 50MHz

**With BSS Accelerator:**
- BSS clear: 1 cycle
- Boot to main: 95 cycles
- Total boot time: ~2Âµs @ 50MHz
- Speedup: **2000x faster boot**

### Key Addresses (from objdump)
```
0x0000     _start (reset vector)
0x0032     bss_zero_loop
0x003E     bss_zero_done
0x0052     data_copy_loop
0x009E     init_array_done
0x229C     main()
0x2400     freertos_risc_v_trap_handler
```

---

## Next Steps (Session 25)

### Immediate: Debug UART Output Issue

**Option 1: Waveform Analysis**
```bash
gtkwave tb_freertos.vcd
```
- Check UART register writes (0x10000000-0x10000007)
- Verify `uart_init()` transactions
- Look for stuck loops or exceptions

**Option 2: Add Instrumentation**
- Print all MMIO writes to 0x10000xxx range
- Monitor stack pointer during main
- Check for exceptions (mcause, mepc)

**Option 3: Simplified Test**
Create minimal test without FreeRTOS:
```c
int main() {
    volatile char *uart = (char *)0x10000000;
    *uart = 'A';  // Direct UART write
    while(1);
}
```

**Option 4: Check Syscalls**
- Verify `write()` syscall routing
- Check if `_write()` is being called
- Ensure stdout is connected to UART

### Medium Term: FreeRTOS Validation

Once UART works:
1. Verify task creation succeeds
2. Confirm task switching happens
3. Validate timer interrupts trigger correctly
4. Check semaphore/queue operations

### Future: Performance Optimization

Consider similar accelerators for:
- Data copy loop (`.data` section initialization)
- Heap initialization
- FreeRTOS idle task startup

---

## Lessons Learned

1. **Simulation Accelerators are Powerful:**
   - 200k cycle savings with 91 lines of code
   - Clean implementation using `ifdef` gating
   - No hardware changes required

2. **Hierarchy Paths Matter:**
   - Must understand SoC/core structure
   - Register file: `DUT.core.regfile.registers[N]`
   - Memory: `DUT.dmem_adapter.dmem.mem[index]`
   - PC: `DUT.core.pc_inst.pc_current`

3. **Force/Release is Powerful:**
   - Can override PC for simulation control
   - Must release after forcing
   - Useful for skipping loops/sequences

4. **Milestone Tracking Helps:**
   - Knowing main() is reached narrows debugging
   - Progress indicators show system is alive
   - UART character count reveals communication issues

5. **Silent Failures are Hard:**
   - System appears to run but no output
   - Need multiple debug angles (waveform, instrumentation, simplified tests)
   - Printf dependency chain: printf â†’ write â†’ syscall â†’ UART

---

## References

- FreeRTOS Source: `software/freertos/demos/blinky/main_blinky.c`
- UART Driver: `software/freertos/lib/uart.c`
- Syscalls: `software/freertos/lib/syscalls.c`
- Startup Code: `software/freertos/port/start.S`
- Previous Session: `docs/SESSION_23_SUMMARY.md` (C extension fix)

---

## Summary Statistics

- **Time:** ~45 minutes
- **Lines Added:** ~100 lines (testbench + script)
- **Lines Modified:** 2 lines (MMU debug)
- **Cycles Saved:** 199,907 cycles per simulation
- **Boot Speedup:** 2000x faster
- **Files Modified:** 3 files
- **Simulation Result:** âœ… Boot Complete, ðŸš§ UART Investigation Needed
- **Next Milestone:** First UART character transmitted

---

**Status:** BSS accelerator complete and working perfectly. FreeRTOS boots and scheduler starts, but UART output debugging required.

**Next Session:** Debug UART initialization and printf() to achieve first console output from FreeRTOS.
