{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:09:06 2015 " "Info: Processing started: Fri Mar 13 15:09:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder -c full_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[1\] sum\[3\] 10.980 ns Longest " "Info: Longest tpd from source pin \"b\[1\]\" to destination pin \"sum\[3\]\" is 10.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns b\[1\] 1 PIN PIN_F13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 2; PIN Node = 'b\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.611 ns) + CELL(0.228 ns) 5.666 ns full_adder_1bit:adder2\|car_out~0 2 COMB LCCOMB_X14_Y1_N20 3 " "Info: 2: + IC(4.611 ns) + CELL(0.228 ns) = 5.666 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 3; COMB Node = 'full_adder_1bit:adder2\|car_out~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { b[1] full_adder_1bit:adder2|car_out~0 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.366 ns) 6.301 ns full_adder_1bit:adder4\|xor2 3 COMB LCCOMB_X14_Y1_N26 1 " "Info: 3: + IC(0.269 ns) + CELL(0.366 ns) = 6.301 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'full_adder_1bit:adder4\|xor2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { full_adder_1bit:adder2|car_out~0 full_adder_1bit:adder4|xor2 } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.697 ns) + CELL(1.982 ns) 10.980 ns sum\[3\] 4 PIN PIN_C17 0 " "Info: 4: + IC(2.697 ns) + CELL(1.982 ns) = 10.980 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'sum\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { full_adder_1bit:adder4|xor2 sum[3] } "NODE_NAME" } } { "full_adder.v" "" { Text "D:/1023349/full_adder(Gate level)/full_adder.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.403 ns ( 30.99 % ) " "Info: Total cell delay = 3.403 ns ( 30.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.577 ns ( 69.01 % ) " "Info: Total interconnect delay = 7.577 ns ( 69.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.980 ns" { b[1] full_adder_1bit:adder2|car_out~0 full_adder_1bit:adder4|xor2 sum[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.980 ns" { b[1] {} b[1]~combout {} full_adder_1bit:adder2|car_out~0 {} full_adder_1bit:adder4|xor2 {} sum[3] {} } { 0.000ns 0.000ns 4.611ns 0.269ns 2.697ns } { 0.000ns 0.827ns 0.228ns 0.366ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:09:07 2015 " "Info: Processing ended: Fri Mar 13 15:09:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
