# Reading pref.tcl
# do project7_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying D:/programs/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {project7.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:56:25 on Jun 15,2021
# vcom -reportprogress 300 -93 -work work project7.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity project7
# -- Compiling architecture structure of project7
# End time: 11:56:25 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
