// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST,
        m_axi_gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP,
        m_axi_gmem0_0_BID,
        m_axi_gmem0_0_BUSER,
        m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP,
        m_axi_gmem1_0_BID,
        m_axi_gmem1_0_BUSER,
        A,
        B,
        conv3_i_i_7_7465_out,
        conv3_i_i_7_7465_out_ap_vld,
        conv3_i_i_7_6462_out,
        conv3_i_i_7_6462_out_ap_vld,
        conv3_i_i_7_5459_out,
        conv3_i_i_7_5459_out_ap_vld,
        conv3_i_i_7_4456_out,
        conv3_i_i_7_4456_out_ap_vld,
        conv3_i_i_7_3453_out,
        conv3_i_i_7_3453_out_ap_vld,
        conv3_i_i_7_2450_out,
        conv3_i_i_7_2450_out_ap_vld,
        conv3_i_i_7_1447_out,
        conv3_i_i_7_1447_out_ap_vld,
        conv3_i_i_7444_out,
        conv3_i_i_7444_out_ap_vld,
        conv3_i_i_6_7442_out,
        conv3_i_i_6_7442_out_ap_vld,
        conv3_i_i_6_6439_out,
        conv3_i_i_6_6439_out_ap_vld,
        conv3_i_i_6_5436_out,
        conv3_i_i_6_5436_out_ap_vld,
        conv3_i_i_6_4433_out,
        conv3_i_i_6_4433_out_ap_vld,
        conv3_i_i_6_3430_out,
        conv3_i_i_6_3430_out_ap_vld,
        conv3_i_i_6_2427_out,
        conv3_i_i_6_2427_out_ap_vld,
        conv3_i_i_6_1424_out,
        conv3_i_i_6_1424_out_ap_vld,
        conv3_i_i_6421_out,
        conv3_i_i_6421_out_ap_vld,
        conv3_i_i_5_7419_out,
        conv3_i_i_5_7419_out_ap_vld,
        conv3_i_i_5_6416_out,
        conv3_i_i_5_6416_out_ap_vld,
        conv3_i_i_5_5413_out,
        conv3_i_i_5_5413_out_ap_vld,
        conv3_i_i_5_4410_out,
        conv3_i_i_5_4410_out_ap_vld,
        conv3_i_i_5_3407_out,
        conv3_i_i_5_3407_out_ap_vld,
        conv3_i_i_5_2404_out,
        conv3_i_i_5_2404_out_ap_vld,
        conv3_i_i_5_1401_out,
        conv3_i_i_5_1401_out_ap_vld,
        conv3_i_i_5398_out,
        conv3_i_i_5398_out_ap_vld,
        conv3_i_i_4_7396_out,
        conv3_i_i_4_7396_out_ap_vld,
        conv3_i_i_4_6393_out,
        conv3_i_i_4_6393_out_ap_vld,
        conv3_i_i_4_5390_out,
        conv3_i_i_4_5390_out_ap_vld,
        conv3_i_i_4_4387_out,
        conv3_i_i_4_4387_out_ap_vld,
        conv3_i_i_4_3384_out,
        conv3_i_i_4_3384_out_ap_vld,
        conv3_i_i_4_2381_out,
        conv3_i_i_4_2381_out_ap_vld,
        conv3_i_i_4_1378_out,
        conv3_i_i_4_1378_out_ap_vld,
        conv3_i_i_4375_out,
        conv3_i_i_4375_out_ap_vld,
        conv3_i_i_3_7373_out,
        conv3_i_i_3_7373_out_ap_vld,
        conv3_i_i_3_6370_out,
        conv3_i_i_3_6370_out_ap_vld,
        conv3_i_i_3_5367_out,
        conv3_i_i_3_5367_out_ap_vld,
        conv3_i_i_3_4364_out,
        conv3_i_i_3_4364_out_ap_vld,
        conv3_i_i_3_3361_out,
        conv3_i_i_3_3361_out_ap_vld,
        conv3_i_i_3_2358_out,
        conv3_i_i_3_2358_out_ap_vld,
        conv3_i_i_3_1355_out,
        conv3_i_i_3_1355_out_ap_vld,
        conv3_i_i_3352_out,
        conv3_i_i_3352_out_ap_vld,
        conv3_i_i_2_7350_out,
        conv3_i_i_2_7350_out_ap_vld,
        conv3_i_i_2_6347_out,
        conv3_i_i_2_6347_out_ap_vld,
        conv3_i_i_2_5344_out,
        conv3_i_i_2_5344_out_ap_vld,
        conv3_i_i_2_4341_out,
        conv3_i_i_2_4341_out_ap_vld,
        conv3_i_i_2_3338_out,
        conv3_i_i_2_3338_out_ap_vld,
        conv3_i_i_2_2335_out,
        conv3_i_i_2_2335_out_ap_vld,
        conv3_i_i_2_1332_out,
        conv3_i_i_2_1332_out_ap_vld,
        conv3_i_i_2329_out,
        conv3_i_i_2329_out_ap_vld,
        conv3_i_i_1_7327_out,
        conv3_i_i_1_7327_out_ap_vld,
        conv3_i_i_1_6324_out,
        conv3_i_i_1_6324_out_ap_vld,
        conv3_i_i_1_5321_out,
        conv3_i_i_1_5321_out_ap_vld,
        conv3_i_i_1_4318_out,
        conv3_i_i_1_4318_out_ap_vld,
        conv3_i_i_1_3315_out,
        conv3_i_i_1_3315_out_ap_vld,
        conv3_i_i_1_2312_out,
        conv3_i_i_1_2312_out_ap_vld,
        conv3_i_i_1_1309_out,
        conv3_i_i_1_1309_out_ap_vld,
        conv3_i_i_1306_out,
        conv3_i_i_1306_out_ap_vld,
        conv3_i_i_7219304_out,
        conv3_i_i_7219304_out_ap_vld,
        conv3_i_i_6209302_out,
        conv3_i_i_6209302_out_ap_vld,
        conv3_i_i_5199300_out,
        conv3_i_i_5199300_out_ap_vld,
        conv3_i_i_4189298_out,
        conv3_i_i_4189298_out_ap_vld,
        conv3_i_i_3179296_out,
        conv3_i_i_3179296_out_ap_vld,
        conv3_i_i_2169294_out,
        conv3_i_i_2169294_out_ap_vld,
        conv3_i_i_1159292_out,
        conv3_i_i_1159292_out_ap_vld,
        conv3_i_i290_out,
        conv3_i_i290_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_0_AWVALID;
input   m_axi_gmem0_0_AWREADY;
output  [63:0] m_axi_gmem0_0_AWADDR;
output  [0:0] m_axi_gmem0_0_AWID;
output  [31:0] m_axi_gmem0_0_AWLEN;
output  [2:0] m_axi_gmem0_0_AWSIZE;
output  [1:0] m_axi_gmem0_0_AWBURST;
output  [1:0] m_axi_gmem0_0_AWLOCK;
output  [3:0] m_axi_gmem0_0_AWCACHE;
output  [2:0] m_axi_gmem0_0_AWPROT;
output  [3:0] m_axi_gmem0_0_AWQOS;
output  [3:0] m_axi_gmem0_0_AWREGION;
output  [0:0] m_axi_gmem0_0_AWUSER;
output   m_axi_gmem0_0_WVALID;
input   m_axi_gmem0_0_WREADY;
output  [15:0] m_axi_gmem0_0_WDATA;
output  [1:0] m_axi_gmem0_0_WSTRB;
output   m_axi_gmem0_0_WLAST;
output  [0:0] m_axi_gmem0_0_WID;
output  [0:0] m_axi_gmem0_0_WUSER;
output   m_axi_gmem0_0_ARVALID;
input   m_axi_gmem0_0_ARREADY;
output  [63:0] m_axi_gmem0_0_ARADDR;
output  [0:0] m_axi_gmem0_0_ARID;
output  [31:0] m_axi_gmem0_0_ARLEN;
output  [2:0] m_axi_gmem0_0_ARSIZE;
output  [1:0] m_axi_gmem0_0_ARBURST;
output  [1:0] m_axi_gmem0_0_ARLOCK;
output  [3:0] m_axi_gmem0_0_ARCACHE;
output  [2:0] m_axi_gmem0_0_ARPROT;
output  [3:0] m_axi_gmem0_0_ARQOS;
output  [3:0] m_axi_gmem0_0_ARREGION;
output  [0:0] m_axi_gmem0_0_ARUSER;
input   m_axi_gmem0_0_RVALID;
output   m_axi_gmem0_0_RREADY;
input  [15:0] m_axi_gmem0_0_RDATA;
input   m_axi_gmem0_0_RLAST;
input  [0:0] m_axi_gmem0_0_RID;
input  [9:0] m_axi_gmem0_0_RFIFONUM;
input  [0:0] m_axi_gmem0_0_RUSER;
input  [1:0] m_axi_gmem0_0_RRESP;
input   m_axi_gmem0_0_BVALID;
output   m_axi_gmem0_0_BREADY;
input  [1:0] m_axi_gmem0_0_BRESP;
input  [0:0] m_axi_gmem0_0_BID;
input  [0:0] m_axi_gmem0_0_BUSER;
output   m_axi_gmem1_0_AWVALID;
input   m_axi_gmem1_0_AWREADY;
output  [63:0] m_axi_gmem1_0_AWADDR;
output  [0:0] m_axi_gmem1_0_AWID;
output  [31:0] m_axi_gmem1_0_AWLEN;
output  [2:0] m_axi_gmem1_0_AWSIZE;
output  [1:0] m_axi_gmem1_0_AWBURST;
output  [1:0] m_axi_gmem1_0_AWLOCK;
output  [3:0] m_axi_gmem1_0_AWCACHE;
output  [2:0] m_axi_gmem1_0_AWPROT;
output  [3:0] m_axi_gmem1_0_AWQOS;
output  [3:0] m_axi_gmem1_0_AWREGION;
output  [0:0] m_axi_gmem1_0_AWUSER;
output   m_axi_gmem1_0_WVALID;
input   m_axi_gmem1_0_WREADY;
output  [15:0] m_axi_gmem1_0_WDATA;
output  [1:0] m_axi_gmem1_0_WSTRB;
output   m_axi_gmem1_0_WLAST;
output  [0:0] m_axi_gmem1_0_WID;
output  [0:0] m_axi_gmem1_0_WUSER;
output   m_axi_gmem1_0_ARVALID;
input   m_axi_gmem1_0_ARREADY;
output  [63:0] m_axi_gmem1_0_ARADDR;
output  [0:0] m_axi_gmem1_0_ARID;
output  [31:0] m_axi_gmem1_0_ARLEN;
output  [2:0] m_axi_gmem1_0_ARSIZE;
output  [1:0] m_axi_gmem1_0_ARBURST;
output  [1:0] m_axi_gmem1_0_ARLOCK;
output  [3:0] m_axi_gmem1_0_ARCACHE;
output  [2:0] m_axi_gmem1_0_ARPROT;
output  [3:0] m_axi_gmem1_0_ARQOS;
output  [3:0] m_axi_gmem1_0_ARREGION;
output  [0:0] m_axi_gmem1_0_ARUSER;
input   m_axi_gmem1_0_RVALID;
output   m_axi_gmem1_0_RREADY;
input  [15:0] m_axi_gmem1_0_RDATA;
input   m_axi_gmem1_0_RLAST;
input  [0:0] m_axi_gmem1_0_RID;
input  [9:0] m_axi_gmem1_0_RFIFONUM;
input  [0:0] m_axi_gmem1_0_RUSER;
input  [1:0] m_axi_gmem1_0_RRESP;
input   m_axi_gmem1_0_BVALID;
output   m_axi_gmem1_0_BREADY;
input  [1:0] m_axi_gmem1_0_BRESP;
input  [0:0] m_axi_gmem1_0_BID;
input  [0:0] m_axi_gmem1_0_BUSER;
input  [63:0] A;
input  [63:0] B;
output  [15:0] conv3_i_i_7_7465_out;
output   conv3_i_i_7_7465_out_ap_vld;
output  [15:0] conv3_i_i_7_6462_out;
output   conv3_i_i_7_6462_out_ap_vld;
output  [15:0] conv3_i_i_7_5459_out;
output   conv3_i_i_7_5459_out_ap_vld;
output  [15:0] conv3_i_i_7_4456_out;
output   conv3_i_i_7_4456_out_ap_vld;
output  [15:0] conv3_i_i_7_3453_out;
output   conv3_i_i_7_3453_out_ap_vld;
output  [15:0] conv3_i_i_7_2450_out;
output   conv3_i_i_7_2450_out_ap_vld;
output  [15:0] conv3_i_i_7_1447_out;
output   conv3_i_i_7_1447_out_ap_vld;
output  [15:0] conv3_i_i_7444_out;
output   conv3_i_i_7444_out_ap_vld;
output  [15:0] conv3_i_i_6_7442_out;
output   conv3_i_i_6_7442_out_ap_vld;
output  [15:0] conv3_i_i_6_6439_out;
output   conv3_i_i_6_6439_out_ap_vld;
output  [15:0] conv3_i_i_6_5436_out;
output   conv3_i_i_6_5436_out_ap_vld;
output  [15:0] conv3_i_i_6_4433_out;
output   conv3_i_i_6_4433_out_ap_vld;
output  [15:0] conv3_i_i_6_3430_out;
output   conv3_i_i_6_3430_out_ap_vld;
output  [15:0] conv3_i_i_6_2427_out;
output   conv3_i_i_6_2427_out_ap_vld;
output  [15:0] conv3_i_i_6_1424_out;
output   conv3_i_i_6_1424_out_ap_vld;
output  [15:0] conv3_i_i_6421_out;
output   conv3_i_i_6421_out_ap_vld;
output  [15:0] conv3_i_i_5_7419_out;
output   conv3_i_i_5_7419_out_ap_vld;
output  [15:0] conv3_i_i_5_6416_out;
output   conv3_i_i_5_6416_out_ap_vld;
output  [15:0] conv3_i_i_5_5413_out;
output   conv3_i_i_5_5413_out_ap_vld;
output  [15:0] conv3_i_i_5_4410_out;
output   conv3_i_i_5_4410_out_ap_vld;
output  [15:0] conv3_i_i_5_3407_out;
output   conv3_i_i_5_3407_out_ap_vld;
output  [15:0] conv3_i_i_5_2404_out;
output   conv3_i_i_5_2404_out_ap_vld;
output  [15:0] conv3_i_i_5_1401_out;
output   conv3_i_i_5_1401_out_ap_vld;
output  [15:0] conv3_i_i_5398_out;
output   conv3_i_i_5398_out_ap_vld;
output  [15:0] conv3_i_i_4_7396_out;
output   conv3_i_i_4_7396_out_ap_vld;
output  [15:0] conv3_i_i_4_6393_out;
output   conv3_i_i_4_6393_out_ap_vld;
output  [15:0] conv3_i_i_4_5390_out;
output   conv3_i_i_4_5390_out_ap_vld;
output  [15:0] conv3_i_i_4_4387_out;
output   conv3_i_i_4_4387_out_ap_vld;
output  [15:0] conv3_i_i_4_3384_out;
output   conv3_i_i_4_3384_out_ap_vld;
output  [15:0] conv3_i_i_4_2381_out;
output   conv3_i_i_4_2381_out_ap_vld;
output  [15:0] conv3_i_i_4_1378_out;
output   conv3_i_i_4_1378_out_ap_vld;
output  [15:0] conv3_i_i_4375_out;
output   conv3_i_i_4375_out_ap_vld;
output  [15:0] conv3_i_i_3_7373_out;
output   conv3_i_i_3_7373_out_ap_vld;
output  [15:0] conv3_i_i_3_6370_out;
output   conv3_i_i_3_6370_out_ap_vld;
output  [15:0] conv3_i_i_3_5367_out;
output   conv3_i_i_3_5367_out_ap_vld;
output  [15:0] conv3_i_i_3_4364_out;
output   conv3_i_i_3_4364_out_ap_vld;
output  [15:0] conv3_i_i_3_3361_out;
output   conv3_i_i_3_3361_out_ap_vld;
output  [15:0] conv3_i_i_3_2358_out;
output   conv3_i_i_3_2358_out_ap_vld;
output  [15:0] conv3_i_i_3_1355_out;
output   conv3_i_i_3_1355_out_ap_vld;
output  [15:0] conv3_i_i_3352_out;
output   conv3_i_i_3352_out_ap_vld;
output  [15:0] conv3_i_i_2_7350_out;
output   conv3_i_i_2_7350_out_ap_vld;
output  [15:0] conv3_i_i_2_6347_out;
output   conv3_i_i_2_6347_out_ap_vld;
output  [15:0] conv3_i_i_2_5344_out;
output   conv3_i_i_2_5344_out_ap_vld;
output  [15:0] conv3_i_i_2_4341_out;
output   conv3_i_i_2_4341_out_ap_vld;
output  [15:0] conv3_i_i_2_3338_out;
output   conv3_i_i_2_3338_out_ap_vld;
output  [15:0] conv3_i_i_2_2335_out;
output   conv3_i_i_2_2335_out_ap_vld;
output  [15:0] conv3_i_i_2_1332_out;
output   conv3_i_i_2_1332_out_ap_vld;
output  [15:0] conv3_i_i_2329_out;
output   conv3_i_i_2329_out_ap_vld;
output  [15:0] conv3_i_i_1_7327_out;
output   conv3_i_i_1_7327_out_ap_vld;
output  [15:0] conv3_i_i_1_6324_out;
output   conv3_i_i_1_6324_out_ap_vld;
output  [15:0] conv3_i_i_1_5321_out;
output   conv3_i_i_1_5321_out_ap_vld;
output  [15:0] conv3_i_i_1_4318_out;
output   conv3_i_i_1_4318_out_ap_vld;
output  [15:0] conv3_i_i_1_3315_out;
output   conv3_i_i_1_3315_out_ap_vld;
output  [15:0] conv3_i_i_1_2312_out;
output   conv3_i_i_1_2312_out_ap_vld;
output  [15:0] conv3_i_i_1_1309_out;
output   conv3_i_i_1_1309_out_ap_vld;
output  [15:0] conv3_i_i_1306_out;
output   conv3_i_i_1306_out_ap_vld;
output  [15:0] conv3_i_i_7219304_out;
output   conv3_i_i_7219304_out_ap_vld;
output  [15:0] conv3_i_i_6209302_out;
output   conv3_i_i_6209302_out_ap_vld;
output  [15:0] conv3_i_i_5199300_out;
output   conv3_i_i_5199300_out_ap_vld;
output  [15:0] conv3_i_i_4189298_out;
output   conv3_i_i_4189298_out_ap_vld;
output  [15:0] conv3_i_i_3179296_out;
output   conv3_i_i_3179296_out_ap_vld;
output  [15:0] conv3_i_i_2169294_out;
output   conv3_i_i_2169294_out_ap_vld;
output  [15:0] conv3_i_i_1159292_out;
output   conv3_i_i_1159292_out_ap_vld;
output  [15:0] conv3_i_i290_out;
output   conv3_i_i290_out_ap_vld;

reg ap_idle;
reg m_axi_gmem0_0_ARVALID;
reg[63:0] m_axi_gmem0_0_ARADDR;
reg m_axi_gmem0_0_RREADY;
reg m_axi_gmem1_0_ARVALID;
reg[63:0] m_axi_gmem1_0_ARADDR;
reg m_axi_gmem1_0_RREADY;
reg conv3_i_i_7_7465_out_ap_vld;
reg conv3_i_i_7_6462_out_ap_vld;
reg conv3_i_i_7_5459_out_ap_vld;
reg conv3_i_i_7_4456_out_ap_vld;
reg conv3_i_i_7_3453_out_ap_vld;
reg conv3_i_i_7_2450_out_ap_vld;
reg conv3_i_i_7_1447_out_ap_vld;
reg conv3_i_i_7444_out_ap_vld;
reg conv3_i_i_6_7442_out_ap_vld;
reg conv3_i_i_6_6439_out_ap_vld;
reg conv3_i_i_6_5436_out_ap_vld;
reg conv3_i_i_6_4433_out_ap_vld;
reg conv3_i_i_6_3430_out_ap_vld;
reg conv3_i_i_6_2427_out_ap_vld;
reg conv3_i_i_6_1424_out_ap_vld;
reg conv3_i_i_6421_out_ap_vld;
reg conv3_i_i_5_7419_out_ap_vld;
reg conv3_i_i_5_6416_out_ap_vld;
reg conv3_i_i_5_5413_out_ap_vld;
reg conv3_i_i_5_4410_out_ap_vld;
reg conv3_i_i_5_3407_out_ap_vld;
reg conv3_i_i_5_2404_out_ap_vld;
reg conv3_i_i_5_1401_out_ap_vld;
reg conv3_i_i_5398_out_ap_vld;
reg conv3_i_i_4_7396_out_ap_vld;
reg conv3_i_i_4_6393_out_ap_vld;
reg conv3_i_i_4_5390_out_ap_vld;
reg conv3_i_i_4_4387_out_ap_vld;
reg conv3_i_i_4_3384_out_ap_vld;
reg conv3_i_i_4_2381_out_ap_vld;
reg conv3_i_i_4_1378_out_ap_vld;
reg conv3_i_i_4375_out_ap_vld;
reg conv3_i_i_3_7373_out_ap_vld;
reg conv3_i_i_3_6370_out_ap_vld;
reg conv3_i_i_3_5367_out_ap_vld;
reg conv3_i_i_3_4364_out_ap_vld;
reg conv3_i_i_3_3361_out_ap_vld;
reg conv3_i_i_3_2358_out_ap_vld;
reg conv3_i_i_3_1355_out_ap_vld;
reg conv3_i_i_3352_out_ap_vld;
reg conv3_i_i_2_7350_out_ap_vld;
reg conv3_i_i_2_6347_out_ap_vld;
reg conv3_i_i_2_5344_out_ap_vld;
reg conv3_i_i_2_4341_out_ap_vld;
reg conv3_i_i_2_3338_out_ap_vld;
reg conv3_i_i_2_2335_out_ap_vld;
reg conv3_i_i_2_1332_out_ap_vld;
reg conv3_i_i_2329_out_ap_vld;
reg conv3_i_i_1_7327_out_ap_vld;
reg conv3_i_i_1_6324_out_ap_vld;
reg conv3_i_i_1_5321_out_ap_vld;
reg conv3_i_i_1_4318_out_ap_vld;
reg conv3_i_i_1_3315_out_ap_vld;
reg conv3_i_i_1_2312_out_ap_vld;
reg conv3_i_i_1_1309_out_ap_vld;
reg conv3_i_i_1306_out_ap_vld;
reg conv3_i_i_7219304_out_ap_vld;
reg conv3_i_i_6209302_out_ap_vld;
reg conv3_i_i_5199300_out_ap_vld;
reg conv3_i_i_4189298_out_ap_vld;
reg conv3_i_i_3179296_out_ap_vld;
reg conv3_i_i_2169294_out_ap_vld;
reg conv3_i_i_1159292_out_ap_vld;
reg conv3_i_i290_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln67_reg_6980;
reg   [0:0] icmp_ln80_5_reg_7519;
reg    ap_predicate_op914_readreq_state8;
reg    ap_predicate_op946_readreq_state8;
reg    ap_block_state8_io_grp11;
reg    ap_block_pp0_stage7_subdone_grp11_done_reg;
reg    ap_block_pp0_stage7_subdone_grp11;
reg    ap_block_pp0_stage7_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln67_reg_6980_pp0_iter1_reg;
reg   [0:0] icmp_ln80_5_reg_7519_pp0_iter1_reg;
reg    ap_predicate_op1218_read_state16;
reg    ap_block_state16_pp0_stage7_iter1_grp27;
reg    ap_block_pp0_stage7_subdone_grp27_done_reg;
reg    ap_block_pp0_stage7_subdone_grp27;
reg    ap_predicate_op1223_read_state16;
reg    ap_block_state16_pp0_stage7_iter1_grp28;
reg    ap_block_pp0_stage7_subdone_grp28_done_reg;
reg    ap_block_pp0_stage7_subdone_grp28;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp1;
reg   [0:0] icmp_ln80_reg_6984;
reg    ap_block_pp0_stage2_subdone_grp1_done_reg;
reg    ap_block_pp0_stage2_subdone_grp1;
reg    ap_block_pp0_stage2_subdone;
reg    gmem1_blk_n_R;
wire    ap_block_pp0_stage2_grp18;
reg   [0:0] icmp_ln80_reg_6984_pp0_iter1_reg;
reg    ap_block_pp0_stage2_subdone_grp18_done_reg;
reg    ap_block_pp0_stage2_subdone_grp18;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp3;
reg   [0:0] icmp_ln80_1_reg_7081;
reg    ap_block_pp0_stage3_subdone_grp3_done_reg;
reg    ap_block_pp0_stage3_subdone_grp3;
reg    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage3_grp20;
reg   [0:0] icmp_ln80_1_reg_7081_pp0_iter1_reg;
reg    ap_block_pp0_stage3_subdone_grp20_done_reg;
reg    ap_block_pp0_stage3_subdone_grp20;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp5;
reg   [0:0] icmp_ln80_2_reg_7172;
reg    ap_block_pp0_stage4_subdone_grp5_done_reg;
reg    ap_block_pp0_stage4_subdone_grp5;
reg    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage4_grp22;
reg   [0:0] icmp_ln80_2_reg_7172_pp0_iter1_reg;
reg    ap_block_pp0_stage4_subdone_grp22_done_reg;
reg    ap_block_pp0_stage4_subdone_grp22;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp7;
reg   [0:0] icmp_ln80_3_reg_7300;
reg    ap_block_pp0_stage5_subdone_grp7_done_reg;
reg    ap_block_pp0_stage5_subdone_grp7;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage5_grp24;
reg   [0:0] icmp_ln80_3_reg_7300_pp0_iter1_reg;
reg    ap_block_pp0_stage5_subdone_grp24_done_reg;
reg    ap_block_pp0_stage5_subdone_grp24;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp9;
reg   [0:0] icmp_ln80_4_reg_7443;
reg    ap_block_pp0_stage6_subdone_grp9_done_reg;
reg    ap_block_pp0_stage6_subdone_grp9;
reg    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage6_grp26;
reg   [0:0] icmp_ln80_4_reg_7443_pp0_iter1_reg;
reg    ap_block_pp0_stage6_subdone_grp26_done_reg;
reg    ap_block_pp0_stage6_subdone_grp26;
wire    ap_block_pp0_stage7_grp11;
wire    ap_block_pp0_stage7_grp28;
wire    ap_block_pp0_stage0_grp14;
reg   [0:0] icmp_ln80_6_reg_7597;
reg    ap_block_pp0_stage0_subdone_grp14_done_reg;
reg    ap_block_pp0_stage0_subdone_grp14;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0_grp30;
reg   [0:0] icmp_ln80_6_reg_7597_pp0_iter1_reg;
reg    ap_block_pp0_stage0_subdone_grp30_done_reg;
reg    ap_block_pp0_stage0_subdone_grp30;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp16;
reg   [0:0] icmp_ln80_7_reg_7607;
reg    ap_block_pp0_stage1_subdone_grp16_done_reg;
reg    ap_block_pp0_stage1_subdone_grp16;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln80_7_reg_7607_pp0_iter1_reg;
reg    gmem0_blk_n_AR;
reg    gmem0_blk_n_R;
wire    ap_block_pp0_stage2_grp17;
reg    ap_block_pp0_stage2_subdone_grp17_done_reg;
reg    ap_block_pp0_stage2_subdone_grp17;
wire    ap_block_pp0_stage3_grp19;
reg    ap_block_pp0_stage3_subdone_grp19_done_reg;
reg    ap_block_pp0_stage3_subdone_grp19;
wire    ap_block_pp0_stage4_grp21;
reg    ap_block_pp0_stage4_subdone_grp21_done_reg;
reg    ap_block_pp0_stage4_subdone_grp21;
wire    ap_block_pp0_stage5_grp23;
reg    ap_block_pp0_stage5_subdone_grp23_done_reg;
reg    ap_block_pp0_stage5_subdone_grp23;
wire    ap_block_pp0_stage6_grp25;
reg    ap_block_pp0_stage6_subdone_grp25_done_reg;
reg    ap_block_pp0_stage6_subdone_grp25;
wire    ap_block_pp0_stage7_grp27;
wire    ap_block_pp0_stage0_grp13;
reg    ap_block_pp0_stage0_subdone_grp13_done_reg;
reg    ap_block_pp0_stage0_subdone_grp13;
wire    ap_block_pp0_stage0_grp29;
reg    ap_block_pp0_stage0_subdone_grp29_done_reg;
reg    ap_block_pp0_stage0_subdone_grp29;
wire    ap_block_pp0_stage1_grp15;
reg    ap_block_pp0_stage1_subdone_grp15_done_reg;
reg    ap_block_pp0_stage1_subdone_grp15;
reg  signed [15:0] a_in_56_reg_1444;
reg  signed [15:0] a_in_60_reg_1456;
reg  signed [15:0] b_in_56_reg_1468;
reg  signed [15:0] b_in_57_reg_1480;
reg  signed [15:0] a_in_64_reg_1492;
reg  signed [15:0] b_in_58_reg_1504;
reg  signed [15:0] a_in_68_reg_1516;
reg  signed [15:0] b_in_59_reg_1528;
reg  signed [15:0] a_in_80_reg_1588;
reg  signed [15:0] b_in_62_reg_1600;
reg  signed [15:0] a_in_84_reg_1612;
reg  signed [15:0] b_in_63_reg_1624;
reg   [15:0] reg_1636;
reg    ap_predicate_op1074_read_state11;
reg    ap_block_state11_pp0_stage2_iter1_grp17;
reg    ap_block_pp0_stage2_11001_grp17;
reg    ap_predicate_op1183_read_state15;
reg    ap_block_state15_pp0_stage6_iter1_grp25;
reg    ap_block_pp0_stage6_11001_grp25;
reg    ap_block_pp0_stage7_11001_grp27;
reg   [15:0] reg_1643;
reg    ap_predicate_op1082_read_state11;
reg    ap_block_state11_pp0_stage2_iter1_grp18;
reg    ap_block_pp0_stage2_11001_grp18;
reg    ap_predicate_op1189_read_state15;
reg    ap_block_state15_pp0_stage6_iter1_grp26;
reg    ap_block_pp0_stage6_11001_grp26;
reg    ap_block_pp0_stage7_11001_grp28;
reg   [15:0] reg_1650;
reg    ap_predicate_op1101_read_state12;
reg    ap_block_state12_pp0_stage3_iter1_grp19;
reg    ap_block_pp0_stage3_11001_grp19;
reg    ap_predicate_op1127_read_state13;
reg    ap_block_state13_pp0_stage4_iter1_grp21;
reg    ap_block_pp0_stage4_11001_grp21;
reg   [15:0] reg_1656;
reg    ap_predicate_op1109_read_state12;
reg    ap_block_state12_pp0_stage3_iter1_grp20;
reg    ap_block_pp0_stage3_11001_grp20;
reg    ap_predicate_op1136_read_state13;
reg    ap_block_state13_pp0_stage4_iter1_grp22;
reg    ap_block_pp0_stage4_11001_grp22;
reg   [15:0] reg_1662;
reg    ap_predicate_op1156_read_state14;
reg    ap_block_state14_pp0_stage5_iter1_grp23;
reg    ap_block_pp0_stage5_11001_grp23;
reg    ap_predicate_op1261_read_state17;
reg    ap_block_state17_pp0_stage0_iter2_grp29;
reg    ap_block_pp0_stage0_11001_grp29;
reg   [15:0] reg_1668;
reg    ap_predicate_op1163_read_state14;
reg    ap_block_state14_pp0_stage5_iter1_grp24;
reg    ap_block_pp0_stage5_11001_grp24;
reg    ap_predicate_op1265_read_state17;
reg    ap_block_state17_pp0_stage0_iter2_grp30;
reg    ap_block_pp0_stage0_11001_grp30;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [4:0] k_1_reg_6901;
reg    ap_predicate_op1053_readreq_state10;
reg    ap_block_state10_io_grp15;
reg    ap_predicate_op1061_readreq_state10;
reg    ap_block_state10_io_grp16;
reg    ap_predicate_op1308_read_state18;
reg    ap_predicate_op1310_read_state18;
reg    ap_block_state18_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg  signed [15:0] a_in_66_reg_6923;
reg  signed [15:0] a_in_71_reg_6944;
reg  signed [15:0] b_in_74_reg_6950;
reg  signed [15:0] b_in_75_reg_6956;
reg  signed [15:0] b_in_76_reg_6962;
reg  signed [15:0] b_in_77_reg_6968;
reg  signed [15:0] b_in_78_reg_6974;
wire   [0:0] icmp_ln67_fu_2601_p2;
reg   [0:0] icmp_ln67_reg_6980_pp0_iter2_reg;
wire   [0:0] icmp_ln80_fu_2623_p2;
reg   [63:0] gmem0_addr_reg_6988;
reg   [63:0] gmem1_addr_reg_6994;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg  signed [15:0] b_in_79_reg_7055;
reg  signed [15:0] a_in_78_reg_7061;
reg  signed [15:0] b_in_83_reg_7067;
wire   [5:0] zext_ln67_fu_2822_p1;
reg   [5:0] zext_ln67_reg_7073;
reg    ap_predicate_op464_readreq_state3;
reg    ap_predicate_op476_readreq_state3;
reg    ap_block_state3_io_grp1;
reg    ap_block_pp0_stage2_11001_grp1;
wire   [0:0] icmp_ln80_1_fu_2841_p2;
reg   [63:0] gmem0_addr_1_reg_7085;
reg   [63:0] gmem1_addr_1_reg_7091;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg  signed [15:0] b_in_84_reg_7142;
reg  signed [15:0] b_in_85_reg_7148;
reg  signed [15:0] a_in_83_reg_7154;
reg  signed [15:0] b_in_86_reg_7160;
reg  signed [15:0] b_in_87_reg_7166;
wire   [0:0] icmp_ln80_2_fu_3036_p2;
reg    ap_predicate_op526_readreq_state4;
reg    ap_predicate_op541_readreq_state4;
reg    ap_block_state4_io_grp3;
reg    ap_block_pp0_stage3_11001_grp3;
reg   [63:0] gmem0_addr_2_reg_7176;
reg   [63:0] gmem1_addr_2_reg_7182;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
wire    ap_block_pp0_stage4_subdone_grp0;
reg  signed [15:0] a_in_67_reg_7273;
reg  signed [15:0] b_in_82_reg_7284;
wire   [0:0] icmp_ln80_3_fu_3282_p2;
reg    ap_predicate_op620_readreq_state5;
reg    ap_predicate_op635_readreq_state5;
reg    ap_block_state5_io_grp5;
reg    ap_block_pp0_stage4_11001_grp5;
reg   [63:0] gmem0_addr_3_reg_7304;
reg   [63:0] gmem1_addr_3_reg_7310;
reg  signed [15:0] a_in_61_reg_7411;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg  signed [15:0] b_in_65_reg_7417;
wire   [0:0] icmp_ln80_4_fu_3570_p2;
reg    ap_predicate_op736_readreq_state6;
reg    ap_predicate_op753_readreq_state6;
reg    ap_block_state6_io_grp7;
reg    ap_block_pp0_stage5_11001_grp7;
reg   [63:0] gmem0_addr_4_reg_7447;
reg   [63:0] gmem1_addr_4_reg_7453;
wire   [0:0] icmp_ln80_5_fu_3791_p2;
reg    ap_predicate_op831_readreq_state7;
reg    ap_predicate_op847_readreq_state7;
reg    ap_block_state7_io_grp9;
reg    ap_block_pp0_stage6_11001_grp9;
reg   [63:0] gmem0_addr_5_reg_7523;
reg   [63:0] gmem1_addr_5_reg_7529;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
wire    ap_block_pp0_stage6_subdone_grp0;
reg  signed [15:0] a_in_62_reg_7585;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
wire    ap_block_pp0_stage7_subdone_grp0;
reg  signed [15:0] b_in_73_reg_7591;
wire   [0:0] icmp_ln80_6_fu_3974_p2;
reg    ap_block_pp0_stage7_11001_grp11;
reg   [63:0] gmem0_addr_6_reg_7601;
wire   [0:0] icmp_ln80_7_fu_4052_p2;
reg   [63:0] gmem0_addr_7_reg_7611;
reg   [63:0] gmem1_addr_6_reg_7617;
reg   [63:0] gmem1_addr_7_reg_7623;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg  signed [15:0] b_in_5_load_reg_7714;
reg  signed [15:0] a_in_20_load_reg_7719;
reg  signed [15:0] b_in_6_load_reg_7724;
reg  signed [15:0] b_in_7_load_reg_7729;
reg  signed [15:0] a_in_24_load_reg_7734;
reg  signed [15:0] a_in_28_load_reg_7739;
reg  signed [15:0] a_in_63_reg_7744;
reg  signed [15:0] b_in_81_reg_7750;
reg  signed [15:0] a_in_57_reg_7766;
reg  signed [15:0] b_in_64_reg_7772;
reg  signed [15:0] a_in_58_reg_7798;
reg  signed [15:0] b_in_72_reg_7804;
reg  signed [15:0] a_in_59_reg_7835;
reg  signed [15:0] b_in_80_reg_7841;
reg   [15:0] gmem0_addr_7_read_reg_7887;
reg   [15:0] gmem1_addr_7_read_reg_7892;
reg    ap_predicate_op1014_readreq_state9;
reg    ap_block_state9_io_grp13;
reg    ap_predicate_op1021_readreq_state9;
reg    ap_block_state9_io_grp14;
reg    ap_condition_exit_pp0_iter2_stage0;
wire  signed [15:0] ap_phi_reg_pp0_iter0_a_in_56_reg_1444;
reg  signed [15:0] ap_phi_reg_pp0_iter1_a_in_56_reg_1444;
reg  signed [15:0] ap_phi_mux_a_in_60_phi_fu_1460_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_a_in_60_reg_1456;
wire  signed [15:0] ap_phi_reg_pp0_iter0_b_in_56_reg_1468;
reg  signed [15:0] ap_phi_reg_pp0_iter1_b_in_56_reg_1468;
reg  signed [15:0] ap_phi_mux_b_in_57_phi_fu_1484_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_b_in_57_reg_1480;
reg  signed [15:0] ap_phi_mux_a_in_64_phi_fu_1496_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_a_in_64_reg_1492;
reg  signed [15:0] ap_phi_mux_b_in_58_phi_fu_1508_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_b_in_58_reg_1504;
reg  signed [15:0] ap_phi_mux_a_in_68_phi_fu_1520_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_a_in_68_reg_1516;
reg  signed [15:0] ap_phi_mux_b_in_59_phi_fu_1532_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter1_b_in_59_reg_1528;
reg  signed [15:0] ap_phi_mux_a_in_72_phi_fu_1544_p4;
reg  signed [15:0] ap_phi_mux_b_in_60_phi_fu_1556_p4;
reg  signed [15:0] ap_phi_mux_a_in_76_phi_fu_1568_p4;
reg  signed [15:0] ap_phi_mux_b_in_61_phi_fu_1580_p4;
wire  signed [15:0] ap_phi_reg_pp0_iter0_a_in_80_reg_1588;
reg  signed [15:0] ap_phi_reg_pp0_iter1_a_in_80_reg_1588;
reg  signed [15:0] ap_phi_reg_pp0_iter2_a_in_80_reg_1588;
wire  signed [15:0] ap_phi_reg_pp0_iter0_b_in_62_reg_1600;
reg  signed [15:0] ap_phi_reg_pp0_iter1_b_in_62_reg_1600;
reg  signed [15:0] ap_phi_reg_pp0_iter2_b_in_62_reg_1600;
wire  signed [15:0] ap_phi_reg_pp0_iter0_a_in_84_reg_1612;
reg  signed [15:0] ap_phi_reg_pp0_iter1_a_in_84_reg_1612;
reg  signed [15:0] ap_phi_reg_pp0_iter2_a_in_84_reg_1612;
wire  signed [15:0] ap_phi_reg_pp0_iter0_b_in_63_reg_1624;
reg  signed [15:0] ap_phi_reg_pp0_iter1_b_in_63_reg_1624;
reg  signed [15:0] ap_phi_reg_pp0_iter2_b_in_63_reg_1624;
wire  signed [63:0] sext_ln81_fu_2654_p1;
wire  signed [63:0] sext_ln94_fu_2695_p1;
wire  signed [63:0] sext_ln81_1_fu_2880_p1;
wire  signed [63:0] sext_ln94_1_fu_2921_p1;
wire  signed [63:0] sext_ln81_2_fu_3085_p1;
wire  signed [63:0] sext_ln94_2_fu_3126_p1;
wire  signed [63:0] sext_ln81_3_fu_3325_p1;
wire  signed [63:0] sext_ln94_3_fu_3366_p1;
wire  signed [63:0] sext_ln81_4_fu_3619_p1;
wire  signed [63:0] sext_ln94_4_fu_3660_p1;
wire  signed [63:0] sext_ln81_5_fu_3830_p1;
wire  signed [63:0] sext_ln94_5_fu_3871_p1;
wire  signed [63:0] sext_ln81_6_fu_4027_p1;
wire  signed [63:0] sext_ln81_7_fu_4095_p1;
wire  signed [63:0] sext_ln94_6_fu_4136_p1;
wire  signed [63:0] sext_ln94_7_fu_4177_p1;
reg    ap_block_pp0_stage0_11001_grp13;
reg    ap_block_pp0_stage1_11001_grp15;
reg    ap_block_pp0_stage0_11001_grp14;
reg    ap_block_pp0_stage1_11001_grp16;
reg   [15:0] conv3_i_i290_fu_252;
wire   [15:0] grp_fu_5420_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_grp0;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage7_11001;
reg    ap_condition_exit_pp0_iter2_stage3;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
wire    ap_block_pp0_stage3_grp0;
reg  signed [15:0] a_in_fu_256;
wire    ap_block_pp0_stage6_grp0;
reg   [15:0] conv3_i_i_1159292_fu_260;
wire   [15:0] grp_fu_5429_p3;
reg   [15:0] conv3_i_i_2169294_fu_264;
wire   [15:0] grp_fu_5470_p3;
wire    ap_block_pp0_stage1_grp0;
reg  signed [15:0] a_in_1_fu_268;
wire    ap_block_pp0_stage7_grp0;
reg   [15:0] conv3_i_i_3179296_fu_272;
wire   [15:0] grp_fu_5478_p3;
reg   [15:0] conv3_i_i_4189298_fu_276;
wire   [15:0] grp_fu_5487_p3;
reg  signed [15:0] a_in_2_fu_280;
reg   [15:0] conv3_i_i_5199300_fu_284;
wire   [15:0] grp_fu_5522_p3;
wire    ap_block_pp0_stage2_grp0;
reg   [15:0] conv3_i_i_6209302_fu_288;
wire   [15:0] grp_fu_5540_p3;
reg  signed [15:0] a_in_3_fu_292;
reg   [15:0] conv3_i_i_7219304_fu_296;
wire   [15:0] grp_fu_5548_p3;
reg  signed [15:0] b_in_fu_300;
reg   [15:0] conv3_i_i_1306_fu_304;
wire   [15:0] grp_fu_5438_p3;
reg  signed [15:0] a_in_4_fu_308;
wire    ap_block_pp0_stage5_grp0;
reg  signed [15:0] b_in_1_fu_312;
reg   [15:0] conv3_i_i_1_1309_fu_316;
wire   [15:0] grp_fu_5303_p3;
reg  signed [15:0] b_in_2_fu_320;
reg   [15:0] conv3_i_i_1_2312_fu_324;
wire   [15:0] grp_fu_5346_p3;
reg  signed [15:0] a_in_5_fu_328;
reg  signed [15:0] b_in_3_fu_332;
reg   [15:0] conv3_i_i_1_3315_fu_336;
wire   [15:0] grp_fu_5362_p3;
reg  signed [15:0] b_in_4_fu_340;
reg   [15:0] conv3_i_i_1_4318_fu_344;
wire   [15:0] grp_fu_5380_p3;
reg  signed [15:0] a_in_6_fu_348;
reg   [15:0] b_in_5_fu_352;
reg   [15:0] conv3_i_i_1_5321_fu_356;
wire   [15:0] grp_fu_5396_p3;
reg   [15:0] b_in_6_fu_360;
wire    ap_block_pp0_stage4_grp0;
reg   [15:0] conv3_i_i_1_6324_fu_364;
wire   [15:0] grp_fu_5404_p3;
reg  signed [15:0] a_in_7_fu_368;
reg   [15:0] b_in_7_fu_372;
reg   [15:0] conv3_i_i_1_7327_fu_376;
wire   [15:0] grp_fu_5447_p3;
reg   [15:0] conv3_i_i_2329_fu_380;
wire   [15:0] grp_fu_5496_p3;
reg  signed [15:0] a_in_8_fu_384;
reg   [15:0] conv3_i_i_2_1332_fu_388;
wire   [15:0] grp_fu_5354_p3;
reg   [15:0] conv3_i_i_2_2335_fu_392;
wire   [15:0] grp_fu_5023_p3;
reg  signed [15:0] a_in_9_fu_396;
reg   [15:0] conv3_i_i_2_3338_fu_400;
wire   [15:0] grp_fu_5032_p3;
reg   [15:0] conv3_i_i_2_4341_fu_404;
wire   [15:0] grp_fu_5041_p3;
reg  signed [15:0] a_in_10_fu_408;
reg   [15:0] conv3_i_i_2_5344_fu_412;
wire   [15:0] grp_fu_5232_p3;
reg   [15:0] conv3_i_i_2_6347_fu_416;
wire   [15:0] grp_fu_5312_p3;
reg  signed [15:0] a_in_11_fu_420;
reg   [15:0] conv3_i_i_2_7350_fu_424;
wire   [15:0] grp_fu_5320_p3;
reg  signed [15:0] b_in_8_fu_428;
reg   [15:0] conv3_i_i_3352_fu_432;
wire   [15:0] grp_fu_5504_p3;
reg  signed [15:0] a_in_12_fu_436;
reg  signed [15:0] b_in_9_fu_440;
reg   [15:0] conv3_i_i_3_1355_fu_444;
wire   [15:0] grp_fu_5371_p3;
reg  signed [15:0] b_in_10_fu_448;
reg   [15:0] conv3_i_i_3_2358_fu_452;
wire   [15:0] grp_fu_5050_p3;
reg  signed [15:0] a_in_13_fu_456;
reg  signed [15:0] b_in_11_fu_460;
reg   [15:0] conv3_i_i_3_3361_fu_464;
wire   [15:0] grp_fu_5059_p3;
reg  signed [15:0] b_in_12_fu_468;
reg   [15:0] conv3_i_i_3_4364_fu_472;
wire   [15:0] grp_fu_5068_p3;
reg  signed [15:0] a_in_14_fu_476;
reg  signed [15:0] b_in_13_fu_480;
reg   [15:0] conv3_i_i_3_5367_fu_484;
wire   [15:0] grp_fu_5077_p3;
reg  signed [15:0] b_in_14_fu_488;
reg   [15:0] conv3_i_i_3_6370_fu_492;
wire   [15:0] grp_fu_5086_p3;
reg  signed [15:0] a_in_15_fu_496;
reg  signed [15:0] b_in_15_fu_500;
reg   [15:0] conv3_i_i_3_7373_fu_504;
wire   [15:0] grp_fu_5095_p3;
reg   [15:0] conv3_i_i_4375_fu_508;
wire   [15:0] grp_fu_5513_p3;
reg  signed [15:0] a_in_16_fu_512;
reg   [15:0] conv3_i_i_4_1378_fu_516;
wire   [15:0] grp_fu_5388_p3;
reg   [15:0] conv3_i_i_4_2381_fu_520;
wire   [15:0] grp_fu_5104_p3;
reg  signed [15:0] a_in_17_fu_524;
reg   [15:0] conv3_i_i_4_3384_fu_528;
wire   [15:0] grp_fu_5112_p3;
reg   [15:0] conv3_i_i_4_4387_fu_532;
wire   [15:0] grp_fu_5120_p3;
reg  signed [15:0] a_in_18_fu_536;
reg   [15:0] conv3_i_i_4_5390_fu_540;
wire   [15:0] grp_fu_5128_p3;
reg   [15:0] conv3_i_i_4_6393_fu_544;
wire   [15:0] grp_fu_5136_p3;
reg  signed [15:0] a_in_19_fu_548;
reg   [15:0] conv3_i_i_4_7396_fu_552;
wire   [15:0] grp_fu_5144_p3;
reg  signed [15:0] b_in_16_fu_556;
reg   [15:0] conv3_i_i_5398_fu_560;
wire   [15:0] grp_fu_5531_p3;
reg   [15:0] a_in_20_fu_564;
reg  signed [15:0] b_in_17_fu_568;
reg   [15:0] conv3_i_i_5_1401_fu_572;
wire   [15:0] grp_fu_5412_p3;
reg  signed [15:0] b_in_18_fu_576;
reg   [15:0] conv3_i_i_5_2404_fu_580;
wire   [15:0] grp_fu_5241_p3;
reg  signed [15:0] a_in_21_fu_584;
reg  signed [15:0] b_in_19_fu_588;
reg   [15:0] conv3_i_i_5_3407_fu_592;
wire   [15:0] grp_fu_5153_p3;
reg  signed [15:0] b_in_20_fu_596;
reg   [15:0] conv3_i_i_5_4410_fu_600;
wire   [15:0] grp_fu_5162_p3;
reg  signed [15:0] a_in_22_fu_604;
reg  signed [15:0] b_in_21_fu_608;
reg   [15:0] conv3_i_i_5_5413_fu_612;
wire   [15:0] grp_fu_5170_p3;
reg  signed [15:0] b_in_22_fu_616;
reg   [15:0] conv3_i_i_5_6416_fu_620;
wire   [15:0] grp_fu_5179_p3;
reg  signed [15:0] a_in_23_fu_624;
reg  signed [15:0] b_in_23_fu_628;
reg   [15:0] conv3_i_i_5_7419_fu_632;
wire   [15:0] grp_fu_5188_p3;
reg   [15:0] conv3_i_i_6421_fu_636;
wire   [15:0] grp_fu_5557_p3;
reg   [15:0] a_in_24_fu_640;
reg   [15:0] conv3_i_i_6_1424_fu_644;
wire   [15:0] grp_fu_5455_p3;
reg   [15:0] conv3_i_i_6_2427_fu_648;
wire   [15:0] grp_fu_5329_p3;
reg  signed [15:0] a_in_25_fu_652;
reg   [15:0] conv3_i_i_6_3430_fu_656;
wire   [15:0] grp_fu_5197_p3;
reg   [15:0] conv3_i_i_6_4433_fu_660;
wire   [15:0] grp_fu_5205_p3;
reg  signed [15:0] a_in_26_fu_664;
reg   [15:0] conv3_i_i_6_5436_fu_668;
wire   [15:0] grp_fu_5214_p3;
reg   [15:0] conv3_i_i_6_6439_fu_672;
wire   [15:0] grp_fu_5223_p3;
reg  signed [15:0] a_in_27_fu_676;
reg   [15:0] conv3_i_i_6_7442_fu_680;
wire   [15:0] grp_fu_5250_p3;
reg  signed [15:0] b_in_24_fu_684;
reg   [15:0] conv3_i_i_7444_fu_688;
wire   [15:0] grp_fu_5565_p3;
reg   [15:0] a_in_28_fu_692;
reg  signed [15:0] b_in_25_fu_696;
reg   [15:0] conv3_i_i_7_1447_fu_700;
wire   [15:0] grp_fu_5462_p3;
reg  signed [15:0] b_in_26_fu_704;
reg   [15:0] conv3_i_i_7_2450_fu_708;
wire   [15:0] grp_fu_5337_p3;
reg  signed [15:0] a_in_29_fu_712;
reg  signed [15:0] b_in_27_fu_716;
reg   [15:0] conv3_i_i_7_3453_fu_720;
wire   [15:0] grp_fu_5258_p3;
reg  signed [15:0] b_in_28_fu_724;
reg   [15:0] conv3_i_i_7_4456_fu_728;
wire   [15:0] grp_fu_5267_p3;
reg  signed [15:0] a_in_30_fu_732;
reg  signed [15:0] b_in_29_fu_736;
reg   [15:0] conv3_i_i_7_5459_fu_740;
wire   [15:0] grp_fu_5276_p3;
reg  signed [15:0] b_in_30_fu_744;
reg   [15:0] conv3_i_i_7_6462_fu_748;
wire   [15:0] grp_fu_5285_p3;
reg  signed [15:0] a_in_31_fu_752;
reg  signed [15:0] b_in_31_fu_756;
reg   [15:0] conv3_i_i_7_7465_fu_760;
wire   [15:0] grp_fu_5294_p3;
reg   [4:0] k_fu_764;
wire   [4:0] add_ln67_fu_2607_p2;
reg   [15:0] a_in_32_fu_768;
reg  signed [15:0] a_in_33_fu_772;
reg   [15:0] a_in_34_fu_776;
reg   [15:0] a_in_35_fu_780;
reg   [15:0] a_in_36_fu_784;
reg  signed [15:0] a_in_37_fu_788;
reg   [15:0] b_in_32_fu_792;
reg   [15:0] b_in_33_fu_796;
reg  signed [15:0] a_in_38_fu_800;
reg  signed [15:0] b_in_34_fu_804;
reg  signed [15:0] b_in_35_fu_808;
reg  signed [15:0] a_in_39_fu_812;
reg  signed [15:0] b_in_36_fu_816;
reg  signed [15:0] b_in_37_fu_820;
reg   [15:0] a_in_40_fu_824;
reg  signed [15:0] b_in_38_fu_828;
reg  signed [15:0] b_in_39_fu_832;
reg  signed [15:0] a_in_41_fu_836;
reg  signed [15:0] a_in_42_fu_840;
reg  signed [15:0] a_in_43_fu_844;
reg  signed [15:0] b_in_40_fu_848;
reg   [15:0] b_in_41_fu_852;
reg  signed [15:0] a_in_44_fu_856;
reg   [15:0] b_in_42_fu_860;
reg   [15:0] b_in_43_fu_864;
reg  signed [15:0] a_in_45_fu_868;
reg   [15:0] b_in_44_fu_872;
reg   [15:0] b_in_45_fu_876;
reg  signed [15:0] a_in_46_fu_880;
reg   [15:0] b_in_46_fu_884;
reg  signed [15:0] b_in_47_fu_888;
reg  signed [15:0] a_in_47_fu_892;
reg   [15:0] a_in_48_fu_896;
reg  signed [15:0] a_in_49_fu_900;
reg   [15:0] b_in_48_fu_904;
reg   [15:0] b_in_49_fu_908;
reg  signed [15:0] a_in_50_fu_912;
reg   [15:0] b_in_50_fu_916;
reg   [15:0] b_in_51_fu_920;
reg  signed [15:0] a_in_51_fu_924;
reg  signed [15:0] b_in_52_fu_928;
reg  signed [15:0] b_in_53_fu_932;
reg  signed [15:0] a_in_52_fu_936;
reg  signed [15:0] b_in_54_fu_940;
reg   [15:0] b_in_55_fu_944;
reg  signed [15:0] a_in_53_fu_948;
reg  signed [15:0] a_in_54_fu_952;
reg  signed [15:0] a_in_55_fu_956;
wire    ap_block_pp0_stage3_01001_grp0;
wire   [1:0] tmp_fu_2613_p4;
wire   [4:0] shl_ln81_fu_2629_p2;
wire   [63:0] zext_ln81_fu_2635_p1;
wire   [63:0] add_ln81_fu_2639_p2;
wire   [62:0] trunc_ln1_fu_2644_p4;
wire   [2:0] trunc_ln94_fu_2664_p1;
wire   [6:0] shl_ln1_fu_2668_p3;
wire   [63:0] zext_ln94_fu_2676_p1;
wire   [63:0] add_ln94_fu_2680_p2;
wire   [62:0] trunc_ln3_fu_2685_p4;
wire   [5:0] add_ln78_fu_2825_p2;
wire   [2:0] tmp_1_fu_2831_p4;
wire   [2:0] trunc_ln81_fu_2847_p1;
wire   [4:0] zext_ln81_1_cast_fu_2851_p4;
wire   [63:0] zext_ln81_1_fu_2861_p1;
wire   [63:0] add_ln81_1_fu_2865_p2;
wire   [62:0] trunc_ln81_1_fu_2870_p4;
wire   [2:0] trunc_ln94_8_fu_2890_p1;
wire   [6:0] or_ln1_fu_2894_p3;
wire   [63:0] zext_ln94_1_fu_2902_p1;
wire   [63:0] add_ln94_1_fu_2906_p2;
wire   [62:0] trunc_ln94_1_fu_2911_p4;
wire   [5:0] add_ln78_1_fu_3021_p2;
wire   [2:0] tmp_2_fu_3026_p4;
wire   [2:0] trunc_ln81_8_fu_3042_p1;
wire   [3:0] shl_ln81_2_fu_3046_p3;
wire   [4:0] zext_ln81_2_fu_3054_p1;
wire   [5:0] zext_ln81_3_cast_fu_3058_p3;
wire   [63:0] zext_ln81_3_fu_3066_p1;
wire   [63:0] add_ln81_2_fu_3070_p2;
wire   [62:0] trunc_ln81_2_fu_3075_p4;
wire   [2:0] trunc_ln94_9_fu_3095_p1;
wire   [6:0] or_ln94_1_fu_3099_p3;
wire   [63:0] zext_ln94_2_fu_3107_p1;
wire   [63:0] add_ln94_2_fu_3111_p2;
wire   [62:0] trunc_ln94_2_fu_3116_p4;
wire   [5:0] add_ln78_2_fu_3267_p2;
wire   [2:0] tmp_3_fu_3272_p4;
wire   [2:0] trunc_ln81_9_fu_3288_p1;
wire   [4:0] or_ln81_2_fu_3292_p4;
wire  signed [5:0] sext_ln81_8_fu_3302_p1;
wire   [63:0] zext_ln81_4_fu_3306_p1;
wire   [63:0] add_ln81_3_fu_3310_p2;
wire   [62:0] trunc_ln81_3_fu_3315_p4;
wire   [2:0] trunc_ln94_10_fu_3335_p1;
wire   [6:0] or_ln94_2_fu_3339_p3;
wire   [63:0] zext_ln94_3_fu_3347_p1;
wire   [63:0] add_ln94_3_fu_3351_p2;
wire   [62:0] trunc_ln94_3_fu_3356_p4;
wire   [5:0] add_ln78_3_fu_3555_p2;
wire   [2:0] tmp_4_fu_3560_p4;
wire   [2:0] trunc_ln81_10_fu_3576_p1;
wire   [3:0] shl_ln81_4_fu_3580_p3;
wire   [5:0] zext_ln81_5_fu_3588_p1;
wire   [6:0] zext_ln81_6_cast_fu_3592_p3;
wire   [63:0] zext_ln81_6_fu_3600_p1;
wire   [63:0] add_ln81_4_fu_3604_p2;
wire   [62:0] trunc_ln81_4_fu_3609_p4;
wire   [2:0] trunc_ln94_11_fu_3629_p1;
wire   [6:0] or_ln94_3_fu_3633_p3;
wire   [63:0] zext_ln94_4_fu_3641_p1;
wire   [63:0] add_ln94_4_fu_3645_p2;
wire   [62:0] trunc_ln94_4_fu_3650_p4;
wire   [5:0] add_ln78_4_fu_3776_p2;
wire   [2:0] tmp_5_fu_3781_p4;
wire   [2:0] trunc_ln81_11_fu_3797_p1;
wire   [6:0] zext_ln81_7_cast_fu_3801_p4;
wire   [63:0] zext_ln81_7_fu_3811_p1;
wire   [63:0] add_ln81_5_fu_3815_p2;
wire   [62:0] trunc_ln81_5_fu_3820_p4;
wire   [2:0] trunc_ln94_12_fu_3840_p1;
wire   [6:0] or_ln94_4_fu_3844_p3;
wire   [63:0] zext_ln94_5_fu_3852_p1;
wire   [63:0] add_ln94_5_fu_3856_p2;
wire   [62:0] trunc_ln94_5_fu_3861_p4;
wire   [4:0] add_ln78_5_fu_3959_p2;
wire   [1:0] tmp_6_fu_3964_p4;
wire   [2:0] trunc_ln81_12_fu_3980_p1;
wire   [3:0] shl_ln81_6_fu_3984_p3;
wire   [4:0] zext_ln81_8_fu_3992_p1;
wire   [5:0] or_ln81_5_fu_3996_p3;
wire  signed [6:0] sext_ln81_9_fu_4004_p1;
wire   [63:0] zext_ln81_9_fu_4008_p1;
wire   [63:0] add_ln81_6_fu_4012_p2;
wire   [62:0] trunc_ln81_6_fu_4017_p4;
wire   [4:0] add_ln78_6_fu_4037_p2;
wire   [1:0] tmp_7_fu_4042_p4;
wire   [2:0] trunc_ln81_13_fu_4058_p1;
wire   [4:0] or_ln81_6_fu_4062_p4;
wire  signed [6:0] sext_ln81_10_fu_4072_p1;
wire   [63:0] zext_ln81_10_fu_4076_p1;
wire   [63:0] add_ln81_7_fu_4080_p2;
wire   [62:0] trunc_ln81_7_fu_4085_p4;
wire   [2:0] trunc_ln94_13_fu_4105_p1;
wire   [6:0] or_ln94_5_fu_4109_p3;
wire   [63:0] zext_ln94_6_fu_4117_p1;
wire   [63:0] add_ln94_6_fu_4121_p2;
wire   [62:0] trunc_ln94_6_fu_4126_p4;
wire   [2:0] trunc_ln94_14_fu_4146_p1;
wire   [6:0] or_ln94_6_fu_4150_p3;
wire   [63:0] zext_ln94_7_fu_4158_p1;
wire   [63:0] add_ln94_7_fu_4162_p2;
wire   [62:0] trunc_ln94_7_fu_4167_p4;
reg    grp_fu_5023_ce;
reg    grp_fu_5032_ce;
reg    grp_fu_5041_ce;
reg    grp_fu_5050_ce;
reg    grp_fu_5059_ce;
reg    grp_fu_5068_ce;
reg    grp_fu_5077_ce;
reg    grp_fu_5086_ce;
reg    grp_fu_5095_ce;
reg    grp_fu_5104_ce;
reg    grp_fu_5112_ce;
reg    grp_fu_5120_ce;
reg    grp_fu_5128_ce;
reg    grp_fu_5136_ce;
reg    grp_fu_5144_ce;
reg    grp_fu_5153_ce;
reg    grp_fu_5162_ce;
reg    grp_fu_5170_ce;
reg    grp_fu_5179_ce;
reg    grp_fu_5188_ce;
reg    grp_fu_5197_ce;
reg    grp_fu_5205_ce;
reg    grp_fu_5214_ce;
reg    grp_fu_5223_ce;
reg    grp_fu_5232_ce;
reg    grp_fu_5241_ce;
reg    grp_fu_5250_ce;
reg    grp_fu_5258_ce;
reg    grp_fu_5267_ce;
reg    grp_fu_5276_ce;
reg    grp_fu_5285_ce;
reg    grp_fu_5294_ce;
reg    grp_fu_5303_ce;
reg    grp_fu_5312_ce;
reg    grp_fu_5320_ce;
reg    grp_fu_5329_ce;
reg    grp_fu_5337_ce;
reg    grp_fu_5346_ce;
reg    grp_fu_5354_ce;
reg    grp_fu_5362_ce;
reg    grp_fu_5371_ce;
reg    grp_fu_5380_ce;
reg    grp_fu_5388_ce;
reg    grp_fu_5396_ce;
reg    grp_fu_5404_ce;
reg    grp_fu_5412_ce;
reg    grp_fu_5420_ce;
reg    grp_fu_5429_ce;
reg    grp_fu_5438_ce;
reg    grp_fu_5447_ce;
reg    grp_fu_5455_ce;
reg    grp_fu_5462_ce;
reg    grp_fu_5470_ce;
reg    ap_block_pp0_stage2_11001;
reg    grp_fu_5478_ce;
reg    grp_fu_5487_ce;
reg    grp_fu_5496_ce;
reg    grp_fu_5504_ce;
reg    grp_fu_5513_ce;
reg    grp_fu_5522_ce;
reg    ap_block_pp0_stage3_11001;
reg    grp_fu_5531_ce;
reg    grp_fu_5540_ce;
reg    ap_block_pp0_stage0_11001;
reg    grp_fu_5548_ce;
reg    grp_fu_5557_ce;
reg    grp_fu_5565_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_983;
reg    ap_condition_2046;
reg    ap_condition_4040;
reg    ap_condition_4045;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp11_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp27_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp28_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp18_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp20_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp22_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp7_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp24_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp9_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp26_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp14_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp30_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp16_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp17_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp19_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp21_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp23_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp25_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp13_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp29_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp15_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 conv3_i_i290_fu_252 = 16'd0;
#0 a_in_fu_256 = 16'd0;
#0 conv3_i_i_1159292_fu_260 = 16'd0;
#0 conv3_i_i_2169294_fu_264 = 16'd0;
#0 a_in_1_fu_268 = 16'd0;
#0 conv3_i_i_3179296_fu_272 = 16'd0;
#0 conv3_i_i_4189298_fu_276 = 16'd0;
#0 a_in_2_fu_280 = 16'd0;
#0 conv3_i_i_5199300_fu_284 = 16'd0;
#0 conv3_i_i_6209302_fu_288 = 16'd0;
#0 a_in_3_fu_292 = 16'd0;
#0 conv3_i_i_7219304_fu_296 = 16'd0;
#0 b_in_fu_300 = 16'd0;
#0 conv3_i_i_1306_fu_304 = 16'd0;
#0 a_in_4_fu_308 = 16'd0;
#0 b_in_1_fu_312 = 16'd0;
#0 conv3_i_i_1_1309_fu_316 = 16'd0;
#0 b_in_2_fu_320 = 16'd0;
#0 conv3_i_i_1_2312_fu_324 = 16'd0;
#0 a_in_5_fu_328 = 16'd0;
#0 b_in_3_fu_332 = 16'd0;
#0 conv3_i_i_1_3315_fu_336 = 16'd0;
#0 b_in_4_fu_340 = 16'd0;
#0 conv3_i_i_1_4318_fu_344 = 16'd0;
#0 a_in_6_fu_348 = 16'd0;
#0 b_in_5_fu_352 = 16'd0;
#0 conv3_i_i_1_5321_fu_356 = 16'd0;
#0 b_in_6_fu_360 = 16'd0;
#0 conv3_i_i_1_6324_fu_364 = 16'd0;
#0 a_in_7_fu_368 = 16'd0;
#0 b_in_7_fu_372 = 16'd0;
#0 conv3_i_i_1_7327_fu_376 = 16'd0;
#0 conv3_i_i_2329_fu_380 = 16'd0;
#0 a_in_8_fu_384 = 16'd0;
#0 conv3_i_i_2_1332_fu_388 = 16'd0;
#0 conv3_i_i_2_2335_fu_392 = 16'd0;
#0 a_in_9_fu_396 = 16'd0;
#0 conv3_i_i_2_3338_fu_400 = 16'd0;
#0 conv3_i_i_2_4341_fu_404 = 16'd0;
#0 a_in_10_fu_408 = 16'd0;
#0 conv3_i_i_2_5344_fu_412 = 16'd0;
#0 conv3_i_i_2_6347_fu_416 = 16'd0;
#0 a_in_11_fu_420 = 16'd0;
#0 conv3_i_i_2_7350_fu_424 = 16'd0;
#0 b_in_8_fu_428 = 16'd0;
#0 conv3_i_i_3352_fu_432 = 16'd0;
#0 a_in_12_fu_436 = 16'd0;
#0 b_in_9_fu_440 = 16'd0;
#0 conv3_i_i_3_1355_fu_444 = 16'd0;
#0 b_in_10_fu_448 = 16'd0;
#0 conv3_i_i_3_2358_fu_452 = 16'd0;
#0 a_in_13_fu_456 = 16'd0;
#0 b_in_11_fu_460 = 16'd0;
#0 conv3_i_i_3_3361_fu_464 = 16'd0;
#0 b_in_12_fu_468 = 16'd0;
#0 conv3_i_i_3_4364_fu_472 = 16'd0;
#0 a_in_14_fu_476 = 16'd0;
#0 b_in_13_fu_480 = 16'd0;
#0 conv3_i_i_3_5367_fu_484 = 16'd0;
#0 b_in_14_fu_488 = 16'd0;
#0 conv3_i_i_3_6370_fu_492 = 16'd0;
#0 a_in_15_fu_496 = 16'd0;
#0 b_in_15_fu_500 = 16'd0;
#0 conv3_i_i_3_7373_fu_504 = 16'd0;
#0 conv3_i_i_4375_fu_508 = 16'd0;
#0 a_in_16_fu_512 = 16'd0;
#0 conv3_i_i_4_1378_fu_516 = 16'd0;
#0 conv3_i_i_4_2381_fu_520 = 16'd0;
#0 a_in_17_fu_524 = 16'd0;
#0 conv3_i_i_4_3384_fu_528 = 16'd0;
#0 conv3_i_i_4_4387_fu_532 = 16'd0;
#0 a_in_18_fu_536 = 16'd0;
#0 conv3_i_i_4_5390_fu_540 = 16'd0;
#0 conv3_i_i_4_6393_fu_544 = 16'd0;
#0 a_in_19_fu_548 = 16'd0;
#0 conv3_i_i_4_7396_fu_552 = 16'd0;
#0 b_in_16_fu_556 = 16'd0;
#0 conv3_i_i_5398_fu_560 = 16'd0;
#0 a_in_20_fu_564 = 16'd0;
#0 b_in_17_fu_568 = 16'd0;
#0 conv3_i_i_5_1401_fu_572 = 16'd0;
#0 b_in_18_fu_576 = 16'd0;
#0 conv3_i_i_5_2404_fu_580 = 16'd0;
#0 a_in_21_fu_584 = 16'd0;
#0 b_in_19_fu_588 = 16'd0;
#0 conv3_i_i_5_3407_fu_592 = 16'd0;
#0 b_in_20_fu_596 = 16'd0;
#0 conv3_i_i_5_4410_fu_600 = 16'd0;
#0 a_in_22_fu_604 = 16'd0;
#0 b_in_21_fu_608 = 16'd0;
#0 conv3_i_i_5_5413_fu_612 = 16'd0;
#0 b_in_22_fu_616 = 16'd0;
#0 conv3_i_i_5_6416_fu_620 = 16'd0;
#0 a_in_23_fu_624 = 16'd0;
#0 b_in_23_fu_628 = 16'd0;
#0 conv3_i_i_5_7419_fu_632 = 16'd0;
#0 conv3_i_i_6421_fu_636 = 16'd0;
#0 a_in_24_fu_640 = 16'd0;
#0 conv3_i_i_6_1424_fu_644 = 16'd0;
#0 conv3_i_i_6_2427_fu_648 = 16'd0;
#0 a_in_25_fu_652 = 16'd0;
#0 conv3_i_i_6_3430_fu_656 = 16'd0;
#0 conv3_i_i_6_4433_fu_660 = 16'd0;
#0 a_in_26_fu_664 = 16'd0;
#0 conv3_i_i_6_5436_fu_668 = 16'd0;
#0 conv3_i_i_6_6439_fu_672 = 16'd0;
#0 a_in_27_fu_676 = 16'd0;
#0 conv3_i_i_6_7442_fu_680 = 16'd0;
#0 b_in_24_fu_684 = 16'd0;
#0 conv3_i_i_7444_fu_688 = 16'd0;
#0 a_in_28_fu_692 = 16'd0;
#0 b_in_25_fu_696 = 16'd0;
#0 conv3_i_i_7_1447_fu_700 = 16'd0;
#0 b_in_26_fu_704 = 16'd0;
#0 conv3_i_i_7_2450_fu_708 = 16'd0;
#0 a_in_29_fu_712 = 16'd0;
#0 b_in_27_fu_716 = 16'd0;
#0 conv3_i_i_7_3453_fu_720 = 16'd0;
#0 b_in_28_fu_724 = 16'd0;
#0 conv3_i_i_7_4456_fu_728 = 16'd0;
#0 a_in_30_fu_732 = 16'd0;
#0 b_in_29_fu_736 = 16'd0;
#0 conv3_i_i_7_5459_fu_740 = 16'd0;
#0 b_in_30_fu_744 = 16'd0;
#0 conv3_i_i_7_6462_fu_748 = 16'd0;
#0 a_in_31_fu_752 = 16'd0;
#0 b_in_31_fu_756 = 16'd0;
#0 conv3_i_i_7_7465_fu_760 = 16'd0;
#0 k_fu_764 = 5'd0;
#0 a_in_32_fu_768 = 16'd0;
#0 a_in_33_fu_772 = 16'd0;
#0 a_in_34_fu_776 = 16'd0;
#0 a_in_35_fu_780 = 16'd0;
#0 a_in_36_fu_784 = 16'd0;
#0 a_in_37_fu_788 = 16'd0;
#0 b_in_32_fu_792 = 16'd0;
#0 b_in_33_fu_796 = 16'd0;
#0 a_in_38_fu_800 = 16'd0;
#0 b_in_34_fu_804 = 16'd0;
#0 b_in_35_fu_808 = 16'd0;
#0 a_in_39_fu_812 = 16'd0;
#0 b_in_36_fu_816 = 16'd0;
#0 b_in_37_fu_820 = 16'd0;
#0 a_in_40_fu_824 = 16'd0;
#0 b_in_38_fu_828 = 16'd0;
#0 b_in_39_fu_832 = 16'd0;
#0 a_in_41_fu_836 = 16'd0;
#0 a_in_42_fu_840 = 16'd0;
#0 a_in_43_fu_844 = 16'd0;
#0 b_in_40_fu_848 = 16'd0;
#0 b_in_41_fu_852 = 16'd0;
#0 a_in_44_fu_856 = 16'd0;
#0 b_in_42_fu_860 = 16'd0;
#0 b_in_43_fu_864 = 16'd0;
#0 a_in_45_fu_868 = 16'd0;
#0 b_in_44_fu_872 = 16'd0;
#0 b_in_45_fu_876 = 16'd0;
#0 a_in_46_fu_880 = 16'd0;
#0 b_in_46_fu_884 = 16'd0;
#0 b_in_47_fu_888 = 16'd0;
#0 a_in_47_fu_892 = 16'd0;
#0 a_in_48_fu_896 = 16'd0;
#0 a_in_49_fu_900 = 16'd0;
#0 b_in_48_fu_904 = 16'd0;
#0 b_in_49_fu_908 = 16'd0;
#0 a_in_50_fu_912 = 16'd0;
#0 b_in_50_fu_916 = 16'd0;
#0 b_in_51_fu_920 = 16'd0;
#0 a_in_51_fu_924 = 16'd0;
#0 b_in_52_fu_928 = 16'd0;
#0 b_in_53_fu_932 = 16'd0;
#0 a_in_52_fu_936 = 16'd0;
#0 b_in_54_fu_940 = 16'd0;
#0 b_in_55_fu_944 = 16'd0;
#0 a_in_53_fu_948 = 16'd0;
#0 a_in_54_fu_952 = 16'd0;
#0 a_in_55_fu_956 = 16'd0;
#0 ap_done_reg = 1'b0;
end

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_38_fu_800),
    .din1(b_in_34_fu_804),
    .din2(conv3_i_i_2_2335_fu_392),
    .ce(grp_fu_5023_ce),
    .dout(grp_fu_5023_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_9_fu_396),
    .din1(b_in_35_fu_808),
    .din2(conv3_i_i_2_3338_fu_400),
    .ce(grp_fu_5032_ce),
    .dout(grp_fu_5032_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_39_fu_812),
    .din1(b_in_36_fu_816),
    .din2(conv3_i_i_2_4341_fu_404),
    .ce(grp_fu_5041_ce),
    .dout(grp_fu_5041_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_41_fu_836),
    .din1(b_in_10_fu_448),
    .din2(conv3_i_i_3_2358_fu_452),
    .ce(grp_fu_5050_ce),
    .dout(grp_fu_5050_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_13_fu_456),
    .din1(b_in_11_fu_460),
    .din2(conv3_i_i_3_3361_fu_464),
    .ce(grp_fu_5059_ce),
    .dout(grp_fu_5059_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_42_fu_840),
    .din1(b_in_12_fu_468),
    .din2(conv3_i_i_3_4364_fu_472),
    .ce(grp_fu_5068_ce),
    .dout(grp_fu_5068_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_14_fu_476),
    .din1(b_in_13_fu_480),
    .din2(conv3_i_i_3_5367_fu_484),
    .ce(grp_fu_5077_ce),
    .dout(grp_fu_5077_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_43_fu_844),
    .din1(b_in_14_fu_488),
    .din2(conv3_i_i_3_6370_fu_492),
    .ce(grp_fu_5086_ce),
    .dout(grp_fu_5086_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_15_fu_496),
    .din1(b_in_15_fu_500),
    .din2(conv3_i_i_3_7373_fu_504),
    .ce(grp_fu_5095_ce),
    .dout(grp_fu_5095_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_44_fu_856),
    .din1(b_in_74_reg_6950),
    .din2(conv3_i_i_4_2381_fu_520),
    .ce(grp_fu_5104_ce),
    .dout(grp_fu_5104_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_17_fu_524),
    .din1(b_in_75_reg_6956),
    .din2(conv3_i_i_4_3384_fu_528),
    .ce(grp_fu_5112_ce),
    .dout(grp_fu_5112_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_45_fu_868),
    .din1(b_in_76_reg_6962),
    .din2(conv3_i_i_4_4387_fu_532),
    .ce(grp_fu_5120_ce),
    .dout(grp_fu_5120_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_18_fu_536),
    .din1(b_in_77_reg_6968),
    .din2(conv3_i_i_4_5390_fu_540),
    .ce(grp_fu_5128_ce),
    .dout(grp_fu_5128_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_46_fu_880),
    .din1(b_in_78_reg_6974),
    .din2(conv3_i_i_4_6393_fu_544),
    .ce(grp_fu_5136_ce),
    .dout(grp_fu_5136_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_19_fu_548),
    .din1(b_in_47_fu_888),
    .din2(conv3_i_i_4_7396_fu_552),
    .ce(grp_fu_5144_ce),
    .dout(grp_fu_5144_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_21_fu_584),
    .din1(b_in_19_fu_588),
    .din2(conv3_i_i_5_3407_fu_592),
    .ce(grp_fu_5153_ce),
    .dout(grp_fu_5153_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_78_reg_7061),
    .din1(b_in_20_fu_596),
    .din2(conv3_i_i_5_4410_fu_600),
    .ce(grp_fu_5162_ce),
    .dout(grp_fu_5162_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_22_fu_604),
    .din1(b_in_21_fu_608),
    .din2(conv3_i_i_5_5413_fu_612),
    .ce(grp_fu_5170_ce),
    .dout(grp_fu_5170_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_49_fu_900),
    .din1(b_in_22_fu_616),
    .din2(conv3_i_i_5_6416_fu_620),
    .ce(grp_fu_5179_ce),
    .dout(grp_fu_5179_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_23_fu_624),
    .din1(b_in_23_fu_628),
    .din2(conv3_i_i_5_7419_fu_632),
    .ce(grp_fu_5188_ce),
    .dout(grp_fu_5188_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_25_fu_652),
    .din1(b_in_83_reg_7067),
    .din2(conv3_i_i_6_3430_fu_656),
    .ce(grp_fu_5197_ce),
    .dout(grp_fu_5197_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_51_fu_924),
    .din1(b_in_52_fu_928),
    .din2(conv3_i_i_6_4433_fu_660),
    .ce(grp_fu_5205_ce),
    .dout(grp_fu_5205_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_26_fu_664),
    .din1(b_in_53_fu_932),
    .din2(conv3_i_i_6_5436_fu_668),
    .ce(grp_fu_5214_ce),
    .dout(grp_fu_5214_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_52_fu_936),
    .din1(b_in_54_fu_940),
    .din2(conv3_i_i_6_6439_fu_672),
    .ce(grp_fu_5223_ce),
    .dout(grp_fu_5223_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_10_fu_408),
    .din1(b_in_37_fu_820),
    .din2(conv3_i_i_2_5344_fu_412),
    .ce(grp_fu_5232_ce),
    .dout(grp_fu_5232_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_47_fu_892),
    .din1(b_in_18_fu_576),
    .din2(conv3_i_i_5_2404_fu_580),
    .ce(grp_fu_5241_ce),
    .dout(grp_fu_5241_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_27_fu_676),
    .din1(b_in_87_reg_7166),
    .din2(conv3_i_i_6_7442_fu_680),
    .ce(grp_fu_5250_ce),
    .dout(grp_fu_5250_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_29_fu_712),
    .din1(b_in_27_fu_716),
    .din2(conv3_i_i_7_3453_fu_720),
    .ce(grp_fu_5258_ce),
    .dout(grp_fu_5258_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_54_fu_952),
    .din1(b_in_28_fu_724),
    .din2(conv3_i_i_7_4456_fu_728),
    .ce(grp_fu_5267_ce),
    .dout(grp_fu_5267_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_30_fu_732),
    .din1(b_in_29_fu_736),
    .din2(conv3_i_i_7_5459_fu_740),
    .ce(grp_fu_5276_ce),
    .dout(grp_fu_5276_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_55_fu_956),
    .din1(b_in_30_fu_744),
    .din2(conv3_i_i_7_6462_fu_748),
    .ce(grp_fu_5285_ce),
    .dout(grp_fu_5285_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_31_fu_752),
    .din1(b_in_31_fu_756),
    .din2(conv3_i_i_7_7465_fu_760),
    .ce(grp_fu_5294_ce),
    .dout(grp_fu_5294_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_4_fu_308),
    .din1(b_in_1_fu_312),
    .din2(conv3_i_i_1_1309_fu_316),
    .ce(grp_fu_5303_ce),
    .dout(grp_fu_5303_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_67_reg_7273),
    .din1(b_in_38_fu_828),
    .din2(conv3_i_i_2_6347_fu_416),
    .ce(grp_fu_5312_ce),
    .dout(grp_fu_5312_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_11_fu_420),
    .din1(b_in_39_fu_832),
    .din2(conv3_i_i_2_7350_fu_424),
    .ce(grp_fu_5320_ce),
    .dout(grp_fu_5320_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_50_fu_912),
    .din1(b_in_82_reg_7284),
    .din2(conv3_i_i_6_2427_fu_648),
    .ce(grp_fu_5329_ce),
    .dout(grp_fu_5329_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_53_fu_948),
    .din1(b_in_26_fu_704),
    .din2(conv3_i_i_7_2450_fu_708),
    .ce(grp_fu_5337_ce),
    .dout(grp_fu_5337_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_61_reg_7411),
    .din1(b_in_2_fu_320),
    .din2(conv3_i_i_1_2312_fu_324),
    .ce(grp_fu_5346_ce),
    .dout(grp_fu_5346_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_8_fu_384),
    .din1(b_in_65_reg_7417),
    .din2(conv3_i_i_2_1332_fu_388),
    .ce(grp_fu_5354_ce),
    .dout(grp_fu_5354_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_5_fu_328),
    .din1(b_in_3_fu_332),
    .din2(conv3_i_i_1_3315_fu_336),
    .ce(grp_fu_5362_ce),
    .dout(grp_fu_5362_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_12_fu_436),
    .din1(b_in_9_fu_440),
    .din2(conv3_i_i_3_1355_fu_444),
    .ce(grp_fu_5371_ce),
    .dout(grp_fu_5371_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_62_reg_7585),
    .din1(b_in_4_fu_340),
    .din2(conv3_i_i_1_4318_fu_344),
    .ce(grp_fu_5380_ce),
    .dout(grp_fu_5380_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_16_fu_512),
    .din1(b_in_73_reg_7591),
    .din2(conv3_i_i_4_1378_fu_516),
    .ce(grp_fu_5388_ce),
    .dout(grp_fu_5388_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_6_fu_348),
    .din1(b_in_5_load_reg_7714),
    .din2(conv3_i_i_1_5321_fu_356),
    .ce(grp_fu_5396_ce),
    .dout(grp_fu_5396_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_37_fu_788),
    .din1(b_in_6_load_reg_7724),
    .din2(conv3_i_i_1_6324_fu_364),
    .ce(grp_fu_5404_ce),
    .dout(grp_fu_5404_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_20_load_reg_7719),
    .din1(b_in_17_fu_568),
    .din2(conv3_i_i_5_1401_fu_572),
    .ce(grp_fu_5412_ce),
    .dout(grp_fu_5412_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_56_reg_1468),
    .din1(a_in_56_reg_1444),
    .din2(conv3_i_i290_fu_252),
    .ce(grp_fu_5420_ce),
    .dout(grp_fu_5420_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_57_reg_1480),
    .din1(a_in_fu_256),
    .din2(conv3_i_i_1159292_fu_260),
    .ce(grp_fu_5429_ce),
    .dout(grp_fu_5429_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_60_reg_1456),
    .din1(b_in_fu_300),
    .din2(conv3_i_i_1306_fu_304),
    .ce(grp_fu_5438_ce),
    .dout(grp_fu_5438_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_7_fu_368),
    .din1(b_in_7_load_reg_7729),
    .din2(conv3_i_i_1_7327_fu_376),
    .ce(grp_fu_5447_ce),
    .dout(grp_fu_5447_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_24_load_reg_7734),
    .din1(b_in_81_reg_7750),
    .din2(conv3_i_i_6_1424_fu_644),
    .ce(grp_fu_5455_ce),
    .dout(grp_fu_5455_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_28_load_reg_7739),
    .din1(b_in_25_fu_696),
    .din2(conv3_i_i_7_1447_fu_700),
    .ce(grp_fu_5462_ce),
    .dout(grp_fu_5462_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_58_reg_1504),
    .din1(a_in_57_reg_7766),
    .din2(conv3_i_i_2169294_fu_264),
    .ce(grp_fu_5470_ce),
    .dout(grp_fu_5470_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_59_reg_1528),
    .din1(a_in_1_fu_268),
    .din2(conv3_i_i_3179296_fu_272),
    .ce(grp_fu_5478_ce),
    .dout(grp_fu_5478_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_b_in_60_phi_fu_1556_p4),
    .din1(a_in_33_fu_772),
    .din2(conv3_i_i_4189298_fu_276),
    .ce(grp_fu_5487_ce),
    .dout(grp_fu_5487_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_64_reg_1492),
    .din1(b_in_64_reg_7772),
    .din2(conv3_i_i_2329_fu_380),
    .ce(grp_fu_5496_ce),
    .dout(grp_fu_5496_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_68_reg_1516),
    .din1(b_in_8_fu_428),
    .din2(conv3_i_i_3352_fu_432),
    .ce(grp_fu_5504_ce),
    .dout(grp_fu_5504_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_a_in_72_phi_fu_1544_p4),
    .din1(b_in_40_fu_848),
    .din2(conv3_i_i_4375_fu_508),
    .ce(grp_fu_5513_ce),
    .dout(grp_fu_5513_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_b_in_61_phi_fu_1580_p4),
    .din1(a_in_2_fu_280),
    .din2(conv3_i_i_5199300_fu_284),
    .ce(grp_fu_5522_ce),
    .dout(grp_fu_5522_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_mux_a_in_76_phi_fu_1568_p4),
    .din1(b_in_16_fu_556),
    .din2(conv3_i_i_5398_fu_560),
    .ce(grp_fu_5531_ce),
    .dout(grp_fu_5531_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_62_reg_1600),
    .din1(a_in_59_reg_7835),
    .din2(conv3_i_i_6209302_fu_288),
    .ce(grp_fu_5540_ce),
    .dout(grp_fu_5540_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_in_63_reg_1624),
    .din1(a_in_3_fu_292),
    .din2(conv3_i_i_7219304_fu_296),
    .ce(grp_fu_5548_ce),
    .dout(grp_fu_5548_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_80_reg_1588),
    .din1(b_in_80_reg_7841),
    .din2(conv3_i_i_6421_fu_636),
    .ce(grp_fu_5557_ce),
    .dout(grp_fu_5557_p3)
);

systolic_array_kernel_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_in_84_reg_1612),
    .din1(b_in_24_fu_684),
    .din2(conv3_i_i_7444_fu_688),
    .ce(grp_fu_5565_ce),
    .dout(grp_fu_5565_p3)
);

systolic_array_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp13)) begin
                ap_block_pp0_stage0_subdone_grp13_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp14_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp14_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp14)) begin
                ap_block_pp0_stage0_subdone_grp14_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp29_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp29_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp29)) begin
                ap_block_pp0_stage0_subdone_grp29_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp30)) begin
                ap_block_pp0_stage0_subdone_grp30_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp15)) begin
                ap_block_pp0_stage1_subdone_grp15_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp16_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp16_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp16)) begin
                ap_block_pp0_stage1_subdone_grp16_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp17)) begin
                ap_block_pp0_stage2_subdone_grp17_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp18)) begin
                ap_block_pp0_stage2_subdone_grp18_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp1)) begin
                ap_block_pp0_stage2_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp19)) begin
                ap_block_pp0_stage3_subdone_grp19_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp20_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp20_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp20)) begin
                ap_block_pp0_stage3_subdone_grp20_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp3)) begin
                ap_block_pp0_stage3_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp21)) begin
                ap_block_pp0_stage4_subdone_grp21_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp22_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp22_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp22)) begin
                ap_block_pp0_stage4_subdone_grp22_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp5)) begin
                ap_block_pp0_stage4_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp23)) begin
                ap_block_pp0_stage5_subdone_grp23_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp24_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp24_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp24)) begin
                ap_block_pp0_stage5_subdone_grp24_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp7)) begin
                ap_block_pp0_stage5_subdone_grp7_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp25)) begin
                ap_block_pp0_stage6_subdone_grp25_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp26_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp26_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp26)) begin
                ap_block_pp0_stage6_subdone_grp26_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp9_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp9_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp9)) begin
                ap_block_pp0_stage6_subdone_grp9_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp11_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp11_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp11)) begin
                ap_block_pp0_stage7_subdone_grp11_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp27)) begin
                ap_block_pp0_stage7_subdone_grp27_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp28)) begin
                ap_block_pp0_stage7_subdone_grp28_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_10_fu_408 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_10_fu_408 <= a_in_66_reg_6923;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_11_fu_420 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_11_fu_420 <= a_in_67_reg_7273;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_12_fu_436 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_12_fu_436 <= ap_phi_mux_a_in_68_phi_fu_1520_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_13_fu_456 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_13_fu_456 <= a_in_41_fu_836;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_14_fu_476 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_14_fu_476 <= a_in_42_fu_840;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_15_fu_496 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_15_fu_496 <= a_in_71_reg_6944;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_16_fu_512 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        a_in_16_fu_512 <= ap_phi_mux_a_in_72_phi_fu_1544_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_17_fu_524 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_17_fu_524 <= a_in_44_fu_856;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_18_fu_536 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_18_fu_536 <= a_in_45_fu_868;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_19_fu_548 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_19_fu_548 <= a_in_46_fu_880;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_1_fu_268 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        a_in_1_fu_268 <= a_in_57_reg_7766;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            a_in_20_fu_564 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            a_in_20_fu_564 <= ap_phi_mux_a_in_76_phi_fu_1568_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_21_fu_584 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_21_fu_584 <= a_in_47_fu_892;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_22_fu_604 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_22_fu_604 <= a_in_78_reg_7061;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_23_fu_624 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_23_fu_624 <= a_in_49_fu_900;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_24_fu_640 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        a_in_24_fu_640 <= ap_phi_reg_pp0_iter2_a_in_80_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_25_fu_652 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_25_fu_652 <= a_in_50_fu_912;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_26_fu_664 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_26_fu_664 <= a_in_51_fu_924;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_27_fu_676 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_27_fu_676 <= a_in_83_reg_7154;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_28_fu_692 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        a_in_28_fu_692 <= ap_phi_reg_pp0_iter2_a_in_84_reg_1612;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_29_fu_712 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_29_fu_712 <= a_in_53_fu_948;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            a_in_2_fu_280 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            a_in_2_fu_280 <= a_in_58_reg_7798;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_30_fu_732 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_30_fu_732 <= a_in_54_fu_952;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_31_fu_752 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_31_fu_752 <= a_in_55_fu_956;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_32_fu_768 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_32_fu_768 <= a_in_fu_256;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_33_fu_772 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        a_in_33_fu_772 <= a_in_1_fu_268;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            a_in_34_fu_776 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            a_in_34_fu_776 <= a_in_2_fu_280;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_35_fu_780 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_35_fu_780 <= a_in_4_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_36_fu_784 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_36_fu_784 <= a_in_5_fu_328;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_37_fu_788 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        a_in_37_fu_788 <= a_in_6_fu_348;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_38_fu_800 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_38_fu_800 <= a_in_8_fu_384;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_39_fu_812 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_39_fu_812 <= a_in_9_fu_396;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            a_in_3_fu_292 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            a_in_3_fu_292 <= a_in_59_reg_7835;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_40_fu_824 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_40_fu_824 <= a_in_10_fu_408;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_41_fu_836 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_41_fu_836 <= a_in_12_fu_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_42_fu_840 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_42_fu_840 <= a_in_13_fu_456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_43_fu_844 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_43_fu_844 <= a_in_14_fu_476;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            a_in_44_fu_856 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            a_in_44_fu_856 <= a_in_16_fu_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_45_fu_868 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_45_fu_868 <= a_in_17_fu_524;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_46_fu_880 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_46_fu_880 <= a_in_18_fu_536;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_47_fu_892 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        a_in_47_fu_892 <= a_in_20_fu_564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_48_fu_896 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_48_fu_896 <= a_in_21_fu_584;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_49_fu_900 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_49_fu_900 <= a_in_22_fu_604;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_4_fu_308 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_in_4_fu_308 <= ap_phi_mux_a_in_60_phi_fu_1460_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_50_fu_912 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_in_50_fu_912 <= a_in_24_fu_640;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_51_fu_924 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_51_fu_924 <= a_in_25_fu_652;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_52_fu_936 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_52_fu_936 <= a_in_26_fu_664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_53_fu_948 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_in_53_fu_948 <= a_in_28_fu_692;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_54_fu_952 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_54_fu_952 <= a_in_29_fu_712;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_55_fu_956 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_55_fu_956 <= a_in_30_fu_732;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_5_fu_328 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        a_in_5_fu_328 <= a_in_61_reg_7411;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2046)) begin
        if (((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            a_in_60_reg_1456 <= reg_1650;
        end else if ((1'b1 == 1'b1)) begin
            a_in_60_reg_1456 <= ap_phi_reg_pp0_iter1_a_in_60_reg_1456;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        a_in_64_reg_1492 <= reg_1650;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | (~(icmp_ln67_reg_6980_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)))) begin
        a_in_64_reg_1492 <= ap_phi_reg_pp0_iter1_a_in_64_reg_1492;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_68_reg_1516 <= reg_1662;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | (~(icmp_ln67_reg_6980_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)))) begin
        a_in_68_reg_1516 <= ap_phi_reg_pp0_iter1_a_in_68_reg_1516;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_6_fu_348 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        a_in_6_fu_348 <= a_in_62_reg_7585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_7_fu_368 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_7_fu_368 <= a_in_63_reg_7744;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_8_fu_384 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        a_in_8_fu_384 <= ap_phi_mux_a_in_64_phi_fu_1496_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_9_fu_396 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        a_in_9_fu_396 <= a_in_38_fu_800;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_fu_256 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_fu_256 <= a_in_56_reg_1444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_a_in_56_reg_1444 <= reg_1636;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_a_in_56_reg_1444 <= ap_phi_reg_pp0_iter0_a_in_56_reg_1444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        if ((1'b1 == ap_condition_4040)) begin
            ap_phi_reg_pp0_iter1_a_in_80_reg_1588 <= 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_a_in_80_reg_1588 <= ap_phi_reg_pp0_iter0_a_in_80_reg_1588;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        if ((1'b1 == ap_condition_4045)) begin
            ap_phi_reg_pp0_iter1_a_in_84_reg_1612 <= 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_a_in_84_reg_1612 <= ap_phi_reg_pp0_iter0_a_in_84_reg_1612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_b_in_56_reg_1468 <= reg_1643;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter1_b_in_56_reg_1468 <= ap_phi_reg_pp0_iter0_b_in_56_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        if ((1'b1 == ap_condition_4040)) begin
            ap_phi_reg_pp0_iter1_b_in_62_reg_1600 <= 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_b_in_62_reg_1600 <= ap_phi_reg_pp0_iter0_b_in_62_reg_1600;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        if ((1'b1 == ap_condition_4045)) begin
            ap_phi_reg_pp0_iter1_b_in_63_reg_1624 <= 16'd0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_b_in_63_reg_1624 <= ap_phi_reg_pp0_iter0_b_in_63_reg_1624;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_a_in_80_reg_1588 <= reg_1662;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_a_in_80_reg_1588 <= ap_phi_reg_pp0_iter1_a_in_80_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter2_a_in_84_reg_1612 <= gmem0_addr_7_read_reg_7887;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_a_in_84_reg_1612 <= ap_phi_reg_pp0_iter1_a_in_84_reg_1612;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_b_in_62_reg_1600 <= reg_1668;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_b_in_62_reg_1600 <= ap_phi_reg_pp0_iter1_b_in_62_reg_1600;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd0))) begin
        ap_phi_reg_pp0_iter2_b_in_63_reg_1624 <= gmem1_addr_7_read_reg_7892;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ap_phi_reg_pp0_iter2_b_in_63_reg_1624 <= ap_phi_reg_pp0_iter1_b_in_63_reg_1624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_10_fu_448 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_10_fu_448 <= b_in_34_fu_804;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_11_fu_460 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_11_fu_460 <= b_in_35_fu_808;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_12_fu_468 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_12_fu_468 <= b_in_36_fu_816;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_13_fu_480 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_13_fu_480 <= b_in_37_fu_820;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_14_fu_488 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_14_fu_488 <= b_in_38_fu_828;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_15_fu_500 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_15_fu_500 <= b_in_39_fu_832;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            b_in_16_fu_556 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            b_in_16_fu_556 <= b_in_72_reg_7804;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_17_fu_568 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        b_in_17_fu_568 <= b_in_73_reg_7591;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_18_fu_576 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_18_fu_576 <= b_in_74_reg_6950;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_19_fu_588 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_19_fu_588 <= b_in_75_reg_6956;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_1_fu_312 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        b_in_1_fu_312 <= ap_phi_mux_b_in_57_phi_fu_1484_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_20_fu_596 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_20_fu_596 <= b_in_76_reg_6962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_21_fu_608 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_21_fu_608 <= b_in_77_reg_6968;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_22_fu_616 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_22_fu_616 <= b_in_78_reg_6974;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_23_fu_628 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_23_fu_628 <= b_in_79_reg_7055;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            b_in_24_fu_684 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            b_in_24_fu_684 <= b_in_80_reg_7841;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_25_fu_696 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        b_in_25_fu_696 <= b_in_81_reg_7750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_26_fu_704 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_26_fu_704 <= b_in_82_reg_7284;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_27_fu_716 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_27_fu_716 <= b_in_83_reg_7067;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_28_fu_724 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_28_fu_724 <= b_in_84_reg_7142;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_29_fu_736 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_29_fu_736 <= b_in_85_reg_7148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_2_fu_320 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        b_in_2_fu_320 <= ap_phi_mux_b_in_58_phi_fu_1508_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_30_fu_744 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_30_fu_744 <= b_in_86_reg_7160;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_31_fu_756 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_31_fu_756 <= b_in_87_reg_7166;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_32_fu_792 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        b_in_32_fu_792 <= b_in_fu_300;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_33_fu_796 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_33_fu_796 <= b_in_1_fu_312;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_34_fu_804 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_34_fu_804 <= b_in_2_fu_320;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_35_fu_808 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_35_fu_808 <= b_in_3_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            b_in_36_fu_816 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            b_in_36_fu_816 <= b_in_4_fu_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_37_fu_820 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        b_in_37_fu_820 <= b_in_5_fu_352;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_38_fu_828 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        b_in_38_fu_828 <= b_in_6_fu_360;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_39_fu_832 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        b_in_39_fu_832 <= b_in_7_fu_372;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_3_fu_332 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        b_in_3_fu_332 <= ap_phi_mux_b_in_59_phi_fu_1532_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_40_fu_848 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        b_in_40_fu_848 <= b_in_8_fu_428;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_41_fu_852 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_41_fu_852 <= b_in_9_fu_440;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_42_fu_860 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_42_fu_860 <= b_in_10_fu_448;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_43_fu_864 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_43_fu_864 <= b_in_11_fu_460;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_44_fu_872 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_44_fu_872 <= b_in_12_fu_468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_45_fu_876 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_45_fu_876 <= b_in_13_fu_480;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_46_fu_884 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        b_in_46_fu_884 <= b_in_14_fu_488;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_47_fu_888 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_47_fu_888 <= b_in_15_fu_500;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            b_in_48_fu_904 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            b_in_48_fu_904 <= b_in_16_fu_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_49_fu_908 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        b_in_49_fu_908 <= b_in_17_fu_568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_4_fu_340 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        b_in_4_fu_340 <= ap_phi_mux_b_in_60_phi_fu_1556_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_50_fu_916 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_50_fu_916 <= b_in_18_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_51_fu_920 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_51_fu_920 <= b_in_19_fu_588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_52_fu_928 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_52_fu_928 <= b_in_20_fu_596;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_53_fu_932 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_53_fu_932 <= b_in_21_fu_608;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_54_fu_940 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_54_fu_940 <= b_in_22_fu_616;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_55_fu_944 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_55_fu_944 <= b_in_23_fu_628;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2046)) begin
        if (((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            b_in_57_reg_1480 <= reg_1656;
        end else if ((1'b1 == 1'b1)) begin
            b_in_57_reg_1480 <= ap_phi_reg_pp0_iter1_b_in_57_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        b_in_58_reg_1504 <= reg_1656;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | (~(icmp_ln67_reg_6980_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)))) begin
        b_in_58_reg_1504 <= ap_phi_reg_pp0_iter1_b_in_58_reg_1504;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        b_in_59_reg_1528 <= reg_1668;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | (~(icmp_ln67_reg_6980_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)))) begin
        b_in_59_reg_1528 <= ap_phi_reg_pp0_iter1_b_in_59_reg_1528;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            b_in_5_fu_352 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            b_in_5_fu_352 <= ap_phi_mux_b_in_61_phi_fu_1580_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_6_fu_360 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        b_in_6_fu_360 <= ap_phi_reg_pp0_iter2_b_in_62_reg_1600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_7_fu_372 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        b_in_7_fu_372 <= ap_phi_reg_pp0_iter2_b_in_63_reg_1624;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_8_fu_428 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        b_in_8_fu_428 <= b_in_64_reg_7772;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_9_fu_440 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        b_in_9_fu_440 <= b_in_65_reg_7417;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        b_in_fu_300 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        b_in_fu_300 <= b_in_56_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i290_fu_252 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i290_fu_252 <= grp_fu_5420_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1159292_fu_260 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i_1159292_fu_260 <= grp_fu_5429_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1306_fu_304 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i_1306_fu_304 <= grp_fu_5438_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_1_1309_fu_316 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            conv3_i_i_1_1309_fu_316 <= grp_fu_5303_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1_2312_fu_324 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_1_2312_fu_324 <= grp_fu_5346_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1_3315_fu_336 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_1_3315_fu_336 <= grp_fu_5362_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1_4318_fu_344 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_1_4318_fu_344 <= grp_fu_5380_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_1_5321_fu_356 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            conv3_i_i_1_5321_fu_356 <= grp_fu_5396_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_1_6324_fu_364 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            conv3_i_i_1_6324_fu_364 <= grp_fu_5404_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_1_7327_fu_376 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i_1_7327_fu_376 <= grp_fu_5447_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2169294_fu_264 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_2169294_fu_264 <= grp_fu_5470_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2329_fu_380 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_2329_fu_380 <= grp_fu_5496_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2_1332_fu_388 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_2_1332_fu_388 <= grp_fu_5354_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2_2335_fu_392 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_2_2335_fu_392 <= grp_fu_5023_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2_3338_fu_400 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_2_3338_fu_400 <= grp_fu_5032_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2_4341_fu_404 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_2_4341_fu_404 <= grp_fu_5041_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_2_5344_fu_412 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_2_5344_fu_412 <= grp_fu_5232_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_2_6347_fu_416 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            conv3_i_i_2_6347_fu_416 <= grp_fu_5312_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_2_7350_fu_424 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            conv3_i_i_2_7350_fu_424 <= grp_fu_5320_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3179296_fu_272 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_3179296_fu_272 <= grp_fu_5478_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3352_fu_432 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_3352_fu_432 <= grp_fu_5504_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_1355_fu_444 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_3_1355_fu_444 <= grp_fu_5371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_2358_fu_452 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_2358_fu_452 <= grp_fu_5050_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_3361_fu_464 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_3361_fu_464 <= grp_fu_5059_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_4364_fu_472 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_4364_fu_472 <= grp_fu_5068_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_5367_fu_484 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_5367_fu_484 <= grp_fu_5077_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_6370_fu_492 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_6370_fu_492 <= grp_fu_5086_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_3_7373_fu_504 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_3_7373_fu_504 <= grp_fu_5095_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4189298_fu_276 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_4189298_fu_276 <= grp_fu_5487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4375_fu_508 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        conv3_i_i_4375_fu_508 <= grp_fu_5513_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_1378_fu_516 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_4_1378_fu_516 <= grp_fu_5388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_2381_fu_520 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_2381_fu_520 <= grp_fu_5104_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_3384_fu_528 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_3384_fu_528 <= grp_fu_5112_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_4387_fu_532 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_4387_fu_532 <= grp_fu_5120_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_5390_fu_540 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_5390_fu_540 <= grp_fu_5128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_6393_fu_544 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_6393_fu_544 <= grp_fu_5136_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_4_7396_fu_552 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_4_7396_fu_552 <= grp_fu_5144_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5199300_fu_284 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_5199300_fu_284 <= grp_fu_5522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5398_fu_560 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_5398_fu_560 <= grp_fu_5531_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_5_1401_fu_572 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
            conv3_i_i_5_1401_fu_572 <= grp_fu_5412_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_2404_fu_580 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_2404_fu_580 <= grp_fu_5241_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_3407_fu_592 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_3407_fu_592 <= grp_fu_5153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_4410_fu_600 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_4410_fu_600 <= grp_fu_5162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_5413_fu_612 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_5413_fu_612 <= grp_fu_5170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_6416_fu_620 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_6416_fu_620 <= grp_fu_5179_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_5_7419_fu_632 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_5_7419_fu_632 <= grp_fu_5188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6209302_fu_288 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_6209302_fu_288 <= grp_fu_5540_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6421_fu_636 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_6421_fu_636 <= grp_fu_5557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_1424_fu_644 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i_6_1424_fu_644 <= grp_fu_5455_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_6_2427_fu_648 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            conv3_i_i_6_2427_fu_648 <= grp_fu_5329_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_3430_fu_656 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_6_3430_fu_656 <= grp_fu_5197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_4433_fu_660 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_6_4433_fu_660 <= grp_fu_5205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_5436_fu_668 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_6_5436_fu_668 <= grp_fu_5214_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_6439_fu_672 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_6_6439_fu_672 <= grp_fu_5223_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_6_7442_fu_680 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_6_7442_fu_680 <= grp_fu_5250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7219304_fu_296 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_7219304_fu_296 <= grp_fu_5548_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7444_fu_688 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        conv3_i_i_7444_fu_688 <= grp_fu_5565_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_1447_fu_700 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        conv3_i_i_7_1447_fu_700 <= grp_fu_5462_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_983)) begin
        if ((ap_loop_init == 1'b1)) begin
            conv3_i_i_7_2450_fu_708 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln67_reg_6980 == 1'd0))) begin
            conv3_i_i_7_2450_fu_708 <= grp_fu_5337_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_3453_fu_720 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_7_3453_fu_720 <= grp_fu_5258_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_4456_fu_728 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_7_4456_fu_728 <= grp_fu_5267_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_5459_fu_740 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_7_5459_fu_740 <= grp_fu_5276_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_6462_fu_748 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_7_6462_fu_748 <= grp_fu_5285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        conv3_i_i_7_7465_fu_760 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0) & (icmp_ln67_reg_6980 == 1'd0))) begin
        conv3_i_i_7_7465_fu_760 <= grp_fu_5294_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        k_fu_764 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln67_fu_2601_p2 == 1'd0))) begin
        k_fu_764 <= add_ln67_fu_2607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        a_in_20_load_reg_7719 <= a_in_20_fu_564;
        a_in_83_reg_7154 <= a_in_52_fu_936;
        b_in_5_load_reg_7714 <= b_in_5_fu_352;
        b_in_84_reg_7142 <= b_in_52_fu_928;
        b_in_85_reg_7148 <= b_in_53_fu_932;
        b_in_86_reg_7160 <= b_in_54_fu_940;
        b_in_87_reg_7166 <= b_in_55_fu_944;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_in_24_load_reg_7734 <= a_in_24_fu_640;
        a_in_28_load_reg_7739 <= a_in_28_fu_692;
        a_in_67_reg_7273 <= a_in_40_fu_824;
        b_in_6_load_reg_7724 <= b_in_6_fu_360;
        b_in_7_load_reg_7729 <= b_in_7_fu_372;
        b_in_82_reg_7284 <= b_in_50_fu_916;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        a_in_56_reg_1444 <= ap_phi_reg_pp0_iter1_a_in_56_reg_1444;
        b_in_56_reg_1468 <= ap_phi_reg_pp0_iter1_b_in_56_reg_1468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        a_in_57_reg_7766 <= a_in_32_fu_768;
        b_in_64_reg_7772 <= b_in_32_fu_792;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        a_in_58_reg_7798 <= a_in_33_fu_772;
        a_in_62_reg_7585 <= a_in_36_fu_784;
        b_in_72_reg_7804 <= b_in_40_fu_848;
        b_in_73_reg_7591 <= b_in_41_fu_852;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        a_in_59_reg_7835 <= a_in_34_fu_776;
        b_in_80_reg_7841 <= b_in_48_fu_904;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        a_in_61_reg_7411 <= a_in_35_fu_780;
        a_in_63_reg_7744 <= a_in_37_fu_788;
        b_in_65_reg_7417 <= b_in_33_fu_796;
        b_in_81_reg_7750 <= b_in_49_fu_908;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        a_in_66_reg_6923 <= a_in_39_fu_812;
        a_in_71_reg_6944 <= a_in_43_fu_844;
        b_in_74_reg_6950 <= b_in_42_fu_860;
        b_in_75_reg_6956 <= b_in_43_fu_864;
        b_in_76_reg_6962 <= b_in_44_fu_872;
        b_in_77_reg_6968 <= b_in_45_fu_876;
        b_in_78_reg_6974 <= b_in_46_fu_884;
        gmem0_addr_reg_6988 <= sext_ln81_fu_2654_p1;
        gmem1_addr_reg_6994 <= sext_ln94_fu_2695_p1;
        icmp_ln67_reg_6980 <= icmp_ln67_fu_2601_p2;
        icmp_ln67_reg_6980_pp0_iter1_reg <= icmp_ln67_reg_6980;
        icmp_ln67_reg_6980_pp0_iter2_reg <= icmp_ln67_reg_6980_pp0_iter1_reg;
        icmp_ln80_reg_6984 <= icmp_ln80_fu_2623_p2;
        icmp_ln80_reg_6984_pp0_iter1_reg <= icmp_ln80_reg_6984;
        k_1_reg_6901 <= k_fu_764;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        a_in_78_reg_7061 <= a_in_48_fu_896;
        b_in_79_reg_7055 <= b_in_47_fu_888;
        b_in_83_reg_7067 <= b_in_51_fu_920;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        a_in_80_reg_1588 <= ap_phi_reg_pp0_iter2_a_in_80_reg_1588;
        b_in_62_reg_1600 <= ap_phi_reg_pp0_iter2_b_in_62_reg_1600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        a_in_84_reg_1612 <= ap_phi_reg_pp0_iter2_a_in_84_reg_1612;
        b_in_63_reg_1624 <= ap_phi_reg_pp0_iter2_b_in_63_reg_1624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp1))) begin
        gmem0_addr_1_reg_7085 <= sext_ln81_1_fu_2880_p1;
        gmem1_addr_1_reg_7091 <= sext_ln94_1_fu_2921_p1;
        icmp_ln80_1_reg_7081 <= icmp_ln80_1_fu_2841_p2;
        icmp_ln80_1_reg_7081_pp0_iter1_reg <= icmp_ln80_1_reg_7081;
        zext_ln67_reg_7073[4 : 0] <= zext_ln67_fu_2822_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3))) begin
        gmem0_addr_2_reg_7176 <= sext_ln81_2_fu_3085_p1;
        gmem1_addr_2_reg_7182 <= sext_ln94_2_fu_3126_p1;
        icmp_ln80_2_reg_7172 <= icmp_ln80_2_fu_3036_p2;
        icmp_ln80_2_reg_7172_pp0_iter1_reg <= icmp_ln80_2_reg_7172;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp5))) begin
        gmem0_addr_3_reg_7304 <= sext_ln81_3_fu_3325_p1;
        gmem1_addr_3_reg_7310 <= sext_ln94_3_fu_3366_p1;
        icmp_ln80_3_reg_7300 <= icmp_ln80_3_fu_3282_p2;
        icmp_ln80_3_reg_7300_pp0_iter1_reg <= icmp_ln80_3_reg_7300;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp7))) begin
        gmem0_addr_4_reg_7447 <= sext_ln81_4_fu_3619_p1;
        gmem1_addr_4_reg_7453 <= sext_ln94_4_fu_3660_p1;
        icmp_ln80_4_reg_7443 <= icmp_ln80_4_fu_3570_p2;
        icmp_ln80_4_reg_7443_pp0_iter1_reg <= icmp_ln80_4_reg_7443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp9))) begin
        gmem0_addr_5_reg_7523 <= sext_ln81_5_fu_3830_p1;
        gmem1_addr_5_reg_7529 <= sext_ln94_5_fu_3871_p1;
        icmp_ln80_5_reg_7519 <= icmp_ln80_5_fu_3791_p2;
        icmp_ln80_5_reg_7519_pp0_iter1_reg <= icmp_ln80_5_reg_7519;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg))) begin
        gmem0_addr_6_reg_7601 <= sext_ln81_6_fu_4027_p1;
        gmem0_addr_7_reg_7611 <= sext_ln81_7_fu_4095_p1;
        gmem1_addr_6_reg_7617 <= sext_ln94_6_fu_4136_p1;
        gmem1_addr_7_reg_7623 <= sext_ln94_7_fu_4177_p1;
        icmp_ln80_6_reg_7597 <= icmp_ln80_6_fu_3974_p2;
        icmp_ln80_6_reg_7597_pp0_iter1_reg <= icmp_ln80_6_reg_7597;
        icmp_ln80_7_reg_7607 <= icmp_ln80_7_fu_4052_p2;
        icmp_ln80_7_reg_7607_pp0_iter1_reg <= icmp_ln80_7_reg_7607;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gmem0_addr_7_read_reg_7887 <= m_axi_gmem0_0_RDATA;
        gmem1_addr_7_read_reg_7892 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)))) begin
        reg_1636 <= m_axi_gmem0_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp26) & (1'b0 == ap_block_pp0_stage6_subdone_grp26_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg)))) begin
        reg_1643 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)))) begin
        reg_1650 <= m_axi_gmem0_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp22) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg)))) begin
        reg_1656 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)))) begin
        reg_1662 <= m_axi_gmem0_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp24) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg)))) begin
        reg_1668 <= m_axi_gmem1_0_RDATA;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (icmp_ln67_reg_6980 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_a_in_60_phi_fu_1460_p4 = reg_1650;
    end else begin
        ap_phi_mux_a_in_60_phi_fu_1460_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_a_in_64_phi_fu_1496_p4 = reg_1650;
    end else begin
        ap_phi_mux_a_in_64_phi_fu_1496_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_a_in_68_phi_fu_1520_p4 = reg_1662;
    end else begin
        ap_phi_mux_a_in_68_phi_fu_1520_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_a_in_72_phi_fu_1544_p4 = reg_1636;
    end else begin
        ap_phi_mux_a_in_72_phi_fu_1544_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_5_reg_7519_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_a_in_76_phi_fu_1568_p4 = reg_1636;
    end else begin
        ap_phi_mux_a_in_76_phi_fu_1568_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_b_in_57_phi_fu_1484_p4 = reg_1656;
    end else begin
        ap_phi_mux_b_in_57_phi_fu_1484_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_b_in_58_phi_fu_1508_p4 = reg_1656;
    end else begin
        ap_phi_mux_b_in_58_phi_fu_1508_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_b_in_59_phi_fu_1532_p4 = reg_1668;
    end else begin
        ap_phi_mux_b_in_59_phi_fu_1532_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_b_in_60_phi_fu_1556_p4 = reg_1643;
    end else begin
        ap_phi_mux_b_in_60_phi_fu_1556_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln80_5_reg_7519_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_b_in_61_phi_fu_1580_p4 = reg_1643;
    end else begin
        ap_phi_mux_b_in_61_phi_fu_1580_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i290_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i290_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1159292_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1159292_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1306_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1306_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_1309_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_1309_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_2312_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_2312_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_3315_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_3315_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_4318_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_4318_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_5321_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_5321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_6324_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_6324_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_1_7327_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_1_7327_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2169294_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2169294_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2329_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2329_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_1332_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_1332_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_2335_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_2335_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_3338_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_3338_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_4341_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_4341_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_5344_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_5344_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_6347_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_6347_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_2_7350_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_2_7350_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3179296_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3179296_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3352_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3352_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_1355_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_1355_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_2358_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_2358_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_3361_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_3361_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_4364_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_4364_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_5367_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_5367_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_6370_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_6370_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_3_7373_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_3_7373_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4189298_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4189298_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4375_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4375_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_1378_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_1378_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_2381_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_2381_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_3384_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_3384_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_4387_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_4387_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_5390_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_5390_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_6393_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_6393_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_4_7396_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_4_7396_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5199300_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5199300_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5398_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5398_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_1401_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_1401_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_2404_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_2404_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_3407_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_3407_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_4410_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_4410_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_5413_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_5413_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_6416_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_6416_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_5_7419_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_5_7419_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6209302_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6209302_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6421_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6421_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_1424_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_1424_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_2427_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_2427_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_3430_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_3430_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_4433_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_4433_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_5436_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_5436_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_6439_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_6439_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_6_7442_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_6_7442_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7219304_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7219304_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7444_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7444_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_1447_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_1447_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_2450_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_2450_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_3453_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_3453_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_4456_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_4456_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_5459_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_5459_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_6462_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_6462_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0) & (icmp_ln67_reg_6980_pp0_iter2_reg == 1'd1))) begin
        conv3_i_i_7_7465_out_ap_vld = 1'b1;
    end else begin
        conv3_i_i_7_7465_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln80_7_reg_7607 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_grp15) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_6_reg_7597 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage0_grp13) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_4_reg_7443 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_grp9) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_3_reg_7300 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_grp7) & (icmp_ln67_reg_6980 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp11) 
    & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op914_readreq_state8 == 1'b1)) | ((icmp_ln80_2_reg_7172 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_grp5) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_1_reg_7081 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_grp3) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_reg_6984 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_grp1) & (icmp_ln67_reg_6980 == 1'd0)))) begin
        gmem0_blk_n_AR = m_axi_gmem0_0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg) & (1'b0 == ap_block_pp0_stage0_grp29)) | ((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg) & (1'b0 == ap_block_pp0_stage6_grp25)) | ((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg) & (1'b0 == ap_block_pp0_stage5_grp23)) | ((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg) & (1'b0 == ap_block_pp0_stage4_grp21)) | ((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg) & (1'b0 == ap_block_pp0_stage3_grp19)) | ((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg) & (1'b0 == ap_block_pp0_stage2_grp17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op1218_read_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))) begin
        gmem0_blk_n_R = m_axi_gmem0_0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln80_7_reg_7607 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage1_grp16) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_6_reg_7597 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage0_grp14) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_4_reg_7443 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_grp9) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_3_reg_7300 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_grp7) & (icmp_ln67_reg_6980 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_grp11) 
    & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op946_readreq_state8 == 1'b1)) | ((icmp_ln80_2_reg_7172 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_grp5) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_1_reg_7081 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_grp3) & (icmp_ln67_reg_6980 == 1'd0)) | ((icmp_ln80_reg_6984 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_grp1) & (icmp_ln67_reg_6980 == 1'd0)))) begin
        gmem1_blk_n_AR = m_axi_gmem1_0_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)) | ((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg) & (1'b0 == ap_block_pp0_stage0_grp30)) | ((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_subdone_grp26_done_reg) & (1'b0 == ap_block_pp0_stage6_grp26)) | ((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg) & (1'b0 == ap_block_pp0_stage5_grp24)) | ((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg) & (1'b0 == ap_block_pp0_stage4_grp22)) | ((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg) & (1'b0 == ap_block_pp0_stage3_grp20)) | ((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg) & (1'b0 == ap_block_pp0_stage2_grp18)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1223_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)))) begin
        gmem1_blk_n_R = m_axi_gmem1_0_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5023_ce = 1'b1;
    end else begin
        grp_fu_5023_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5032_ce = 1'b1;
    end else begin
        grp_fu_5032_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5041_ce = 1'b1;
    end else begin
        grp_fu_5041_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5050_ce = 1'b1;
    end else begin
        grp_fu_5050_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5059_ce = 1'b1;
    end else begin
        grp_fu_5059_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5068_ce = 1'b1;
    end else begin
        grp_fu_5068_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5077_ce = 1'b1;
    end else begin
        grp_fu_5077_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5086_ce = 1'b1;
    end else begin
        grp_fu_5086_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5095_ce = 1'b1;
    end else begin
        grp_fu_5095_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5104_ce = 1'b1;
    end else begin
        grp_fu_5104_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5112_ce = 1'b1;
    end else begin
        grp_fu_5112_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5120_ce = 1'b1;
    end else begin
        grp_fu_5120_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5128_ce = 1'b1;
    end else begin
        grp_fu_5128_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5136_ce = 1'b1;
    end else begin
        grp_fu_5136_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5144_ce = 1'b1;
    end else begin
        grp_fu_5144_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)))) begin
        grp_fu_5153_ce = 1'b1;
    end else begin
        grp_fu_5153_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5162_ce = 1'b1;
    end else begin
        grp_fu_5162_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5170_ce = 1'b1;
    end else begin
        grp_fu_5170_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5179_ce = 1'b1;
    end else begin
        grp_fu_5179_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5188_ce = 1'b1;
    end else begin
        grp_fu_5188_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5197_ce = 1'b1;
    end else begin
        grp_fu_5197_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5205_ce = 1'b1;
    end else begin
        grp_fu_5205_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5214_ce = 1'b1;
    end else begin
        grp_fu_5214_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)))) begin
        grp_fu_5223_ce = 1'b1;
    end else begin
        grp_fu_5223_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5232_ce = 1'b1;
    end else begin
        grp_fu_5232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5241_ce = 1'b1;
    end else begin
        grp_fu_5241_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5250_ce = 1'b1;
    end else begin
        grp_fu_5250_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5258_ce = 1'b1;
    end else begin
        grp_fu_5258_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5267_ce = 1'b1;
    end else begin
        grp_fu_5267_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5276_ce = 1'b1;
    end else begin
        grp_fu_5276_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5285_ce = 1'b1;
    end else begin
        grp_fu_5285_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)))) begin
        grp_fu_5294_ce = 1'b1;
    end else begin
        grp_fu_5294_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5303_ce = 1'b1;
    end else begin
        grp_fu_5303_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5312_ce = 1'b1;
    end else begin
        grp_fu_5312_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5320_ce = 1'b1;
    end else begin
        grp_fu_5320_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5329_ce = 1'b1;
    end else begin
        grp_fu_5329_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5337_ce = 1'b1;
    end else begin
        grp_fu_5337_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5346_ce = 1'b1;
    end else begin
        grp_fu_5346_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5354_ce = 1'b1;
    end else begin
        grp_fu_5354_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5362_ce = 1'b1;
    end else begin
        grp_fu_5362_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5371_ce = 1'b1;
    end else begin
        grp_fu_5371_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5380_ce = 1'b1;
    end else begin
        grp_fu_5380_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5388_ce = 1'b1;
    end else begin
        grp_fu_5388_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5396_ce = 1'b1;
    end else begin
        grp_fu_5396_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5404_ce = 1'b1;
    end else begin
        grp_fu_5404_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5412_ce = 1'b1;
    end else begin
        grp_fu_5412_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5420_ce = 1'b1;
    end else begin
        grp_fu_5420_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5429_ce = 1'b1;
    end else begin
        grp_fu_5429_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5438_ce = 1'b1;
    end else begin
        grp_fu_5438_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5447_ce = 1'b1;
    end else begin
        grp_fu_5447_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5455_ce = 1'b1;
    end else begin
        grp_fu_5455_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5462_ce = 1'b1;
    end else begin
        grp_fu_5462_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5470_ce = 1'b1;
    end else begin
        grp_fu_5470_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5478_ce = 1'b1;
    end else begin
        grp_fu_5478_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5487_ce = 1'b1;
    end else begin
        grp_fu_5487_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5496_ce = 1'b1;
    end else begin
        grp_fu_5496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5504_ce = 1'b1;
    end else begin
        grp_fu_5504_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5513_ce = 1'b1;
    end else begin
        grp_fu_5513_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5522_ce = 1'b1;
    end else begin
        grp_fu_5522_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5531_ce = 1'b1;
    end else begin
        grp_fu_5531_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5540_ce = 1'b1;
    end else begin
        grp_fu_5540_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5548_ce = 1'b1;
    end else begin
        grp_fu_5548_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5557_ce = 1'b1;
    end else begin
        grp_fu_5557_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)))) begin
        grp_fu_5565_ce = 1'b1;
    end else begin
        grp_fu_5565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp15) & (ap_predicate_op1053_readreq_state10 == 1'b1))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_7_reg_7611;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1014_readreq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp13))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_6_reg_7601;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op914_readreq_state8 == 1'b1))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_5_reg_7523;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op831_readreq_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp9))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_4_reg_7447;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op736_readreq_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp7))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_3_reg_7304;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (ap_predicate_op620_readreq_state5 == 1'b1))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_2_reg_7176;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (ap_predicate_op526_readreq_state4 == 1'b1))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_1_reg_7085;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (ap_predicate_op464_readreq_state3 == 1'b1))) begin
        m_axi_gmem0_0_ARADDR = gmem0_addr_reg_6988;
    end else begin
        m_axi_gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op831_readreq_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op736_readreq_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op914_readreq_state8 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (ap_predicate_op620_readreq_state5 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3) 
    & (ap_predicate_op526_readreq_state4 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (ap_predicate_op464_readreq_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp15) & (ap_predicate_op1053_readreq_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1014_readreq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp13)))) begin
        m_axi_gmem0_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op1261_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg)) | ((ap_predicate_op1156_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)) | ((ap_predicate_op1127_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)) | ((ap_predicate_op1101_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)) | ((ap_predicate_op1183_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp25) & (1'b0 
    == ap_block_pp0_stage6_subdone_grp25_done_reg)) | ((ap_predicate_op1074_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op1308_read_state18 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op1218_read_state16 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))) begin
        m_axi_gmem0_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp16) & (ap_predicate_op1061_readreq_state10 == 1'b1))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_7_reg_7623;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1021_readreq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp14))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_6_reg_7617;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op946_readreq_state8 == 1'b1))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_5_reg_7529;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op847_readreq_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp9))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_4_reg_7453;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op753_readreq_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp7))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_3_reg_7310;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (ap_predicate_op635_readreq_state5 == 1'b1))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_2_reg_7182;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3) & (ap_predicate_op541_readreq_state4 == 1'b1))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_1_reg_7091;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (ap_predicate_op476_readreq_state3 == 1'b1))) begin
        m_axi_gmem1_0_ARADDR = gmem1_addr_reg_6994;
    end else begin
        m_axi_gmem1_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op847_readreq_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp9)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (ap_predicate_op753_readreq_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp7)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (ap_predicate_op946_readreq_state8 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp5) & (ap_predicate_op635_readreq_state5 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp3) 
    & (ap_predicate_op541_readreq_state4 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp1) & (ap_predicate_op476_readreq_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp16) & (ap_predicate_op1061_readreq_state10 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1021_readreq_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp14)))) begin
        m_axi_gmem1_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op1265_read_state17 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((ap_predicate_op1163_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_grp24) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg)) | ((ap_predicate_op1136_read_state13 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_grp22) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg)) | ((ap_predicate_op1109_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg)) | ((ap_predicate_op1189_read_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_grp26) & (1'b0 
    == ap_block_pp0_stage6_subdone_grp26_done_reg)) | ((ap_predicate_op1082_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op1310_read_state18 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op1223_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)))) begin
        m_axi_gmem1_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_2607_p2 = (k_fu_764 + 5'd1);

assign add_ln78_1_fu_3021_p2 = ($signed(zext_ln67_reg_7073) + $signed(6'd62));

assign add_ln78_2_fu_3267_p2 = ($signed(zext_ln67_reg_7073) + $signed(6'd61));

assign add_ln78_3_fu_3555_p2 = ($signed(zext_ln67_reg_7073) + $signed(6'd60));

assign add_ln78_4_fu_3776_p2 = ($signed(zext_ln67_reg_7073) + $signed(6'd59));

assign add_ln78_5_fu_3959_p2 = ($signed(k_1_reg_6901) + $signed(5'd26));

assign add_ln78_6_fu_4037_p2 = ($signed(k_1_reg_6901) + $signed(5'd25));

assign add_ln78_fu_2825_p2 = ($signed(zext_ln67_fu_2822_p1) + $signed(6'd63));

assign add_ln81_1_fu_2865_p2 = (zext_ln81_1_fu_2861_p1 + A);

assign add_ln81_2_fu_3070_p2 = (zext_ln81_3_fu_3066_p1 + A);

assign add_ln81_3_fu_3310_p2 = (zext_ln81_4_fu_3306_p1 + A);

assign add_ln81_4_fu_3604_p2 = (zext_ln81_6_fu_3600_p1 + A);

assign add_ln81_5_fu_3815_p2 = (zext_ln81_7_fu_3811_p1 + A);

assign add_ln81_6_fu_4012_p2 = (zext_ln81_9_fu_4008_p1 + A);

assign add_ln81_7_fu_4080_p2 = (zext_ln81_10_fu_4076_p1 + A);

assign add_ln81_fu_2639_p2 = (zext_ln81_fu_2635_p1 + A);

assign add_ln94_1_fu_2906_p2 = (zext_ln94_1_fu_2902_p1 + B);

assign add_ln94_2_fu_3111_p2 = (zext_ln94_2_fu_3107_p1 + B);

assign add_ln94_3_fu_3351_p2 = (zext_ln94_3_fu_3347_p1 + B);

assign add_ln94_4_fu_3645_p2 = (zext_ln94_4_fu_3641_p1 + B);

assign add_ln94_5_fu_3856_p2 = (zext_ln94_5_fu_3852_p1 + B);

assign add_ln94_6_fu_4121_p2 = (zext_ln94_6_fu_4117_p1 + B);

assign add_ln94_7_fu_4162_p2 = (zext_ln94_7_fu_4158_p1 + B);

assign add_ln94_fu_2680_p2 = (zext_ln94_fu_2676_p1 + B);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state17_pp0_stage0_iter2_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage0_iter2_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state9_io_grp14) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state9_io_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg)))));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp13 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_io_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_io_grp14) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp29 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp30 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((1'b1 == ap_block_state17_pp0_stage0_iter2_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg)) | ((1'b1 == ap_block_state17_pp0_stage0_iter2_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state9_io_grp14) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg)) | ((1'b1 == ap_block_state9_io_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg)))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp13 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_io_grp13) & (1'b0 == ap_block_pp0_stage0_subdone_grp13_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp14 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_io_grp14) & (1'b0 == ap_block_pp0_stage0_subdone_grp14_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp29 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp29) & (1'b0 == ap_block_pp0_stage0_subdone_grp29_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp30 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage0_iter2_grp30) & (1'b0 == ap_block_pp0_stage0_subdone_grp30_done_reg));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_io_grp16) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg)) | ((1'b1 == ap_block_state10_io_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)))));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp15 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp16) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage1_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state10_io_grp16) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg)) | ((1'b1 == ap_block_state10_io_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg)))));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp15 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp15) & (1'b0 == ap_block_pp0_stage1_subdone_grp15_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp16 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state10_io_grp16) & (1'b0 == ap_block_pp0_stage1_subdone_grp16_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage2_iter1_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage2_iter1_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)))) | ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp1 = ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp17 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter1_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter1_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state11_pp0_stage2_iter1_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg)) | ((1'b1 == ap_block_state11_pp0_stage2_iter1_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg)))) | ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp1 = ((1'b1 == ap_block_state3_io_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp17 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter1_grp17) & (1'b0 == ap_block_pp0_stage2_subdone_grp17_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp18 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage2_iter1_grp18) & (1'b0 == ap_block_pp0_stage2_subdone_grp18_done_reg));
end

assign ap_block_pp0_stage3_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage3_iter1_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage3_iter1_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)))) | ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp19 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter1_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter1_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state12_pp0_stage3_iter1_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg)) | ((1'b1 == ap_block_state12_pp0_stage3_iter1_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg)))) | ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg)));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp19 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter1_grp19) & (1'b0 == ap_block_pp0_stage3_subdone_grp19_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp20 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage3_iter1_grp20) & (1'b0 == ap_block_pp0_stage3_subdone_grp20_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp3 = ((1'b1 == ap_block_state4_io_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone_grp3_done_reg));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp21 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage4_iter1_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage4_iter1_grp22) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_grp5 = ((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state13_pp0_stage4_iter1_grp22) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg)) | ((1'b1 == ap_block_state13_pp0_stage4_iter1_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg)))) | ((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg)));
end

assign ap_block_pp0_stage4_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp21 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage4_iter1_grp21) & (1'b0 == ap_block_pp0_stage4_subdone_grp21_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp22 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage4_iter1_grp22) & (1'b0 == ap_block_pp0_stage4_subdone_grp22_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp5 = ((1'b1 == ap_block_state5_io_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone_grp5_done_reg));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage5_iter1_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage5_iter1_grp24) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_grp7 = ((1'b1 == ap_block_state6_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state14_pp0_stage5_iter1_grp24) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg)) | ((1'b1 == ap_block_state14_pp0_stage5_iter1_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg)))) | ((1'b1 == ap_block_state6_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg)));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp23 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage5_iter1_grp23) & (1'b0 == ap_block_pp0_stage5_subdone_grp23_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp24 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage5_iter1_grp24) & (1'b0 == ap_block_pp0_stage5_subdone_grp24_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp7 = ((1'b1 == ap_block_state6_io_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp7_done_reg));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage6_iter1_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage6_iter1_grp26) & (1'b0 == ap_block_pp0_stage6_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_grp9 = ((1'b1 == ap_block_state7_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state15_pp0_stage6_iter1_grp26) & (1'b0 == ap_block_pp0_stage6_subdone_grp26_done_reg)) | ((1'b1 == ap_block_state15_pp0_stage6_iter1_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg)))) | ((1'b1 == ap_block_state7_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg)));
end

assign ap_block_pp0_stage6_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp25 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage6_iter1_grp25) & (1'b0 == ap_block_pp0_stage6_subdone_grp25_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp26 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage6_iter1_grp26) & (1'b0 == ap_block_pp0_stage6_subdone_grp26_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp9 = ((1'b1 == ap_block_state7_io_grp9) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone_grp9_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state16_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)) | ((1'b1 == ap_block_state16_pp0_stage7_iter1_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))) | ((1'b1 == ap_block_state8_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg)));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp11 = ((1'b1 == ap_block_state8_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage7_iter1_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b1 == ap_block_state16_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg)) | ((1'b1 == ap_block_state16_pp0_stage7_iter1_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg)))) | ((1'b1 == ap_block_state8_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg)));
end

assign ap_block_pp0_stage7_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp11 = ((1'b1 == ap_block_state8_io_grp11) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp27 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage7_iter1_grp27) & (1'b0 == ap_block_pp0_stage7_subdone_grp27_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp28 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage7_iter1_grp28) & (1'b0 == ap_block_pp0_stage7_subdone_grp28_done_reg));
end

always @ (*) begin
    ap_block_state10_io_grp15 = ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op1053_readreq_state10 == 1'b1));
end

always @ (*) begin
    ap_block_state10_io_grp16 = ((ap_predicate_op1061_readreq_state10 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter1_grp17 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_predicate_op1074_read_state11 == 1'b1));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter1_grp18 = ((ap_predicate_op1082_read_state11 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter1_grp19 = ((ap_predicate_op1101_read_state12 == 1'b1) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter1_grp20 = ((ap_predicate_op1109_read_state12 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage4_iter1_grp21 = ((ap_predicate_op1127_read_state13 == 1'b1) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage4_iter1_grp22 = ((ap_predicate_op1136_read_state13 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage5_iter1_grp23 = ((ap_predicate_op1156_read_state14 == 1'b1) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage5_iter1_grp24 = ((ap_predicate_op1163_read_state14 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage6_iter1_grp25 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_predicate_op1183_read_state15 == 1'b1));
end

always @ (*) begin
    ap_block_state15_pp0_stage6_iter1_grp26 = ((ap_predicate_op1189_read_state15 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage7_iter1_grp27 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_predicate_op1218_read_state16 == 1'b1));
end

always @ (*) begin
    ap_block_state16_pp0_stage7_iter1_grp28 = ((ap_predicate_op1223_read_state16 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter2_grp29 = ((ap_predicate_op1261_read_state17 == 1'b1) & (m_axi_gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage0_iter2_grp30 = ((ap_predicate_op1265_read_state17 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage1_iter2 = (((m_axi_gmem0_0_RVALID == 1'b0) & (ap_predicate_op1308_read_state18 == 1'b1)) | ((ap_predicate_op1310_read_state18 == 1'b1) & (m_axi_gmem1_0_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io_grp1 = (((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op464_readreq_state3 == 1'b1)) | ((ap_predicate_op476_readreq_state3 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state4_io_grp3 = (((ap_predicate_op541_readreq_state4 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op526_readreq_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_io_grp5 = (((ap_predicate_op635_readreq_state5 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op620_readreq_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_io_grp7 = (((ap_predicate_op753_readreq_state6 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op736_readreq_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_io_grp9 = (((ap_predicate_op847_readreq_state7 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op831_readreq_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_io_grp11 = (((ap_predicate_op946_readreq_state8 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0)) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op914_readreq_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_io_grp13 = ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_predicate_op1014_readreq_state9 == 1'b1));
end

always @ (*) begin
    ap_block_state9_io_grp14 = ((ap_predicate_op1021_readreq_state9 == 1'b1) & (m_axi_gmem1_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2046 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0));
end

always @ (*) begin
    ap_condition_4040 = ((icmp_ln80_6_fu_3974_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_condition_4045 = ((icmp_ln80_7_fu_4052_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001_grp11) & (1'b0 == ap_block_pp0_stage7_subdone_grp11_done_reg) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_condition_983 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign ap_phi_reg_pp0_iter0_a_in_56_reg_1444 = 16'd0;

assign ap_phi_reg_pp0_iter0_a_in_80_reg_1588 = 'bx;

assign ap_phi_reg_pp0_iter0_a_in_84_reg_1612 = 'bx;

assign ap_phi_reg_pp0_iter0_b_in_56_reg_1468 = 16'd0;

assign ap_phi_reg_pp0_iter0_b_in_62_reg_1600 = 'bx;

assign ap_phi_reg_pp0_iter0_b_in_63_reg_1624 = 'bx;

assign ap_phi_reg_pp0_iter1_a_in_60_reg_1456 = 16'd0;

assign ap_phi_reg_pp0_iter1_a_in_64_reg_1492 = 16'd0;

assign ap_phi_reg_pp0_iter1_a_in_68_reg_1516 = 16'd0;

assign ap_phi_reg_pp0_iter1_b_in_57_reg_1480 = 16'd0;

assign ap_phi_reg_pp0_iter1_b_in_58_reg_1504 = 16'd0;

assign ap_phi_reg_pp0_iter1_b_in_59_reg_1528 = 16'd0;

always @ (*) begin
    ap_predicate_op1014_readreq_state9 = ((icmp_ln80_6_reg_7597 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1021_readreq_state9 = ((icmp_ln80_6_reg_7597 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1053_readreq_state10 = ((icmp_ln80_7_reg_7607 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1061_readreq_state10 = ((icmp_ln80_7_reg_7607 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op1074_read_state11 = ((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1082_read_state11 = ((icmp_ln80_reg_6984_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1101_read_state12 = ((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1109_read_state12 = ((icmp_ln80_1_reg_7081_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1127_read_state13 = ((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1136_read_state13 = ((icmp_ln80_2_reg_7172_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1156_read_state14 = ((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1163_read_state14 = ((icmp_ln80_3_reg_7300_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1183_read_state15 = ((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1189_read_state15 = ((icmp_ln80_4_reg_7443_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1218_read_state16 = ((icmp_ln80_5_reg_7519_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1223_read_state16 = ((icmp_ln80_5_reg_7519_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1261_read_state17 = ((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1265_read_state17 = ((icmp_ln80_6_reg_7597_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1308_read_state18 = ((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1310_read_state18 = ((icmp_ln80_7_reg_7607_pp0_iter1_reg == 1'd1) & (icmp_ln67_reg_6980_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op464_readreq_state3 = ((icmp_ln80_reg_6984 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_readreq_state3 = ((icmp_ln80_reg_6984 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op526_readreq_state4 = ((icmp_ln80_1_reg_7081 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op541_readreq_state4 = ((icmp_ln80_1_reg_7081 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op620_readreq_state5 = ((icmp_ln80_2_reg_7172 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op635_readreq_state5 = ((icmp_ln80_2_reg_7172 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op736_readreq_state6 = ((icmp_ln80_3_reg_7300 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op753_readreq_state6 = ((icmp_ln80_3_reg_7300 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op831_readreq_state7 = ((icmp_ln80_4_reg_7443 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op847_readreq_state7 = ((icmp_ln80_4_reg_7443 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op914_readreq_state8 = ((icmp_ln80_5_reg_7519 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

always @ (*) begin
    ap_predicate_op946_readreq_state8 = ((icmp_ln80_5_reg_7519 == 1'd1) & (icmp_ln67_reg_6980 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign conv3_i_i290_out = conv3_i_i290_fu_252;

assign conv3_i_i_1159292_out = conv3_i_i_1159292_fu_260;

assign conv3_i_i_1306_out = conv3_i_i_1306_fu_304;

assign conv3_i_i_1_1309_out = conv3_i_i_1_1309_fu_316;

assign conv3_i_i_1_2312_out = conv3_i_i_1_2312_fu_324;

assign conv3_i_i_1_3315_out = conv3_i_i_1_3315_fu_336;

assign conv3_i_i_1_4318_out = conv3_i_i_1_4318_fu_344;

assign conv3_i_i_1_5321_out = conv3_i_i_1_5321_fu_356;

assign conv3_i_i_1_6324_out = conv3_i_i_1_6324_fu_364;

assign conv3_i_i_1_7327_out = conv3_i_i_1_7327_fu_376;

assign conv3_i_i_2169294_out = conv3_i_i_2169294_fu_264;

assign conv3_i_i_2329_out = conv3_i_i_2329_fu_380;

assign conv3_i_i_2_1332_out = conv3_i_i_2_1332_fu_388;

assign conv3_i_i_2_2335_out = conv3_i_i_2_2335_fu_392;

assign conv3_i_i_2_3338_out = conv3_i_i_2_3338_fu_400;

assign conv3_i_i_2_4341_out = conv3_i_i_2_4341_fu_404;

assign conv3_i_i_2_5344_out = conv3_i_i_2_5344_fu_412;

assign conv3_i_i_2_6347_out = conv3_i_i_2_6347_fu_416;

assign conv3_i_i_2_7350_out = conv3_i_i_2_7350_fu_424;

assign conv3_i_i_3179296_out = conv3_i_i_3179296_fu_272;

assign conv3_i_i_3352_out = conv3_i_i_3352_fu_432;

assign conv3_i_i_3_1355_out = conv3_i_i_3_1355_fu_444;

assign conv3_i_i_3_2358_out = conv3_i_i_3_2358_fu_452;

assign conv3_i_i_3_3361_out = conv3_i_i_3_3361_fu_464;

assign conv3_i_i_3_4364_out = conv3_i_i_3_4364_fu_472;

assign conv3_i_i_3_5367_out = conv3_i_i_3_5367_fu_484;

assign conv3_i_i_3_6370_out = conv3_i_i_3_6370_fu_492;

assign conv3_i_i_3_7373_out = conv3_i_i_3_7373_fu_504;

assign conv3_i_i_4189298_out = conv3_i_i_4189298_fu_276;

assign conv3_i_i_4375_out = conv3_i_i_4375_fu_508;

assign conv3_i_i_4_1378_out = conv3_i_i_4_1378_fu_516;

assign conv3_i_i_4_2381_out = conv3_i_i_4_2381_fu_520;

assign conv3_i_i_4_3384_out = conv3_i_i_4_3384_fu_528;

assign conv3_i_i_4_4387_out = conv3_i_i_4_4387_fu_532;

assign conv3_i_i_4_5390_out = conv3_i_i_4_5390_fu_540;

assign conv3_i_i_4_6393_out = conv3_i_i_4_6393_fu_544;

assign conv3_i_i_4_7396_out = conv3_i_i_4_7396_fu_552;

assign conv3_i_i_5199300_out = conv3_i_i_5199300_fu_284;

assign conv3_i_i_5398_out = conv3_i_i_5398_fu_560;

assign conv3_i_i_5_1401_out = conv3_i_i_5_1401_fu_572;

assign conv3_i_i_5_2404_out = conv3_i_i_5_2404_fu_580;

assign conv3_i_i_5_3407_out = conv3_i_i_5_3407_fu_592;

assign conv3_i_i_5_4410_out = conv3_i_i_5_4410_fu_600;

assign conv3_i_i_5_5413_out = conv3_i_i_5_5413_fu_612;

assign conv3_i_i_5_6416_out = conv3_i_i_5_6416_fu_620;

assign conv3_i_i_5_7419_out = conv3_i_i_5_7419_fu_632;

assign conv3_i_i_6209302_out = conv3_i_i_6209302_fu_288;

assign conv3_i_i_6421_out = conv3_i_i_6421_fu_636;

assign conv3_i_i_6_1424_out = conv3_i_i_6_1424_fu_644;

assign conv3_i_i_6_2427_out = conv3_i_i_6_2427_fu_648;

assign conv3_i_i_6_3430_out = conv3_i_i_6_3430_fu_656;

assign conv3_i_i_6_4433_out = conv3_i_i_6_4433_fu_660;

assign conv3_i_i_6_5436_out = conv3_i_i_6_5436_fu_668;

assign conv3_i_i_6_6439_out = conv3_i_i_6_6439_fu_672;

assign conv3_i_i_6_7442_out = conv3_i_i_6_7442_fu_680;

assign conv3_i_i_7219304_out = conv3_i_i_7219304_fu_296;

assign conv3_i_i_7444_out = conv3_i_i_7444_fu_688;

assign conv3_i_i_7_1447_out = conv3_i_i_7_1447_fu_700;

assign conv3_i_i_7_2450_out = conv3_i_i_7_2450_fu_708;

assign conv3_i_i_7_3453_out = conv3_i_i_7_3453_fu_720;

assign conv3_i_i_7_4456_out = conv3_i_i_7_4456_fu_728;

assign conv3_i_i_7_5459_out = conv3_i_i_7_5459_fu_740;

assign conv3_i_i_7_6462_out = conv3_i_i_7_6462_fu_748;

assign conv3_i_i_7_7465_out = conv3_i_i_7_7465_fu_760;

assign icmp_ln67_fu_2601_p2 = ((k_fu_764 == 5'd22) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_2841_p2 = ((tmp_1_fu_2831_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_2_fu_3036_p2 = ((tmp_2_fu_3026_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_3_fu_3282_p2 = ((tmp_3_fu_3272_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_4_fu_3570_p2 = ((tmp_4_fu_3560_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_5_fu_3791_p2 = ((tmp_5_fu_3781_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_6_fu_3974_p2 = ((tmp_6_fu_3964_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_7_fu_4052_p2 = ((tmp_7_fu_4042_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_2623_p2 = ((tmp_fu_2613_p4 == 2'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem0_0_ARBURST = 2'd0;

assign m_axi_gmem0_0_ARCACHE = 4'd0;

assign m_axi_gmem0_0_ARID = 1'd0;

assign m_axi_gmem0_0_ARLEN = 64'd1;

assign m_axi_gmem0_0_ARLOCK = 2'd0;

assign m_axi_gmem0_0_ARPROT = 3'd0;

assign m_axi_gmem0_0_ARQOS = 4'd0;

assign m_axi_gmem0_0_ARREGION = 4'd0;

assign m_axi_gmem0_0_ARSIZE = 3'd0;

assign m_axi_gmem0_0_ARUSER = 1'd0;

assign m_axi_gmem0_0_AWADDR = 64'd0;

assign m_axi_gmem0_0_AWBURST = 2'd0;

assign m_axi_gmem0_0_AWCACHE = 4'd0;

assign m_axi_gmem0_0_AWID = 1'd0;

assign m_axi_gmem0_0_AWLEN = 32'd0;

assign m_axi_gmem0_0_AWLOCK = 2'd0;

assign m_axi_gmem0_0_AWPROT = 3'd0;

assign m_axi_gmem0_0_AWQOS = 4'd0;

assign m_axi_gmem0_0_AWREGION = 4'd0;

assign m_axi_gmem0_0_AWSIZE = 3'd0;

assign m_axi_gmem0_0_AWUSER = 1'd0;

assign m_axi_gmem0_0_AWVALID = 1'b0;

assign m_axi_gmem0_0_BREADY = 1'b0;

assign m_axi_gmem0_0_WDATA = 16'd0;

assign m_axi_gmem0_0_WID = 1'd0;

assign m_axi_gmem0_0_WLAST = 1'b0;

assign m_axi_gmem0_0_WSTRB = 2'd0;

assign m_axi_gmem0_0_WUSER = 1'd0;

assign m_axi_gmem0_0_WVALID = 1'b0;

assign m_axi_gmem1_0_ARBURST = 2'd0;

assign m_axi_gmem1_0_ARCACHE = 4'd0;

assign m_axi_gmem1_0_ARID = 1'd0;

assign m_axi_gmem1_0_ARLEN = 64'd1;

assign m_axi_gmem1_0_ARLOCK = 2'd0;

assign m_axi_gmem1_0_ARPROT = 3'd0;

assign m_axi_gmem1_0_ARQOS = 4'd0;

assign m_axi_gmem1_0_ARREGION = 4'd0;

assign m_axi_gmem1_0_ARSIZE = 3'd0;

assign m_axi_gmem1_0_ARUSER = 1'd0;

assign m_axi_gmem1_0_AWADDR = 64'd0;

assign m_axi_gmem1_0_AWBURST = 2'd0;

assign m_axi_gmem1_0_AWCACHE = 4'd0;

assign m_axi_gmem1_0_AWID = 1'd0;

assign m_axi_gmem1_0_AWLEN = 32'd0;

assign m_axi_gmem1_0_AWLOCK = 2'd0;

assign m_axi_gmem1_0_AWPROT = 3'd0;

assign m_axi_gmem1_0_AWQOS = 4'd0;

assign m_axi_gmem1_0_AWREGION = 4'd0;

assign m_axi_gmem1_0_AWSIZE = 3'd0;

assign m_axi_gmem1_0_AWUSER = 1'd0;

assign m_axi_gmem1_0_AWVALID = 1'b0;

assign m_axi_gmem1_0_BREADY = 1'b0;

assign m_axi_gmem1_0_WDATA = 16'd0;

assign m_axi_gmem1_0_WID = 1'd0;

assign m_axi_gmem1_0_WLAST = 1'b0;

assign m_axi_gmem1_0_WSTRB = 2'd0;

assign m_axi_gmem1_0_WUSER = 1'd0;

assign m_axi_gmem1_0_WVALID = 1'b0;

assign or_ln1_fu_2894_p3 = {{trunc_ln94_8_fu_2890_p1}, {4'd2}};

assign or_ln81_2_fu_3292_p4 = {{{{1'd1}, {trunc_ln81_9_fu_3288_p1}}}, {1'd0}};

assign or_ln81_5_fu_3996_p3 = {{1'd1}, {zext_ln81_8_fu_3992_p1}};

assign or_ln81_6_fu_4062_p4 = {{{{1'd1}, {trunc_ln81_13_fu_4058_p1}}}, {1'd0}};

assign or_ln94_1_fu_3099_p3 = {{trunc_ln94_9_fu_3095_p1}, {4'd4}};

assign or_ln94_2_fu_3339_p3 = {{trunc_ln94_10_fu_3335_p1}, {4'd6}};

assign or_ln94_3_fu_3633_p3 = {{trunc_ln94_11_fu_3629_p1}, {4'd8}};

assign or_ln94_4_fu_3844_p3 = {{trunc_ln94_12_fu_3840_p1}, {4'd10}};

assign or_ln94_5_fu_4109_p3 = {{trunc_ln94_13_fu_4105_p1}, {4'd12}};

assign or_ln94_6_fu_4150_p3 = {{trunc_ln94_14_fu_4146_p1}, {4'd14}};

assign sext_ln81_10_fu_4072_p1 = $signed(or_ln81_6_fu_4062_p4);

assign sext_ln81_1_fu_2880_p1 = $signed(trunc_ln81_1_fu_2870_p4);

assign sext_ln81_2_fu_3085_p1 = $signed(trunc_ln81_2_fu_3075_p4);

assign sext_ln81_3_fu_3325_p1 = $signed(trunc_ln81_3_fu_3315_p4);

assign sext_ln81_4_fu_3619_p1 = $signed(trunc_ln81_4_fu_3609_p4);

assign sext_ln81_5_fu_3830_p1 = $signed(trunc_ln81_5_fu_3820_p4);

assign sext_ln81_6_fu_4027_p1 = $signed(trunc_ln81_6_fu_4017_p4);

assign sext_ln81_7_fu_4095_p1 = $signed(trunc_ln81_7_fu_4085_p4);

assign sext_ln81_8_fu_3302_p1 = $signed(or_ln81_2_fu_3292_p4);

assign sext_ln81_9_fu_4004_p1 = $signed(or_ln81_5_fu_3996_p3);

assign sext_ln81_fu_2654_p1 = $signed(trunc_ln1_fu_2644_p4);

assign sext_ln94_1_fu_2921_p1 = $signed(trunc_ln94_1_fu_2911_p4);

assign sext_ln94_2_fu_3126_p1 = $signed(trunc_ln94_2_fu_3116_p4);

assign sext_ln94_3_fu_3366_p1 = $signed(trunc_ln94_3_fu_3356_p4);

assign sext_ln94_4_fu_3660_p1 = $signed(trunc_ln94_4_fu_3650_p4);

assign sext_ln94_5_fu_3871_p1 = $signed(trunc_ln94_5_fu_3861_p4);

assign sext_ln94_6_fu_4136_p1 = $signed(trunc_ln94_6_fu_4126_p4);

assign sext_ln94_7_fu_4177_p1 = $signed(trunc_ln94_7_fu_4167_p4);

assign sext_ln94_fu_2695_p1 = $signed(trunc_ln3_fu_2685_p4);

assign shl_ln1_fu_2668_p3 = {{trunc_ln94_fu_2664_p1}, {4'd0}};

assign shl_ln81_2_fu_3046_p3 = {{trunc_ln81_8_fu_3042_p1}, {1'd0}};

assign shl_ln81_4_fu_3580_p3 = {{trunc_ln81_10_fu_3576_p1}, {1'd0}};

assign shl_ln81_6_fu_3984_p3 = {{trunc_ln81_12_fu_3980_p1}, {1'd0}};

assign shl_ln81_fu_2629_p2 = k_fu_764 << 5'd1;

assign tmp_1_fu_2831_p4 = {{add_ln78_fu_2825_p2[5:3]}};

assign tmp_2_fu_3026_p4 = {{add_ln78_1_fu_3021_p2[5:3]}};

assign tmp_3_fu_3272_p4 = {{add_ln78_2_fu_3267_p2[5:3]}};

assign tmp_4_fu_3560_p4 = {{add_ln78_3_fu_3555_p2[5:3]}};

assign tmp_5_fu_3781_p4 = {{add_ln78_4_fu_3776_p2[5:3]}};

assign tmp_6_fu_3964_p4 = {{add_ln78_5_fu_3959_p2[4:3]}};

assign tmp_7_fu_4042_p4 = {{add_ln78_6_fu_4037_p2[4:3]}};

assign tmp_fu_2613_p4 = {{k_fu_764[4:3]}};

assign trunc_ln1_fu_2644_p4 = {{add_ln81_fu_2639_p2[63:1]}};

assign trunc_ln3_fu_2685_p4 = {{add_ln94_fu_2680_p2[63:1]}};

assign trunc_ln81_10_fu_3576_p1 = add_ln78_3_fu_3555_p2[2:0];

assign trunc_ln81_11_fu_3797_p1 = add_ln78_4_fu_3776_p2[2:0];

assign trunc_ln81_12_fu_3980_p1 = add_ln78_5_fu_3959_p2[2:0];

assign trunc_ln81_13_fu_4058_p1 = add_ln78_6_fu_4037_p2[2:0];

assign trunc_ln81_1_fu_2870_p4 = {{add_ln81_1_fu_2865_p2[63:1]}};

assign trunc_ln81_2_fu_3075_p4 = {{add_ln81_2_fu_3070_p2[63:1]}};

assign trunc_ln81_3_fu_3315_p4 = {{add_ln81_3_fu_3310_p2[63:1]}};

assign trunc_ln81_4_fu_3609_p4 = {{add_ln81_4_fu_3604_p2[63:1]}};

assign trunc_ln81_5_fu_3820_p4 = {{add_ln81_5_fu_3815_p2[63:1]}};

assign trunc_ln81_6_fu_4017_p4 = {{add_ln81_6_fu_4012_p2[63:1]}};

assign trunc_ln81_7_fu_4085_p4 = {{add_ln81_7_fu_4080_p2[63:1]}};

assign trunc_ln81_8_fu_3042_p1 = add_ln78_1_fu_3021_p2[2:0];

assign trunc_ln81_9_fu_3288_p1 = add_ln78_2_fu_3267_p2[2:0];

assign trunc_ln81_fu_2847_p1 = add_ln78_fu_2825_p2[2:0];

assign trunc_ln94_10_fu_3335_p1 = add_ln78_2_fu_3267_p2[2:0];

assign trunc_ln94_11_fu_3629_p1 = add_ln78_3_fu_3555_p2[2:0];

assign trunc_ln94_12_fu_3840_p1 = add_ln78_4_fu_3776_p2[2:0];

assign trunc_ln94_13_fu_4105_p1 = add_ln78_5_fu_3959_p2[2:0];

assign trunc_ln94_14_fu_4146_p1 = add_ln78_6_fu_4037_p2[2:0];

assign trunc_ln94_1_fu_2911_p4 = {{add_ln94_1_fu_2906_p2[63:1]}};

assign trunc_ln94_2_fu_3116_p4 = {{add_ln94_2_fu_3111_p2[63:1]}};

assign trunc_ln94_3_fu_3356_p4 = {{add_ln94_3_fu_3351_p2[63:1]}};

assign trunc_ln94_4_fu_3650_p4 = {{add_ln94_4_fu_3645_p2[63:1]}};

assign trunc_ln94_5_fu_3861_p4 = {{add_ln94_5_fu_3856_p2[63:1]}};

assign trunc_ln94_6_fu_4126_p4 = {{add_ln94_6_fu_4121_p2[63:1]}};

assign trunc_ln94_7_fu_4167_p4 = {{add_ln94_7_fu_4162_p2[63:1]}};

assign trunc_ln94_8_fu_2890_p1 = add_ln78_fu_2825_p2[2:0];

assign trunc_ln94_9_fu_3095_p1 = add_ln78_1_fu_3021_p2[2:0];

assign trunc_ln94_fu_2664_p1 = k_fu_764[2:0];

assign zext_ln67_fu_2822_p1 = k_1_reg_6901;

assign zext_ln81_10_fu_4076_p1 = $unsigned(sext_ln81_10_fu_4072_p1);

assign zext_ln81_1_cast_fu_2851_p4 = {{{{1'd1}, {trunc_ln81_fu_2847_p1}}}, {1'd0}};

assign zext_ln81_1_fu_2861_p1 = zext_ln81_1_cast_fu_2851_p4;

assign zext_ln81_2_fu_3054_p1 = shl_ln81_2_fu_3046_p3;

assign zext_ln81_3_cast_fu_3058_p3 = {{1'd1}, {zext_ln81_2_fu_3054_p1}};

assign zext_ln81_3_fu_3066_p1 = zext_ln81_3_cast_fu_3058_p3;

assign zext_ln81_4_fu_3306_p1 = $unsigned(sext_ln81_8_fu_3302_p1);

assign zext_ln81_5_fu_3588_p1 = shl_ln81_4_fu_3580_p3;

assign zext_ln81_6_cast_fu_3592_p3 = {{1'd1}, {zext_ln81_5_fu_3588_p1}};

assign zext_ln81_6_fu_3600_p1 = zext_ln81_6_cast_fu_3592_p3;

assign zext_ln81_7_cast_fu_3801_p4 = {{{{3'd5}, {trunc_ln81_11_fu_3797_p1}}}, {1'd0}};

assign zext_ln81_7_fu_3811_p1 = zext_ln81_7_cast_fu_3801_p4;

assign zext_ln81_8_fu_3992_p1 = shl_ln81_6_fu_3984_p3;

assign zext_ln81_9_fu_4008_p1 = $unsigned(sext_ln81_9_fu_4004_p1);

assign zext_ln81_fu_2635_p1 = shl_ln81_fu_2629_p2;

assign zext_ln94_1_fu_2902_p1 = or_ln1_fu_2894_p3;

assign zext_ln94_2_fu_3107_p1 = or_ln94_1_fu_3099_p3;

assign zext_ln94_3_fu_3347_p1 = or_ln94_2_fu_3339_p3;

assign zext_ln94_4_fu_3641_p1 = or_ln94_3_fu_3633_p3;

assign zext_ln94_5_fu_3852_p1 = or_ln94_4_fu_3844_p3;

assign zext_ln94_6_fu_4117_p1 = or_ln94_5_fu_4109_p3;

assign zext_ln94_7_fu_4158_p1 = or_ln94_6_fu_4150_p3;

assign zext_ln94_fu_2676_p1 = shl_ln1_fu_2668_p3;

always @ (posedge ap_clk) begin
    zext_ln67_reg_7073[5] <= 1'b0;
end

endmodule //systolic_array_kernel_systolic_array_kernel_Pipeline_CYCLE
