#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6529ecb71ca0 .scope module, "pipeline_regs" "pipeline_regs" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_in";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "instr_out";
    .port_info 4 /OUTPUT 32 "pc_out";
o0x76f3f07cf018 .functor BUFZ 1, C4<z>; HiZ drive
v0x6529ecb74b70_0 .net "clk", 0 0, o0x76f3f07cf018;  0 drivers
o0x76f3f07cf048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6529ecb74c10_0 .net "instr_in", 31 0, o0x76f3f07cf048;  0 drivers
v0x6529ecbacfe0_0 .var "instr_out", 31 0;
o0x76f3f07cf0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x6529ecbad0a0_0 .net "pc_in", 31 0, o0x76f3f07cf0a8;  0 drivers
v0x6529ecbad180_0 .var "pc_out", 31 0;
E_0x6529ecb801e0 .event posedge, v0x6529ecb74b70_0;
S_0x6529ecb781a0 .scope module, "tb_cpu" "tb_cpu" 3 2;
 .timescale -9 -12;
L_0x6529ecbb1b90 .functor BUFZ 32, v0x6529ecbaecd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6529ecbb1c90 .functor BUFZ 32, L_0x6529ecbb11d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6529ecbb1d00 .functor BUFZ 32, v0x6529ecbada00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6529ecbb1d70 .functor BUFZ 1, v0x6529ecbadf90_0, C4<0>, C4<0>, C4<0>;
v0x6529ecbb0a10_0 .net "alu_out", 31 0, L_0x6529ecbb1d00;  1 drivers
v0x6529ecbb0af0_0 .var "clk", 0 0;
v0x6529ecbb0bb0_0 .net "instr", 31 0, L_0x6529ecbb1c90;  1 drivers
v0x6529ecbb0c50_0 .net "pc", 31 0, L_0x6529ecbb1b90;  1 drivers
v0x6529ecbb0d30_0 .net "regWrite", 0 0, L_0x6529ecbb1d70;  1 drivers
v0x6529ecbb0e40_0 .var "rst", 0 0;
S_0x6529ecbad300 .scope module, "core" "cpu_core" 3 8, 4 1 0, S_0x6529ecb781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x6529ecbb0140_0 .net "alu_ctrl", 3 0, v0x6529ecbaddf0_0;  1 drivers
v0x6529ecbb0220_0 .net "alu_out", 31 0, v0x6529ecbada00_0;  1 drivers
v0x6529ecbb0330_0 .net "clk", 0 0, v0x6529ecbb0af0_0;  1 drivers
v0x6529ecbb0420_0 .net "instr", 31 0, L_0x6529ecbb11d0;  1 drivers
v0x6529ecbb04c0_0 .net "pc", 31 0, v0x6529ecbaecd0_0;  1 drivers
v0x6529ecbb0600_0 .net "regWrite", 0 0, v0x6529ecbadf90_0;  1 drivers
v0x6529ecbb06f0_0 .net "reg_rd1", 31 0, L_0x6529ecbb14e0;  1 drivers
v0x6529ecbb0800_0 .net "reg_rd2", 31 0, L_0x6529ecbb1780;  1 drivers
v0x6529ecbb0910_0 .net "rst", 0 0, v0x6529ecbb0e40_0;  1 drivers
L_0x6529ecbb1840 .part L_0x6529ecbb11d0, 15, 5;
L_0x6529ecbb1930 .part L_0x6529ecbb11d0, 20, 5;
L_0x6529ecbb1a20 .part L_0x6529ecbb11d0, 7, 5;
L_0x6529ecbb1ac0 .part L_0x6529ecbb11d0, 0, 7;
S_0x6529ecbad520 .scope module, "alu_inst" "alu" 4 28, 5 1 0, S_0x6529ecbad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v0x6529ecbad760_0 .net "a", 31 0, L_0x6529ecbb14e0;  alias, 1 drivers
v0x6529ecbad860_0 .net "alu_control", 3 0, v0x6529ecbaddf0_0;  alias, 1 drivers
v0x6529ecbad940_0 .net "b", 31 0, L_0x6529ecbb1780;  alias, 1 drivers
v0x6529ecbada00_0 .var "result", 31 0;
E_0x6529ecb80690 .event anyedge, v0x6529ecbad860_0, v0x6529ecbad760_0, v0x6529ecbad940_0;
S_0x6529ecbadb60 .scope module, "control_inst" "control" 4 22, 6 1 0, S_0x6529ecbad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x6529ecbaddf0_0 .var "alu_control", 3 0;
v0x6529ecbaded0_0 .net "opcode", 6 0, L_0x6529ecbb1ac0;  1 drivers
v0x6529ecbadf90_0 .var "regWrite", 0 0;
E_0x6529ecb80f80 .event anyedge, v0x6529ecbaded0_0;
S_0x6529ecbae0b0 .scope module, "imem" "instr_mem" 4 12, 7 1 0, S_0x6529ecbad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x6529ecbb11d0 .functor BUFZ 32, L_0x6529ecbb0ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6529ecbae2c0_0 .net *"_ivl_0", 31 0, L_0x6529ecbb0ee0;  1 drivers
v0x6529ecbae3a0_0 .net *"_ivl_3", 7 0, L_0x6529ecbb0fa0;  1 drivers
v0x6529ecbae480_0 .net *"_ivl_4", 9 0, L_0x6529ecbb1040;  1 drivers
L_0x76f3f0786018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6529ecbae570_0 .net *"_ivl_7", 1 0, L_0x76f3f0786018;  1 drivers
v0x6529ecbae650_0 .net "addr", 31 0, v0x6529ecbaecd0_0;  alias, 1 drivers
v0x6529ecbae780_0 .net "instr", 31 0, L_0x6529ecbb11d0;  alias, 1 drivers
v0x6529ecbae860 .array "memory", 255 0, 31 0;
L_0x6529ecbb0ee0 .array/port v0x6529ecbae860, L_0x6529ecbb1040;
L_0x6529ecbb0fa0 .part v0x6529ecbaecd0_0, 2, 8;
L_0x6529ecbb1040 .concat [ 8 2 0 0], L_0x6529ecbb0fa0, L_0x76f3f0786018;
S_0x6529ecbae980 .scope module, "pc_inst" "pc" 4 11, 8 1 0, S_0x6529ecbad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc_out";
v0x6529ecbaebf0_0 .net "clk", 0 0, v0x6529ecbb0af0_0;  alias, 1 drivers
v0x6529ecbaecd0_0 .var "pc_out", 31 0;
v0x6529ecbaed90_0 .net "rst", 0 0, v0x6529ecbb0e40_0;  alias, 1 drivers
E_0x6529ecb792f0 .event posedge, v0x6529ecbaed90_0, v0x6529ecbaebf0_0;
S_0x6529ecbaeec0 .scope module, "rf" "reg_file" 4 13, 9 1 0, S_0x6529ecbad300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x6529ecbb14e0 .functor BUFZ 32, L_0x6529ecbb12e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6529ecbb1780 .functor BUFZ 32, L_0x6529ecbb15a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6529ecbaf220_0 .net *"_ivl_0", 31 0, L_0x6529ecbb12e0;  1 drivers
v0x6529ecbaf300_0 .net *"_ivl_10", 6 0, L_0x6529ecbb1640;  1 drivers
L_0x76f3f07860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6529ecbaf3e0_0 .net *"_ivl_13", 1 0, L_0x76f3f07860a8;  1 drivers
v0x6529ecbaf4a0_0 .net *"_ivl_2", 6 0, L_0x6529ecbb13a0;  1 drivers
L_0x76f3f0786060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6529ecbaf580_0 .net *"_ivl_5", 1 0, L_0x76f3f0786060;  1 drivers
v0x6529ecbaf6b0_0 .net *"_ivl_8", 31 0, L_0x6529ecbb15a0;  1 drivers
v0x6529ecbaf790_0 .net "clk", 0 0, v0x6529ecbb0af0_0;  alias, 1 drivers
v0x6529ecbaf830_0 .var/i "i", 31 0;
v0x6529ecbaf8f0_0 .net "rd", 4 0, L_0x6529ecbb1a20;  1 drivers
v0x6529ecbaf9d0_0 .net "rd1", 31 0, L_0x6529ecbb14e0;  alias, 1 drivers
v0x6529ecbafac0_0 .net "rd2", 31 0, L_0x6529ecbb1780;  alias, 1 drivers
v0x6529ecbafb90 .array "reg_mem", 31 0, 31 0;
v0x6529ecbafc30_0 .net "reg_write", 0 0, v0x6529ecbadf90_0;  alias, 1 drivers
v0x6529ecbafd00_0 .net "rs1", 4 0, L_0x6529ecbb1840;  1 drivers
v0x6529ecbafdc0_0 .net "rs2", 4 0, L_0x6529ecbb1930;  1 drivers
v0x6529ecbafea0_0 .net "rst", 0 0, v0x6529ecbb0e40_0;  alias, 1 drivers
v0x6529ecbaff70_0 .net "wd", 31 0, v0x6529ecbada00_0;  alias, 1 drivers
L_0x6529ecbb12e0 .array/port v0x6529ecbafb90, L_0x6529ecbb13a0;
L_0x6529ecbb13a0 .concat [ 5 2 0 0], L_0x6529ecbb1840, L_0x76f3f0786060;
L_0x6529ecbb15a0 .array/port v0x6529ecbafb90, L_0x6529ecbb1640;
L_0x6529ecbb1640 .concat [ 5 2 0 0], L_0x6529ecbb1930, L_0x76f3f07860a8;
    .scope S_0x6529ecb71ca0;
T_0 ;
    %wait E_0x6529ecb801e0;
    %load/vec4 v0x6529ecb74c10_0;
    %assign/vec4 v0x6529ecbacfe0_0, 0;
    %load/vec4 v0x6529ecbad0a0_0;
    %assign/vec4 v0x6529ecbad180_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6529ecbae980;
T_1 ;
    %wait E_0x6529ecb792f0;
    %load/vec4 v0x6529ecbaed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6529ecbaecd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6529ecbaecd0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x6529ecbaecd0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6529ecbae0b0;
T_2 ;
    %vpi_call 7 8 "$readmemh", "mem/prog.mem", v0x6529ecbae860 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x6529ecbaeec0;
T_3 ;
    %wait E_0x6529ecb792f0;
    %load/vec4 v0x6529ecbafea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6529ecbaf830_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6529ecbaf830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6529ecbaf830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6529ecbafb90, 0, 4;
    %load/vec4 v0x6529ecbaf830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6529ecbaf830_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6529ecbafc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x6529ecbaff70_0;
    %load/vec4 v0x6529ecbaf8f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6529ecbafb90, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6529ecbadb60;
T_4 ;
    %wait E_0x6529ecb80f80;
    %load/vec4 v0x6529ecbaded0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6529ecbadf90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6529ecbaddf0_0, 0, 4;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6529ecbadf90_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6529ecbaddf0_0, 0, 4;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6529ecbadf90_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6529ecbaddf0_0, 0, 4;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x6529ecbad520;
T_5 ;
    %wait E_0x6529ecb80690;
    %load/vec4 v0x6529ecbad860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6529ecbada00_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x6529ecbad760_0;
    %load/vec4 v0x6529ecbad940_0;
    %and;
    %store/vec4 v0x6529ecbada00_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x6529ecbad760_0;
    %load/vec4 v0x6529ecbad940_0;
    %or;
    %store/vec4 v0x6529ecbada00_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x6529ecbad760_0;
    %load/vec4 v0x6529ecbad940_0;
    %add;
    %store/vec4 v0x6529ecbada00_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x6529ecbad760_0;
    %load/vec4 v0x6529ecbad940_0;
    %sub;
    %store/vec4 v0x6529ecbada00_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6529ecb781a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6529ecbb0af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6529ecbb0e40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x6529ecb781a0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x6529ecbb0af0_0;
    %inv;
    %store/vec4 v0x6529ecbb0af0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x6529ecb781a0;
T_8 ;
    %vpi_call 3 22 "$dumpfile", "waveforms/fib.vcd" {0 0 0};
    %vpi_call 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6529ecb781a0 {0 0 0};
    %vpi_call 3 25 "$display", "---- Fibonacci CPU Test Start ----" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6529ecbb0e40_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 3 28 "$display", "---- Fibonacci CPU Test End ----" {0 0 0};
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/pipeline_regs.v";
    "tb/tb_cpu.v";
    "src/cpu_core.v";
    "src/alu.v";
    "src/control.v";
    "src/instr_mem.v";
    "src/pc.v";
    "src/reg_file.v";
