
tableroPileta_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070d4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  080071e0  080071e0  000171e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007484  08007484  00020100  2**0
                  CONTENTS
  4 .ARM          00000000  08007484  08007484  00020100  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007484  08007484  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007484  08007484  00017484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007488  08007488  00017488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  0800748c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  20000100  0800758c  00020100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000075c  0800758c  0002075c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c68  00000000  00000000  00020129  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c0f  00000000  00000000  00035d91  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001440  00000000  00000000  000399a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  0003ade0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001857e  00000000  00000000  0003c010  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013100  00000000  00000000  0005458e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c024  00000000  00000000  0006768e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e36b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052f4  00000000  00000000  000e3730  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000100 	.word	0x20000100
 8000128:	00000000 	.word	0x00000000
 800012c:	080071c8 	.word	0x080071c8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000104 	.word	0x20000104
 8000148:	080071c8 	.word	0x080071c8

0800014c <spi_74HC165_init>:
 * La función de inicialización está modificada para trabajar con dos
 * integrados 74HC165 a la vez, tratándolos como distintos esclavos SPI.
 * Cada integrado contará con su propia función de lectura, así como sus
 * propias señales CE.
 */
void spi_74HC165_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* PLport, uint16_t PLpin, GPIO_TypeDef* CEport, uint16_t CEpin){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	603b      	str	r3, [r7, #0]
 8000158:	4613      	mov	r3, r2
 800015a:	80fb      	strh	r3, [r7, #6]

	spi_handler=hspi;
 800015c:	4a09      	ldr	r2, [pc, #36]	; (8000184 <spi_74HC165_init+0x38>)
 800015e:	68fb      	ldr	r3, [r7, #12]
 8000160:	6013      	str	r3, [r2, #0]

	portPL = PLport;
 8000162:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC165_init+0x3c>)
 8000164:	68bb      	ldr	r3, [r7, #8]
 8000166:	6013      	str	r3, [r2, #0]
	pinPL = PLpin;
 8000168:	4a08      	ldr	r2, [pc, #32]	; (800018c <spi_74HC165_init+0x40>)
 800016a:	88fb      	ldrh	r3, [r7, #6]
 800016c:	8013      	strh	r3, [r2, #0]

	portCE = CEport;
 800016e:	4a08      	ldr	r2, [pc, #32]	; (8000190 <spi_74HC165_init+0x44>)
 8000170:	683b      	ldr	r3, [r7, #0]
 8000172:	6013      	str	r3, [r2, #0]
	pinCE = CEpin;
 8000174:	4a07      	ldr	r2, [pc, #28]	; (8000194 <spi_74HC165_init+0x48>)
 8000176:	8b3b      	ldrh	r3, [r7, #24]
 8000178:	8013      	strh	r3, [r2, #0]

}
 800017a:	bf00      	nop
 800017c:	3714      	adds	r7, #20
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr
 8000184:	20000154 	.word	0x20000154
 8000188:	2000015c 	.word	0x2000015c
 800018c:	20000158 	.word	0x20000158
 8000190:	20000164 	.word	0x20000164
 8000194:	20000160 	.word	0x20000160

08000198 <spi_74HC165_receiveBotones>:


void spi_74HC165_receiveBotones (uint8_t* pdata, uint16_t sizeData){
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	460b      	mov	r3, r1
 80001a2:	807b      	strh	r3, [r7, #2]

	//carga paralela
	HAL_GPIO_WritePin(portPL, pinPL, 0);
 80001a4:	4b15      	ldr	r3, [pc, #84]	; (80001fc <spi_74HC165_receiveBotones+0x64>)
 80001a6:	6818      	ldr	r0, [r3, #0]
 80001a8:	4b15      	ldr	r3, [pc, #84]	; (8000200 <spi_74HC165_receiveBotones+0x68>)
 80001aa:	881b      	ldrh	r3, [r3, #0]
 80001ac:	2200      	movs	r2, #0
 80001ae:	4619      	mov	r1, r3
 80001b0:	f003 fd5b 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portPL, pinPL, 1);
 80001b4:	4b11      	ldr	r3, [pc, #68]	; (80001fc <spi_74HC165_receiveBotones+0x64>)
 80001b6:	6818      	ldr	r0, [r3, #0]
 80001b8:	4b11      	ldr	r3, [pc, #68]	; (8000200 <spi_74HC165_receiveBotones+0x68>)
 80001ba:	881b      	ldrh	r3, [r3, #0]
 80001bc:	2201      	movs	r2, #1
 80001be:	4619      	mov	r1, r3
 80001c0:	f003 fd53 	bl	8003c6a <HAL_GPIO_WritePin>

	//clock enable
	HAL_GPIO_WritePin(portCE, pinCE, 0);
 80001c4:	4b0f      	ldr	r3, [pc, #60]	; (8000204 <spi_74HC165_receiveBotones+0x6c>)
 80001c6:	6818      	ldr	r0, [r3, #0]
 80001c8:	4b0f      	ldr	r3, [pc, #60]	; (8000208 <spi_74HC165_receiveBotones+0x70>)
 80001ca:	881b      	ldrh	r3, [r3, #0]
 80001cc:	2200      	movs	r2, #0
 80001ce:	4619      	mov	r1, r3
 80001d0:	f003 fd4b 	bl	8003c6a <HAL_GPIO_WritePin>

	//SPI
	HAL_SPI_Receive(spi_handler, pdata, sizeData, 100);
 80001d4:	4b0d      	ldr	r3, [pc, #52]	; (800020c <spi_74HC165_receiveBotones+0x74>)
 80001d6:	6818      	ldr	r0, [r3, #0]
 80001d8:	887a      	ldrh	r2, [r7, #2]
 80001da:	2364      	movs	r3, #100	; 0x64
 80001dc:	6879      	ldr	r1, [r7, #4]
 80001de:	f005 fb60 	bl	80058a2 <HAL_SPI_Receive>

	//clock disable
	HAL_GPIO_WritePin(portCE, pinCE, 1);
 80001e2:	4b08      	ldr	r3, [pc, #32]	; (8000204 <spi_74HC165_receiveBotones+0x6c>)
 80001e4:	6818      	ldr	r0, [r3, #0]
 80001e6:	4b08      	ldr	r3, [pc, #32]	; (8000208 <spi_74HC165_receiveBotones+0x70>)
 80001e8:	881b      	ldrh	r3, [r3, #0]
 80001ea:	2201      	movs	r2, #1
 80001ec:	4619      	mov	r1, r3
 80001ee:	f003 fd3c 	bl	8003c6a <HAL_GPIO_WritePin>
}
 80001f2:	bf00      	nop
 80001f4:	3708      	adds	r7, #8
 80001f6:	46bd      	mov	sp, r7
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	2000015c 	.word	0x2000015c
 8000200:	20000158 	.word	0x20000158
 8000204:	20000164 	.word	0x20000164
 8000208:	20000160 	.word	0x20000160
 800020c:	20000154 	.word	0x20000154

08000210 <spi_74HC165_receiveTeclado>:
//
//	//clock disable
//	HAL_GPIO_WritePin(portCE2, pinCE2, 1);
//}

void spi_74HC165_receiveTeclado (uint8_t* pdata, uint16_t sizeData){
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	460b      	mov	r3, r1
 800021a:	807b      	strh	r3, [r7, #2]

	//carga paralela
	HAL_GPIO_WritePin(portPL, pinPL, 0);
 800021c:	4b17      	ldr	r3, [pc, #92]	; (800027c <spi_74HC165_receiveTeclado+0x6c>)
 800021e:	6818      	ldr	r0, [r3, #0]
 8000220:	4b17      	ldr	r3, [pc, #92]	; (8000280 <spi_74HC165_receiveTeclado+0x70>)
 8000222:	881b      	ldrh	r3, [r3, #0]
 8000224:	2200      	movs	r2, #0
 8000226:	4619      	mov	r1, r3
 8000228:	f003 fd1f 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portPL, pinPL, 1);
 800022c:	4b13      	ldr	r3, [pc, #76]	; (800027c <spi_74HC165_receiveTeclado+0x6c>)
 800022e:	6818      	ldr	r0, [r3, #0]
 8000230:	4b13      	ldr	r3, [pc, #76]	; (8000280 <spi_74HC165_receiveTeclado+0x70>)
 8000232:	881b      	ldrh	r3, [r3, #0]
 8000234:	2201      	movs	r2, #1
 8000236:	4619      	mov	r1, r3
 8000238:	f003 fd17 	bl	8003c6a <HAL_GPIO_WritePin>

	//clock enable
	HAL_GPIO_WritePin(portCE, pinCE, 0);
 800023c:	4b11      	ldr	r3, [pc, #68]	; (8000284 <spi_74HC165_receiveTeclado+0x74>)
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	4b11      	ldr	r3, [pc, #68]	; (8000288 <spi_74HC165_receiveTeclado+0x78>)
 8000242:	881b      	ldrh	r3, [r3, #0]
 8000244:	2200      	movs	r2, #0
 8000246:	4619      	mov	r1, r3
 8000248:	f003 fd0f 	bl	8003c6a <HAL_GPIO_WritePin>

	uint8_t auxData[2];

	//SPI
	HAL_SPI_Receive(spi_handler, auxData, 2, 100);
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <spi_74HC165_receiveTeclado+0x7c>)
 800024e:	6818      	ldr	r0, [r3, #0]
 8000250:	f107 010c 	add.w	r1, r7, #12
 8000254:	2364      	movs	r3, #100	; 0x64
 8000256:	2202      	movs	r2, #2
 8000258:	f005 fb23 	bl	80058a2 <HAL_SPI_Receive>

	//clock disable
	HAL_GPIO_WritePin(portCE, pinCE, 1);
 800025c:	4b09      	ldr	r3, [pc, #36]	; (8000284 <spi_74HC165_receiveTeclado+0x74>)
 800025e:	6818      	ldr	r0, [r3, #0]
 8000260:	4b09      	ldr	r3, [pc, #36]	; (8000288 <spi_74HC165_receiveTeclado+0x78>)
 8000262:	881b      	ldrh	r3, [r3, #0]
 8000264:	2201      	movs	r2, #1
 8000266:	4619      	mov	r1, r3
 8000268:	f003 fcff 	bl	8003c6a <HAL_GPIO_WritePin>

	*pdata = auxData[1];
 800026c:	7b7a      	ldrb	r2, [r7, #13]
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	701a      	strb	r2, [r3, #0]
}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	2000015c 	.word	0x2000015c
 8000280:	20000158 	.word	0x20000158
 8000284:	20000164 	.word	0x20000164
 8000288:	20000160 	.word	0x20000160
 800028c:	20000154 	.word	0x20000154

08000290 <spi_74HC595_init>:
SPI_HandleTypeDef* spi_handler;
GPIO_TypeDef* portST;
uint16_t pinST;


void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	4613      	mov	r3, r2
 800029c:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800029e:	4a0a      	ldr	r2, [pc, #40]	; (80002c8 <spi_74HC595_init+0x38>)
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	6013      	str	r3, [r2, #0]

	portST = STport;
 80002a4:	4a09      	ldr	r2, [pc, #36]	; (80002cc <spi_74HC595_init+0x3c>)
 80002a6:	68bb      	ldr	r3, [r7, #8]
 80002a8:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 80002aa:	4a09      	ldr	r2, [pc, #36]	; (80002d0 <spi_74HC595_init+0x40>)
 80002ac:	88fb      	ldrh	r3, [r7, #6]
 80002ae:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 80002b0:	4b06      	ldr	r3, [pc, #24]	; (80002cc <spi_74HC595_init+0x3c>)
 80002b2:	6818      	ldr	r0, [r3, #0]
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <spi_74HC595_init+0x40>)
 80002b6:	881b      	ldrh	r3, [r3, #0]
 80002b8:	2200      	movs	r2, #0
 80002ba:	4619      	mov	r1, r3
 80002bc:	f003 fcd5 	bl	8003c6a <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 80002c0:	bf00      	nop
 80002c2:	3710      	adds	r7, #16
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	20000154 	.word	0x20000154
 80002cc:	2000016c 	.word	0x2000016c
 80002d0:	20000168 	.word	0x20000168

080002d4 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	460b      	mov	r3, r1
 80002de:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 80002e0:	4b0d      	ldr	r3, [pc, #52]	; (8000318 <spi_74HC595_Transmit+0x44>)
 80002e2:	6818      	ldr	r0, [r3, #0]
 80002e4:	887a      	ldrh	r2, [r7, #2]
 80002e6:	2364      	movs	r3, #100	; 0x64
 80002e8:	6879      	ldr	r1, [r7, #4]
 80002ea:	f005 f9a6 	bl	800563a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(portST, pinST, 1);
 80002ee:	4b0b      	ldr	r3, [pc, #44]	; (800031c <spi_74HC595_Transmit+0x48>)
 80002f0:	6818      	ldr	r0, [r3, #0]
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <spi_74HC595_Transmit+0x4c>)
 80002f4:	881b      	ldrh	r3, [r3, #0]
 80002f6:	2201      	movs	r2, #1
 80002f8:	4619      	mov	r1, r3
 80002fa:	f003 fcb6 	bl	8003c6a <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80002fe:	4b07      	ldr	r3, [pc, #28]	; (800031c <spi_74HC595_Transmit+0x48>)
 8000300:	6818      	ldr	r0, [r3, #0]
 8000302:	4b07      	ldr	r3, [pc, #28]	; (8000320 <spi_74HC595_Transmit+0x4c>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	2200      	movs	r2, #0
 8000308:	4619      	mov	r1, r3
 800030a:	f003 fcae 	bl	8003c6a <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 800030e:	bf00      	nop
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	20000154 	.word	0x20000154
 800031c:	2000016c 	.word	0x2000016c
 8000320:	20000168 	.word	0x20000168

08000324 <turnONFila>:
uint32_t read_input, last_input, fall_input, rise_input;

uint16_t write_output;


void turnONFila (uint8_t filaNum){
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	71fb      	strb	r3, [r7, #7]

	switch (filaNum){
 800032e:	79fb      	ldrb	r3, [r7, #7]
 8000330:	2b03      	cmp	r3, #3
 8000332:	d862      	bhi.n	80003fa <turnONFila+0xd6>
 8000334:	a201      	add	r2, pc, #4	; (adr r2, 800033c <turnONFila+0x18>)
 8000336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800033a:	bf00      	nop
 800033c:	0800034d 	.word	0x0800034d
 8000340:	08000379 	.word	0x08000379
 8000344:	080003a5 	.word	0x080003a5
 8000348:	080003d1 	.word	0x080003d1
		case 0:
			//pongo en 0 la fila 0; resto en 1 (LOGICA NEGATIVA).
			HAL_GPIO_WritePin(OUT_fila0_GPIO_Port, OUT_fila0_Pin, 1);
 800034c:	2201      	movs	r2, #1
 800034e:	2120      	movs	r1, #32
 8000350:	482c      	ldr	r0, [pc, #176]	; (8000404 <turnONFila+0xe0>)
 8000352:	f003 fc8a 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila1_GPIO_Port, OUT_fila1_Pin, 1);
 8000356:	2201      	movs	r2, #1
 8000358:	2110      	movs	r1, #16
 800035a:	482a      	ldr	r0, [pc, #168]	; (8000404 <turnONFila+0xe0>)
 800035c:	f003 fc85 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila2_GPIO_Port, OUT_fila2_Pin, 1);
 8000360:	2201      	movs	r2, #1
 8000362:	2108      	movs	r1, #8
 8000364:	4827      	ldr	r0, [pc, #156]	; (8000404 <turnONFila+0xe0>)
 8000366:	f003 fc80 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila3_GPIO_Port, OUT_fila3_Pin, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000370:	4825      	ldr	r0, [pc, #148]	; (8000408 <turnONFila+0xe4>)
 8000372:	f003 fc7a 	bl	8003c6a <HAL_GPIO_WritePin>
		break;
 8000376:	e041      	b.n	80003fc <turnONFila+0xd8>
		case 1:
			//pongo en 0 la fila 1; resto en 1 (LOGICA NEGATIVA).
			HAL_GPIO_WritePin(OUT_fila0_GPIO_Port, OUT_fila0_Pin, 1);
 8000378:	2201      	movs	r2, #1
 800037a:	2120      	movs	r1, #32
 800037c:	4821      	ldr	r0, [pc, #132]	; (8000404 <turnONFila+0xe0>)
 800037e:	f003 fc74 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila1_GPIO_Port, OUT_fila1_Pin, 1);
 8000382:	2201      	movs	r2, #1
 8000384:	2110      	movs	r1, #16
 8000386:	481f      	ldr	r0, [pc, #124]	; (8000404 <turnONFila+0xe0>)
 8000388:	f003 fc6f 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila2_GPIO_Port, OUT_fila2_Pin, 0);
 800038c:	2200      	movs	r2, #0
 800038e:	2108      	movs	r1, #8
 8000390:	481c      	ldr	r0, [pc, #112]	; (8000404 <turnONFila+0xe0>)
 8000392:	f003 fc6a 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila3_GPIO_Port, OUT_fila3_Pin, 1);
 8000396:	2201      	movs	r2, #1
 8000398:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800039c:	481a      	ldr	r0, [pc, #104]	; (8000408 <turnONFila+0xe4>)
 800039e:	f003 fc64 	bl	8003c6a <HAL_GPIO_WritePin>
		break;
 80003a2:	e02b      	b.n	80003fc <turnONFila+0xd8>
		case 2:
			//pongo en 0 la fila 2; resto en 1 (LOGICA NEGATIVA).
			HAL_GPIO_WritePin(OUT_fila0_GPIO_Port, OUT_fila0_Pin, 1);
 80003a4:	2201      	movs	r2, #1
 80003a6:	2120      	movs	r1, #32
 80003a8:	4816      	ldr	r0, [pc, #88]	; (8000404 <turnONFila+0xe0>)
 80003aa:	f003 fc5e 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila1_GPIO_Port, OUT_fila1_Pin, 0);
 80003ae:	2200      	movs	r2, #0
 80003b0:	2110      	movs	r1, #16
 80003b2:	4814      	ldr	r0, [pc, #80]	; (8000404 <turnONFila+0xe0>)
 80003b4:	f003 fc59 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila2_GPIO_Port, OUT_fila2_Pin, 1);
 80003b8:	2201      	movs	r2, #1
 80003ba:	2108      	movs	r1, #8
 80003bc:	4811      	ldr	r0, [pc, #68]	; (8000404 <turnONFila+0xe0>)
 80003be:	f003 fc54 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila3_GPIO_Port, OUT_fila3_Pin, 1);
 80003c2:	2201      	movs	r2, #1
 80003c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003c8:	480f      	ldr	r0, [pc, #60]	; (8000408 <turnONFila+0xe4>)
 80003ca:	f003 fc4e 	bl	8003c6a <HAL_GPIO_WritePin>
		break;
 80003ce:	e015      	b.n	80003fc <turnONFila+0xd8>
		case 3:
			//pongo en 0 la fila 3; resto en 1 (LOGICA NEGATIVA).
			HAL_GPIO_WritePin(OUT_fila0_GPIO_Port, OUT_fila0_Pin, 0);
 80003d0:	2200      	movs	r2, #0
 80003d2:	2120      	movs	r1, #32
 80003d4:	480b      	ldr	r0, [pc, #44]	; (8000404 <turnONFila+0xe0>)
 80003d6:	f003 fc48 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila1_GPIO_Port, OUT_fila1_Pin, 1);
 80003da:	2201      	movs	r2, #1
 80003dc:	2110      	movs	r1, #16
 80003de:	4809      	ldr	r0, [pc, #36]	; (8000404 <turnONFila+0xe0>)
 80003e0:	f003 fc43 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila2_GPIO_Port, OUT_fila2_Pin, 1);
 80003e4:	2201      	movs	r2, #1
 80003e6:	2108      	movs	r1, #8
 80003e8:	4806      	ldr	r0, [pc, #24]	; (8000404 <turnONFila+0xe0>)
 80003ea:	f003 fc3e 	bl	8003c6a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_fila3_GPIO_Port, OUT_fila3_Pin, 1);
 80003ee:	2201      	movs	r2, #1
 80003f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003f4:	4804      	ldr	r0, [pc, #16]	; (8000408 <turnONFila+0xe4>)
 80003f6:	f003 fc38 	bl	8003c6a <HAL_GPIO_WritePin>
		default:
		break;
 80003fa:	bf00      	nop
	}//end witch
}//end turnONFila
 80003fc:	bf00      	nop
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40010c00 	.word	0x40010c00
 8000408:	40010800 	.word	0x40010800

0800040c <lecturaTeclas>:


void lecturaTeclas (void){
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0

//	last_input = read_input;

	//pulsadores:
	spi_74HC165_receiveBotones (&read_teclas, 1);
 8000412:	2101      	movs	r1, #1
 8000414:	481a      	ldr	r0, [pc, #104]	; (8000480 <lecturaTeclas+0x74>)
 8000416:	f7ff febf 	bl	8000198 <spi_74HC165_receiveBotones>

	//teclado matricial:

	for (uint8_t i = 0; i < 4; i++){
 800041a:	2300      	movs	r3, #0
 800041c:	71fb      	strb	r3, [r7, #7]
 800041e:	e00d      	b.n	800043c <lecturaTeclas+0x30>
		turnONFila(i);
 8000420:	79fb      	ldrb	r3, [r7, #7]
 8000422:	4618      	mov	r0, r3
 8000424:	f7ff ff7e 	bl	8000324 <turnONFila>
		spi_74HC165_receiveTeclado(&read_teclado[i], 1);
 8000428:	79fb      	ldrb	r3, [r7, #7]
 800042a:	4a16      	ldr	r2, [pc, #88]	; (8000484 <lecturaTeclas+0x78>)
 800042c:	4413      	add	r3, r2
 800042e:	2101      	movs	r1, #1
 8000430:	4618      	mov	r0, r3
 8000432:	f7ff feed 	bl	8000210 <spi_74HC165_receiveTeclado>
	for (uint8_t i = 0; i < 4; i++){
 8000436:	79fb      	ldrb	r3, [r7, #7]
 8000438:	3301      	adds	r3, #1
 800043a:	71fb      	strb	r3, [r7, #7]
 800043c:	79fb      	ldrb	r3, [r7, #7]
 800043e:	2b03      	cmp	r3, #3
 8000440:	d9ee      	bls.n	8000420 <lecturaTeclas+0x14>
//							(read_teclado[0] << 6) |
//							(read_teclado[1] << 10) |
//							(read_teclado[2] << 14) |
//							(read_teclado[3] << 18));

	read_input = (uint32_t) ( (read_teclado[0] & 0b1111) |
 8000442:	4b10      	ldr	r3, [pc, #64]	; (8000484 <lecturaTeclas+0x78>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	f003 020f 	and.w	r2, r3, #15
							( (read_teclado[1] & 0b1111) << 4) |
 800044a:	4b0e      	ldr	r3, [pc, #56]	; (8000484 <lecturaTeclas+0x78>)
 800044c:	785b      	ldrb	r3, [r3, #1]
 800044e:	011b      	lsls	r3, r3, #4
 8000450:	b2db      	uxtb	r3, r3
	read_input = (uint32_t) ( (read_teclado[0] & 0b1111) |
 8000452:	431a      	orrs	r2, r3
							( (read_teclado[2] & 0b1111) << 8) |
 8000454:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <lecturaTeclas+0x78>)
 8000456:	789b      	ldrb	r3, [r3, #2]
 8000458:	021b      	lsls	r3, r3, #8
 800045a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
							( (read_teclado[1] & 0b1111) << 4) |
 800045e:	431a      	orrs	r2, r3
							( (read_teclado[3] & 0b1111) << 12) |
 8000460:	4b08      	ldr	r3, [pc, #32]	; (8000484 <lecturaTeclas+0x78>)
 8000462:	78db      	ldrb	r3, [r3, #3]
 8000464:	031b      	lsls	r3, r3, #12
 8000466:	b29b      	uxth	r3, r3
							( (read_teclado[2] & 0b1111) << 8) |
 8000468:	431a      	orrs	r2, r3
							(read_teclas << 16) );
 800046a:	4b05      	ldr	r3, [pc, #20]	; (8000480 <lecturaTeclas+0x74>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	041b      	lsls	r3, r3, #16
							( (read_teclado[3] & 0b1111) << 12) |
 8000470:	4313      	orrs	r3, r2
	read_input = (uint32_t) ( (read_teclado[0] & 0b1111) |
 8000472:	461a      	mov	r2, r3
 8000474:	4b04      	ldr	r3, [pc, #16]	; (8000488 <lecturaTeclas+0x7c>)
 8000476:	601a      	str	r2, [r3, #0]


} //end lecturaTeclas()
 8000478:	bf00      	nop
 800047a:	3708      	adds	r7, #8
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	200001a0 	.word	0x200001a0
 8000484:	20000174 	.word	0x20000174
 8000488:	20000178 	.word	0x20000178

0800048c <update_teclas>:


void update_teclas(void){ //ESTADO DE LAS TECLAS CON LOGICA NEGATIVA
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0


	fall_input = last_input & ~read_input;
 8000490:	4b0b      	ldr	r3, [pc, #44]	; (80004c0 <update_teclas+0x34>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	43da      	mvns	r2, r3
 8000496:	4b0b      	ldr	r3, [pc, #44]	; (80004c4 <update_teclas+0x38>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4013      	ands	r3, r2
 800049c:	4a0a      	ldr	r2, [pc, #40]	; (80004c8 <update_teclas+0x3c>)
 800049e:	6013      	str	r3, [r2, #0]
	rise_input = ~last_input & read_input;
 80004a0:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <update_teclas+0x38>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	43da      	mvns	r2, r3
 80004a6:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <update_teclas+0x34>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4013      	ands	r3, r2
 80004ac:	4a07      	ldr	r2, [pc, #28]	; (80004cc <update_teclas+0x40>)
 80004ae:	6013      	str	r3, [r2, #0]

	last_input = read_input;
 80004b0:	4b03      	ldr	r3, [pc, #12]	; (80004c0 <update_teclas+0x34>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a03      	ldr	r2, [pc, #12]	; (80004c4 <update_teclas+0x38>)
 80004b6:	6013      	str	r3, [r2, #0]

} //end teclas
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr
 80004c0:	20000178 	.word	0x20000178
 80004c4:	2000019c 	.word	0x2000019c
 80004c8:	2000017c 	.word	0x2000017c
 80004cc:	20000180 	.word	0x20000180

080004d0 <getStatBoton>:


T_INPUT getStatBoton (T_POS_INPUT b){
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	71fb      	strb	r3, [r7, #7]

	if ( (fall_input & (1 << b)) != 0)
 80004da:	79fb      	ldrb	r3, [r7, #7]
 80004dc:	2201      	movs	r2, #1
 80004de:	fa02 f303 	lsl.w	r3, r2, r3
 80004e2:	461a      	mov	r2, r3
 80004e4:	4b12      	ldr	r3, [pc, #72]	; (8000530 <getStatBoton+0x60>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4013      	ands	r3, r2
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <getStatBoton+0x22>
		return FALL;
 80004ee:	2302      	movs	r3, #2
 80004f0:	e018      	b.n	8000524 <getStatBoton+0x54>

	if ( (rise_input & (1 << b)) != 0)
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2201      	movs	r2, #1
 80004f6:	fa02 f303 	lsl.w	r3, r2, r3
 80004fa:	461a      	mov	r2, r3
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <getStatBoton+0x64>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4013      	ands	r3, r2
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <getStatBoton+0x3a>
		return RISE;
 8000506:	2303      	movs	r3, #3
 8000508:	e00c      	b.n	8000524 <getStatBoton+0x54>

	if ( (read_input & (1 << b)) != 0)
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	2201      	movs	r2, #1
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	461a      	mov	r2, r3
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <getStatBoton+0x68>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4013      	ands	r3, r2
 800051a:	2b00      	cmp	r3, #0
 800051c:	d001      	beq.n	8000522 <getStatBoton+0x52>
		return HIGH_L;
 800051e:	2301      	movs	r3, #1
 8000520:	e000      	b.n	8000524 <getStatBoton+0x54>

	return LOW_L;
 8000522:	2300      	movs	r3, #0

} //end getStatBoton()
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	2000017c 	.word	0x2000017c
 8000534:	20000180 	.word	0x20000180
 8000538:	20000178 	.word	0x20000178

0800053c <getNumber>:


int8_t getNumber (void){
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0

	if (fall_input & (1 << IN_0))
 8000540:	4b2a      	ldr	r3, [pc, #168]	; (80005ec <getNumber+0xb0>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <getNumber+0x14>
			return 0;
 800054c:	2300      	movs	r3, #0
 800054e:	e049      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_1))
 8000550:	4b26      	ldr	r3, [pc, #152]	; (80005ec <getNumber+0xb0>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f003 0301 	and.w	r3, r3, #1
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <getNumber+0x24>
			return 1;
 800055c:	2301      	movs	r3, #1
 800055e:	e041      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_2))
 8000560:	4b22      	ldr	r3, [pc, #136]	; (80005ec <getNumber+0xb0>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f003 0302 	and.w	r3, r3, #2
 8000568:	2b00      	cmp	r3, #0
 800056a:	d001      	beq.n	8000570 <getNumber+0x34>
			return 2;
 800056c:	2302      	movs	r3, #2
 800056e:	e039      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_3))
 8000570:	4b1e      	ldr	r3, [pc, #120]	; (80005ec <getNumber+0xb0>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f003 0304 	and.w	r3, r3, #4
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <getNumber+0x44>
			return 3;
 800057c:	2303      	movs	r3, #3
 800057e:	e031      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_4))
 8000580:	4b1a      	ldr	r3, [pc, #104]	; (80005ec <getNumber+0xb0>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f003 0310 	and.w	r3, r3, #16
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <getNumber+0x54>
			return 4;
 800058c:	2304      	movs	r3, #4
 800058e:	e029      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_5))
 8000590:	4b16      	ldr	r3, [pc, #88]	; (80005ec <getNumber+0xb0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f003 0320 	and.w	r3, r3, #32
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <getNumber+0x64>
			return 5;
 800059c:	2305      	movs	r3, #5
 800059e:	e021      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_6))
 80005a0:	4b12      	ldr	r3, [pc, #72]	; (80005ec <getNumber+0xb0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <getNumber+0x74>
			return 6;
 80005ac:	2306      	movs	r3, #6
 80005ae:	e019      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_7))
 80005b0:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <getNumber+0xb0>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <getNumber+0x84>
			return 7;
 80005bc:	2307      	movs	r3, #7
 80005be:	e011      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_8))
 80005c0:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <getNumber+0xb0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <getNumber+0x94>
			return 8;
 80005cc:	2308      	movs	r3, #8
 80005ce:	e009      	b.n	80005e4 <getNumber+0xa8>
	if (fall_input & (1 << IN_9))
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <getNumber+0xb0>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <getNumber+0xa4>
			return 9;
 80005dc:	2309      	movs	r3, #9
 80005de:	e001      	b.n	80005e4 <getNumber+0xa8>

	return -1;
 80005e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
} //end getNumber()
 80005e4:	4618      	mov	r0, r3
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	2000017c 	.word	0x2000017c

080005f0 <setOutput>:


void setOutput (T_POS_OUTPUT s, uint8_t val){
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	460a      	mov	r2, r1
 80005fa:	71fb      	strb	r3, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	71bb      	strb	r3, [r7, #6]

	if (val != 0){
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00b      	beq.n	800061e <setOutput+0x2e>
		write_output |= (uint16_t)(1 << s);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	2201      	movs	r2, #1
 800060a:	fa02 f303 	lsl.w	r3, r2, r3
 800060e:	b29a      	uxth	r2, r3
 8000610:	4b0c      	ldr	r3, [pc, #48]	; (8000644 <setOutput+0x54>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	4313      	orrs	r3, r2
 8000616:	b29a      	uxth	r2, r3
 8000618:	4b0a      	ldr	r3, [pc, #40]	; (8000644 <setOutput+0x54>)
 800061a:	801a      	strh	r2, [r3, #0]
		return;
 800061c:	e00e      	b.n	800063c <setOutput+0x4c>
	}else{
		write_output &= ~( (uint16_t)(1 << s) );
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2201      	movs	r2, #1
 8000622:	fa02 f303 	lsl.w	r3, r2, r3
 8000626:	b21b      	sxth	r3, r3
 8000628:	43db      	mvns	r3, r3
 800062a:	b21a      	sxth	r2, r3
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <setOutput+0x54>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	b21b      	sxth	r3, r3
 8000632:	4013      	ands	r3, r2
 8000634:	b21b      	sxth	r3, r3
 8000636:	b29a      	uxth	r2, r3
 8000638:	4b02      	ldr	r3, [pc, #8]	; (8000644 <setOutput+0x54>)
 800063a:	801a      	strh	r2, [r3, #0]
	}

} //end setOutput()
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	20000170 	.word	0x20000170

08000648 <toggleOutput>:

void toggleOutput (T_POS_OUTPUT s){
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]

	write_output ^= (uint16_t)(1 << s);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2201      	movs	r2, #1
 8000656:	fa02 f303 	lsl.w	r3, r2, r3
 800065a:	b29a      	uxth	r2, r3
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <toggleOutput+0x2c>)
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	4053      	eors	r3, r2
 8000662:	b29a      	uxth	r2, r3
 8000664:	4b03      	ldr	r3, [pc, #12]	; (8000674 <toggleOutput+0x2c>)
 8000666:	801a      	strh	r2, [r3, #0]

} //end toggleOutput()
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	20000170 	.word	0x20000170

08000678 <update_outputs>:


void update_outputs (void){
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0

	spi_74HC595_Transmit( (uint8_t*)&write_output, 2); // 2 bytes.
 800067c:	2102      	movs	r1, #2
 800067e:	4802      	ldr	r0, [pc, #8]	; (8000688 <update_outputs+0x10>)
 8000680:	f7ff fe28 	bl	80002d4 <spi_74HC595_Transmit>

}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000170 	.word	0x20000170

0800068c <SendByteSPI>:


// A replacement for SPI_TRANSMIT

void SendByteSPI(uint8_t byte)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
	for(int i=0;i<8;i++)
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	e01f      	b.n	80006dc <SendByteSPI+0x50>
	{
		if((byte<<i)&0x80)
 800069c:	79fa      	ldrb	r2, [r7, #7]
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	fa02 f303 	lsl.w	r3, r2, r3
 80006a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d005      	beq.n	80006b8 <SendByteSPI+0x2c>
			{
				HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_SET);  // SID=1  OR MOSI
 80006ac:	2201      	movs	r2, #1
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	480e      	ldr	r0, [pc, #56]	; (80006ec <SendByteSPI+0x60>)
 80006b2:	f003 fada 	bl	8003c6a <HAL_GPIO_WritePin>
 80006b6:	e004      	b.n	80006c2 <SendByteSPI+0x36>
			}

		else HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_RESET);  // SID=0
 80006b8:	2200      	movs	r2, #0
 80006ba:	2180      	movs	r1, #128	; 0x80
 80006bc:	480b      	ldr	r0, [pc, #44]	; (80006ec <SendByteSPI+0x60>)
 80006be:	f003 fad4 	bl	8003c6a <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_RESET);  // SCLK =0  OR SCK
 80006c2:	2200      	movs	r2, #0
 80006c4:	2120      	movs	r1, #32
 80006c6:	4809      	ldr	r0, [pc, #36]	; (80006ec <SendByteSPI+0x60>)
 80006c8:	f003 facf 	bl	8003c6a <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_SET);  // SCLK=1
 80006cc:	2201      	movs	r2, #1
 80006ce:	2120      	movs	r1, #32
 80006d0:	4806      	ldr	r0, [pc, #24]	; (80006ec <SendByteSPI+0x60>)
 80006d2:	f003 faca 	bl	8003c6a <HAL_GPIO_WritePin>
	for(int i=0;i<8;i++)
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	3301      	adds	r3, #1
 80006da:	60fb      	str	r3, [r7, #12]
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	2b07      	cmp	r3, #7
 80006e0:	dddc      	ble.n	800069c <SendByteSPI+0x10>

	}
}
 80006e2:	bf00      	nop
 80006e4:	3710      	adds	r7, #16
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40010800 	.word	0x40010800

080006f0 <ST7920_SendCmd>:




void ST7920_SendCmd (uint8_t cmd)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 80006fa:	2201      	movs	r2, #1
 80006fc:	2140      	movs	r1, #64	; 0x40
 80006fe:	480f      	ldr	r0, [pc, #60]	; (800073c <ST7920_SendCmd+0x4c>)
 8000700:	f003 fab3 	bl	8003c6a <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(0<<1));  // send the SYNC + RS(0)
 8000704:	20f8      	movs	r0, #248	; 0xf8
 8000706:	f7ff ffc1 	bl	800068c <SendByteSPI>
	SendByteSPI(cmd&0xf0);  // send the higher nibble first
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	f023 030f 	bic.w	r3, r3, #15
 8000710:	b2db      	uxtb	r3, r3
 8000712:	4618      	mov	r0, r3
 8000714:	f7ff ffba 	bl	800068c <SendByteSPI>
	SendByteSPI((cmd<<4)&0xf0);  // send the lower nibble
 8000718:	79fb      	ldrb	r3, [r7, #7]
 800071a:	011b      	lsls	r3, r3, #4
 800071c:	b2db      	uxtb	r3, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ffb4 	bl	800068c <SendByteSPI>
	delay_us(50);
 8000724:	2032      	movs	r0, #50	; 0x32
 8000726:	f000 fa05 	bl	8000b34 <delay_us>

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 800072a:	2200      	movs	r2, #0
 800072c:	2140      	movs	r1, #64	; 0x40
 800072e:	4803      	ldr	r0, [pc, #12]	; (800073c <ST7920_SendCmd+0x4c>)
 8000730:	f003 fa9b 	bl	8003c6a <HAL_GPIO_WritePin>

}
 8000734:	bf00      	nop
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40010800 	.word	0x40010800

08000740 <ST7920_SendData>:

void ST7920_SendData (uint8_t data)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 800074a:	2201      	movs	r2, #1
 800074c:	2140      	movs	r1, #64	; 0x40
 800074e:	480f      	ldr	r0, [pc, #60]	; (800078c <ST7920_SendData+0x4c>)
 8000750:	f003 fa8b 	bl	8003c6a <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(1<<1));  // send the SYNC + RS(1)
 8000754:	20fa      	movs	r0, #250	; 0xfa
 8000756:	f7ff ff99 	bl	800068c <SendByteSPI>
	SendByteSPI(data&0xf0);  // send the higher nibble first
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	f023 030f 	bic.w	r3, r3, #15
 8000760:	b2db      	uxtb	r3, r3
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff ff92 	bl	800068c <SendByteSPI>
	SendByteSPI((data<<4)&0xf0);  // send the lower nibble
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	011b      	lsls	r3, r3, #4
 800076c:	b2db      	uxtb	r3, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff8c 	bl	800068c <SendByteSPI>
	delay_us(50);
 8000774:	2032      	movs	r0, #50	; 0x32
 8000776:	f000 f9dd 	bl	8000b34 <delay_us>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 800077a:	2200      	movs	r2, #0
 800077c:	2140      	movs	r1, #64	; 0x40
 800077e:	4803      	ldr	r0, [pc, #12]	; (800078c <ST7920_SendData+0x4c>)
 8000780:	f003 fa73 	bl	8003c6a <HAL_GPIO_WritePin>
}
 8000784:	bf00      	nop
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40010800 	.word	0x40010800

08000790 <ST7920_SendString>:

void ST7920_SendString(int row, int col, char* string)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
    switch (row)
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	2b03      	cmp	r3, #3
 80007a0:	d81e      	bhi.n	80007e0 <ST7920_SendString+0x50>
 80007a2:	a201      	add	r2, pc, #4	; (adr r2, 80007a8 <ST7920_SendString+0x18>)
 80007a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007a8:	080007b9 	.word	0x080007b9
 80007ac:	080007c3 	.word	0x080007c3
 80007b0:	080007cd 	.word	0x080007cd
 80007b4:	080007d7 	.word	0x080007d7
    {
        case 0:
            col |= 0x80;
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007be:	60bb      	str	r3, [r7, #8]
            break;
 80007c0:	e013      	b.n	80007ea <ST7920_SendString+0x5a>
        case 1:
            col |= 0x90;
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80007c8:	60bb      	str	r3, [r7, #8]
            break;
 80007ca:	e00e      	b.n	80007ea <ST7920_SendString+0x5a>
        case 2:
            col |= 0x88;
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 80007d2:	60bb      	str	r3, [r7, #8]
            break;
 80007d4:	e009      	b.n	80007ea <ST7920_SendString+0x5a>
        case 3:
            col |= 0x98;
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	f043 0398 	orr.w	r3, r3, #152	; 0x98
 80007dc:	60bb      	str	r3, [r7, #8]
            break;
 80007de:	e004      	b.n	80007ea <ST7920_SendString+0x5a>
        default:
            col |= 0x80;
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e6:	60bb      	str	r3, [r7, #8]
            break;
 80007e8:	bf00      	nop
    }

    ST7920_SendCmd(col);
 80007ea:	68bb      	ldr	r3, [r7, #8]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f7ff ff7e 	bl	80006f0 <ST7920_SendCmd>

    while (*string)
 80007f4:	e006      	b.n	8000804 <ST7920_SendString+0x74>
    	{
    		ST7920_SendData(*string++);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	1c5a      	adds	r2, r3, #1
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff9e 	bl	8000740 <ST7920_SendData>
    while (*string)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d1f4      	bne.n	80007f6 <ST7920_SendString+0x66>
    	}
}
 800080c:	bf00      	nop
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <ST7920_DrawBitmap>:
		Graphic_Check = 0;  // update the variable
	}
}

void ST7920_DrawBitmap(const unsigned char* graphic)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b084      	sub	sp, #16
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	uint8_t x, y;
	for(y = 0; y < 64; y++)
 800081c:	2300      	movs	r3, #0
 800081e:	73bb      	strb	r3, [r7, #14]
 8000820:	e06a      	b.n	80008f8 <ST7920_DrawBitmap+0xe4>
	{
		if(y < 32)
 8000822:	7bbb      	ldrb	r3, [r7, #14]
 8000824:	2b1f      	cmp	r3, #31
 8000826:	d830      	bhi.n	800088a <ST7920_DrawBitmap+0x76>
		{
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 8000828:	2300      	movs	r3, #0
 800082a:	73fb      	strb	r3, [r7, #15]
 800082c:	e029      	b.n	8000882 <ST7920_DrawBitmap+0x6e>
			{												// In extended instruction mode, vertical and horizontal coordinates must be specified before sending data in.
				ST7920_SendCmd(0x80 | y);				// Vertical coordinate of the screen is specified first. (0-31)
 800082e:	7bbb      	ldrb	r3, [r7, #14]
 8000830:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000834:	b2db      	uxtb	r3, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff5a 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendCmd(0x80 | x);				// Then horizontal coordinate of the screen is specified. (0-8)
 800083c:	7bfb      	ldrb	r3, [r7, #15]
 800083e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff53 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendData(graphic[2*x + 16*y]);		// Data to the upper byte is sent to the coordinate.
 800084a:	7bfa      	ldrb	r2, [r7, #15]
 800084c:	7bbb      	ldrb	r3, [r7, #14]
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	4413      	add	r3, r2
 8000852:	005b      	lsls	r3, r3, #1
 8000854:	461a      	mov	r2, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff6f 	bl	8000740 <ST7920_SendData>
				ST7920_SendData(graphic[2*x+1 + 16*y]);	// Data to the lower byte is sent to the coordinate.
 8000862:	7bfb      	ldrb	r3, [r7, #15]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	1c5a      	adds	r2, r3, #1
 8000868:	7bbb      	ldrb	r3, [r7, #14]
 800086a:	011b      	lsls	r3, r3, #4
 800086c:	4413      	add	r3, r2
 800086e:	461a      	mov	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff62 	bl	8000740 <ST7920_SendData>
			for(x = 0; x < 8; x++)							// Draws top half of the screen.
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	3301      	adds	r3, #1
 8000880:	73fb      	strb	r3, [r7, #15]
 8000882:	7bfb      	ldrb	r3, [r7, #15]
 8000884:	2b07      	cmp	r3, #7
 8000886:	d9d2      	bls.n	800082e <ST7920_DrawBitmap+0x1a>
 8000888:	e033      	b.n	80008f2 <ST7920_DrawBitmap+0xde>
			}
		}
		else
		{
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 800088a:	2300      	movs	r3, #0
 800088c:	73fb      	strb	r3, [r7, #15]
 800088e:	e02d      	b.n	80008ec <ST7920_DrawBitmap+0xd8>
			{												// Actions performed as same as the upper half screen.
				ST7920_SendCmd(0x80 | (y-32));			// Vertical coordinate must be scaled back to 0-31 as it is dealing with another half of the screen.
 8000890:	7bbb      	ldrb	r3, [r7, #14]
 8000892:	3b20      	subs	r3, #32
 8000894:	b2db      	uxtb	r3, r3
 8000896:	b25b      	sxtb	r3, r3
 8000898:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800089c:	b25b      	sxtb	r3, r3
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff25 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendCmd(0x88 | x);
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	f063 0377 	orn	r3, r3, #119	; 0x77
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff1e 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendData(graphic[2*x + 16*y]);
 80008b4:	7bfa      	ldrb	r2, [r7, #15]
 80008b6:	7bbb      	ldrb	r3, [r7, #14]
 80008b8:	00db      	lsls	r3, r3, #3
 80008ba:	4413      	add	r3, r2
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	461a      	mov	r2, r3
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4413      	add	r3, r2
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff ff3a 	bl	8000740 <ST7920_SendData>
				ST7920_SendData(graphic[2*x+1 + 16*y]);
 80008cc:	7bfb      	ldrb	r3, [r7, #15]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	1c5a      	adds	r2, r3, #1
 80008d2:	7bbb      	ldrb	r3, [r7, #14]
 80008d4:	011b      	lsls	r3, r3, #4
 80008d6:	4413      	add	r3, r2
 80008d8:	461a      	mov	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4413      	add	r3, r2
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff2d 	bl	8000740 <ST7920_SendData>
			for(x = 0; x < 8; x++)							// Draws bottom half of the screen.
 80008e6:	7bfb      	ldrb	r3, [r7, #15]
 80008e8:	3301      	adds	r3, #1
 80008ea:	73fb      	strb	r3, [r7, #15]
 80008ec:	7bfb      	ldrb	r3, [r7, #15]
 80008ee:	2b07      	cmp	r3, #7
 80008f0:	d9ce      	bls.n	8000890 <ST7920_DrawBitmap+0x7c>
	for(y = 0; y < 64; y++)
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	3301      	adds	r3, #1
 80008f6:	73bb      	strb	r3, [r7, #14]
 80008f8:	7bbb      	ldrb	r3, [r7, #14]
 80008fa:	2b3f      	cmp	r3, #63	; 0x3f
 80008fc:	d991      	bls.n	8000822 <ST7920_DrawBitmap+0xe>
			}
		}

	}
}
 80008fe:	bf00      	nop
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <ST7920_Update>:


// Update the display with the selected graphics
void ST7920_Update(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
	ST7920_DrawBitmap(image);
 800090c:	4802      	ldr	r0, [pc, #8]	; (8000918 <ST7920_Update+0x10>)
 800090e:	f7ff ff81 	bl	8000814 <ST7920_DrawBitmap>
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	200001a8 	.word	0x200001a8

0800091c <ST7920_Clear>:



void ST7920_Clear()
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	if (Graphic_Check == 1)  // if the graphic mode is set
 8000922:	4b21      	ldr	r3, [pc, #132]	; (80009a8 <ST7920_Clear+0x8c>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b01      	cmp	r3, #1
 8000928:	d134      	bne.n	8000994 <ST7920_Clear+0x78>
	{
		uint8_t x, y;
		for(y = 0; y < 64; y++)
 800092a:	2300      	movs	r3, #0
 800092c:	71bb      	strb	r3, [r7, #6]
 800092e:	e02d      	b.n	800098c <ST7920_Clear+0x70>
		{
			if(y < 32)
 8000930:	79bb      	ldrb	r3, [r7, #6]
 8000932:	2b1f      	cmp	r3, #31
 8000934:	d80a      	bhi.n	800094c <ST7920_Clear+0x30>
			{
				ST7920_SendCmd(0x80 | y);
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800093c:	b2db      	uxtb	r3, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fed6 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendCmd(0x80);
 8000944:	2080      	movs	r0, #128	; 0x80
 8000946:	f7ff fed3 	bl	80006f0 <ST7920_SendCmd>
 800094a:	e00d      	b.n	8000968 <ST7920_Clear+0x4c>
			}
			else
			{
				ST7920_SendCmd(0x80 | (y-32));
 800094c:	79bb      	ldrb	r3, [r7, #6]
 800094e:	3b20      	subs	r3, #32
 8000950:	b2db      	uxtb	r3, r3
 8000952:	b25b      	sxtb	r3, r3
 8000954:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000958:	b25b      	sxtb	r3, r3
 800095a:	b2db      	uxtb	r3, r3
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fec7 	bl	80006f0 <ST7920_SendCmd>
				ST7920_SendCmd(0x88);
 8000962:	2088      	movs	r0, #136	; 0x88
 8000964:	f7ff fec4 	bl	80006f0 <ST7920_SendCmd>
			}
			for(x = 0; x < 8; x++)
 8000968:	2300      	movs	r3, #0
 800096a:	71fb      	strb	r3, [r7, #7]
 800096c:	e008      	b.n	8000980 <ST7920_Clear+0x64>
			{
				ST7920_SendData(0);
 800096e:	2000      	movs	r0, #0
 8000970:	f7ff fee6 	bl	8000740 <ST7920_SendData>
				ST7920_SendData(0);
 8000974:	2000      	movs	r0, #0
 8000976:	f7ff fee3 	bl	8000740 <ST7920_SendData>
			for(x = 0; x < 8; x++)
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	3301      	adds	r3, #1
 800097e:	71fb      	strb	r3, [r7, #7]
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	2b07      	cmp	r3, #7
 8000984:	d9f3      	bls.n	800096e <ST7920_Clear+0x52>
		for(y = 0; y < 64; y++)
 8000986:	79bb      	ldrb	r3, [r7, #6]
 8000988:	3301      	adds	r3, #1
 800098a:	71bb      	strb	r3, [r7, #6]
 800098c:	79bb      	ldrb	r3, [r7, #6]
 800098e:	2b3f      	cmp	r3, #63	; 0x3f
 8000990:	d9ce      	bls.n	8000930 <ST7920_Clear+0x14>
	else
	{
		ST7920_SendCmd(0x01);   // clear the display using command
		HAL_Delay(2); // delay >1.6 ms
	}
}
 8000992:	e005      	b.n	80009a0 <ST7920_Clear+0x84>
		ST7920_SendCmd(0x01);   // clear the display using command
 8000994:	2001      	movs	r0, #1
 8000996:	f7ff feab 	bl	80006f0 <ST7920_SendCmd>
		HAL_Delay(2); // delay >1.6 ms
 800099a:	2002      	movs	r0, #2
 800099c:	f002 fcba 	bl	8003314 <HAL_Delay>
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000011c 	.word	0x2000011c

080009ac <ST7920_Init>:


void ST7920_Init (void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);  // RESET=0
 80009b0:	2200      	movs	r2, #0
 80009b2:	2101      	movs	r1, #1
 80009b4:	481c      	ldr	r0, [pc, #112]	; (8000a28 <ST7920_Init+0x7c>)
 80009b6:	f003 f958 	bl	8003c6a <HAL_GPIO_WritePin>
	HAL_Delay(10);   // wait for 10ms
 80009ba:	200a      	movs	r0, #10
 80009bc:	f002 fcaa 	bl	8003314 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);  // RESET=1
 80009c0:	2201      	movs	r2, #1
 80009c2:	2101      	movs	r1, #1
 80009c4:	4818      	ldr	r0, [pc, #96]	; (8000a28 <ST7920_Init+0x7c>)
 80009c6:	f003 f950 	bl	8003c6a <HAL_GPIO_WritePin>

	HAL_Delay(50);   //wait for >40 ms
 80009ca:	2032      	movs	r0, #50	; 0x32
 80009cc:	f002 fca2 	bl	8003314 <HAL_Delay>


	ST7920_SendCmd(0x30);  // 8bit mode
 80009d0:	2030      	movs	r0, #48	; 0x30
 80009d2:	f7ff fe8d 	bl	80006f0 <ST7920_SendCmd>
	delay_us(110);  //  >100us delay
 80009d6:	206e      	movs	r0, #110	; 0x6e
 80009d8:	f000 f8ac 	bl	8000b34 <delay_us>

	ST7920_SendCmd(0x30);  // 8bit mode
 80009dc:	2030      	movs	r0, #48	; 0x30
 80009de:	f7ff fe87 	bl	80006f0 <ST7920_SendCmd>
	delay_us(40);  // >37us delay
 80009e2:	2028      	movs	r0, #40	; 0x28
 80009e4:	f000 f8a6 	bl	8000b34 <delay_us>

	ST7920_SendCmd(0x08);  // D=0, C=0, B=0
 80009e8:	2008      	movs	r0, #8
 80009ea:	f7ff fe81 	bl	80006f0 <ST7920_SendCmd>
	delay_us(110);  // >100us delay
 80009ee:	206e      	movs	r0, #110	; 0x6e
 80009f0:	f000 f8a0 	bl	8000b34 <delay_us>

	ST7920_SendCmd(0x01);  // clear screen
 80009f4:	2001      	movs	r0, #1
 80009f6:	f7ff fe7b 	bl	80006f0 <ST7920_SendCmd>
	HAL_Delay(12);  // >10 ms delay
 80009fa:	200c      	movs	r0, #12
 80009fc:	f002 fc8a 	bl	8003314 <HAL_Delay>


	ST7920_SendCmd(0x06);  // cursor increment right no shift
 8000a00:	2006      	movs	r0, #6
 8000a02:	f7ff fe75 	bl	80006f0 <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 8000a06:	2001      	movs	r0, #1
 8000a08:	f002 fc84 	bl	8003314 <HAL_Delay>

	ST7920_SendCmd(0x0C);  // D=1, C=0, B=0
 8000a0c:	200c      	movs	r0, #12
 8000a0e:	f7ff fe6f 	bl	80006f0 <ST7920_SendCmd>
    HAL_Delay(1);  // 1ms delay
 8000a12:	2001      	movs	r0, #1
 8000a14:	f002 fc7e 	bl	8003314 <HAL_Delay>

	ST7920_SendCmd(0x02);  // return to home
 8000a18:	2002      	movs	r0, #2
 8000a1a:	f7ff fe69 	bl	80006f0 <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 8000a1e:	2001      	movs	r0, #1
 8000a20:	f002 fc78 	bl	8003314 <HAL_Delay>

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40010c00 	.word	0x40010c00

08000a2c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a3e:	4a19      	ldr	r2, [pc, #100]	; (8000aa4 <MX_ADC1_Init+0x78>)
 8000a40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a42:	4b17      	ldr	r3, [pc, #92]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a48:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a4e:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a54:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a64:	2201      	movs	r2, #1
 8000a66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a68:	480d      	ldr	r0, [pc, #52]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a6a:	f002 fc75 	bl	8003358 <HAL_ADC_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a74:	f001 fae2 	bl	800203c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a80:	2300      	movs	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <MX_ADC1_Init+0x74>)
 8000a8a:	f002 fd3d 	bl	8003508 <HAL_ADC_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000a94:	f001 fad2 	bl	800203c <Error_Handler>
  }

}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	200005ac 	.word	0x200005ac
 8000aa4:	40012400 	.word	0x40012400

08000aa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0310 	add.w	r3, r7, #16
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <HAL_ADC_MspInit+0x6c>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d121      	bne.n	8000b0c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ac8:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000ae2:	699b      	ldr	r3, [r3, #24]
 8000ae4:	4a0c      	ldr	r2, [pc, #48]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000ae6:	f043 0304 	orr.w	r3, r3, #4
 8000aea:	6193      	str	r3, [r2, #24]
 8000aec:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <HAL_ADC_MspInit+0x70>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f003 0304 	and.w	r3, r3, #4
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000af8:	2301      	movs	r3, #1
 8000afa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000afc:	2303      	movs	r3, #3
 8000afe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	4619      	mov	r1, r3
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <HAL_ADC_MspInit+0x74>)
 8000b08:	f002 ff3e 	bl	8003988 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	3720      	adds	r7, #32
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	40012400 	.word	0x40012400
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010800 	.word	0x40010800

08000b20 <delay_init>:

extern TIM_HandleTypeDef htim3;


void delay_init ()
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim3);  // change this according to ur setup
 8000b24:	4802      	ldr	r0, [pc, #8]	; (8000b30 <delay_init+0x10>)
 8000b26:	f005 fa6c 	bl	8006002 <HAL_TIM_Base_Start>
}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000694 	.word	0x20000694

08000b34 <delay_us>:

void delay_us (uint16_t delay)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);  // reset the counter
 8000b3e:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <delay_us+0x2c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3))<delay);  // wait for the delay to complete
 8000b46:	bf00      	nop
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <delay_us+0x2c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d3f9      	bcc.n	8000b48 <delay_us+0x14>
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	20000694 	.word	0x20000694

08000b64 <init_pantalla>:
#include "ST7920_SERIAL.h"
#include "delay.h"

uint8_t flag_pantalla = 0;

void init_pantalla (void){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
	delay_init();
 8000b68:	f7ff ffda 	bl	8000b20 <delay_init>
	ST7920_Init();
 8000b6c:	f7ff ff1e 	bl	80009ac <ST7920_Init>
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <set_pantalla>:
//	ST7920_Clear();
//	ST7920_SendString(0, 0, texto);
//	//flag_pantalla = 1;
//}

void set_pantalla (T_PANTALLA p){
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
	ST7920_Clear();
 8000b7e:	f7ff fecd 	bl	800091c <ST7920_Clear>
	switch (p){
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b15      	cmp	r3, #21
 8000b86:	f200 8121 	bhi.w	8000dcc <set_pantalla+0x258>
 8000b8a:	a201      	add	r2, pc, #4	; (adr r2, 8000b90 <set_pantalla+0x1c>)
 8000b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b90:	08000be9 	.word	0x08000be9
 8000b94:	08000bff 	.word	0x08000bff
 8000b98:	08000c15 	.word	0x08000c15
 8000b9c:	08000c2b 	.word	0x08000c2b
 8000ba0:	08000c4b 	.word	0x08000c4b
 8000ba4:	08000c61 	.word	0x08000c61
 8000ba8:	08000c6d 	.word	0x08000c6d
 8000bac:	08000c8d 	.word	0x08000c8d
 8000bb0:	08000ca3 	.word	0x08000ca3
 8000bb4:	08000cb9 	.word	0x08000cb9
 8000bb8:	08000cd9 	.word	0x08000cd9
 8000bbc:	08000cef 	.word	0x08000cef
 8000bc0:	08000d05 	.word	0x08000d05
 8000bc4:	08000d11 	.word	0x08000d11
 8000bc8:	08000d1d 	.word	0x08000d1d
 8000bcc:	08000d33 	.word	0x08000d33
 8000bd0:	08000d49 	.word	0x08000d49
 8000bd4:	08000d5f 	.word	0x08000d5f
 8000bd8:	08000d75 	.word	0x08000d75
 8000bdc:	08000d8b 	.word	0x08000d8b
 8000be0:	08000da1 	.word	0x08000da1
 8000be4:	08000db7 	.word	0x08000db7
		case PANT_init_menuPrincipal:
			ST7920_SendString(0, 0, "Estoy en el menu");
 8000be8:	4a7a      	ldr	r2, [pc, #488]	; (8000dd4 <set_pantalla+0x260>)
 8000bea:	2100      	movs	r1, #0
 8000bec:	2000      	movs	r0, #0
 8000bee:	f7ff fdcf 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "principal.");
 8000bf2:	4a79      	ldr	r2, [pc, #484]	; (8000dd8 <set_pantalla+0x264>)
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2001      	movs	r0, #1
 8000bf8:	f7ff fdca 	bl	8000790 <ST7920_SendString>
		break;
 8000bfc:	e0e6      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_sensor_conectado:
			ST7920_SendString(0, 0, "Sensor");
 8000bfe:	4a77      	ldr	r2, [pc, #476]	; (8000ddc <set_pantalla+0x268>)
 8000c00:	2100      	movs	r1, #0
 8000c02:	2000      	movs	r0, #0
 8000c04:	f7ff fdc4 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "conectado?");
 8000c08:	4a75      	ldr	r2, [pc, #468]	; (8000de0 <set_pantalla+0x26c>)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f7ff fdbf 	bl	8000790 <ST7920_SendString>
		break;
 8000c12:	e0db      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_llenando_terminar:
			ST7920_SendString(0, 0, "Llenando.");
 8000c14:	4a73      	ldr	r2, [pc, #460]	; (8000de4 <set_pantalla+0x270>)
 8000c16:	2100      	movs	r1, #0
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fdb9 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "Terminar?");
 8000c1e:	4a72      	ldr	r2, [pc, #456]	; (8000de8 <set_pantalla+0x274>)
 8000c20:	2100      	movs	r1, #0
 8000c22:	2001      	movs	r0, #1
 8000c24:	f7ff fdb4 	bl	8000790 <ST7920_SendString>
		break;
 8000c28:	e0d0      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_init_skimmer:
			ST7920_SendString(0, 0, "COMPRUEBE EL");
 8000c2a:	4a70      	ldr	r2, [pc, #448]	; (8000dec <set_pantalla+0x278>)
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f7ff fdae 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "ESTADO DE LA");
 8000c34:	4a6e      	ldr	r2, [pc, #440]	; (8000df0 <set_pantalla+0x27c>)
 8000c36:	2100      	movs	r1, #0
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f7ff fda9 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(2, 0, "BOMBA");
 8000c3e:	4a6d      	ldr	r2, [pc, #436]	; (8000df4 <set_pantalla+0x280>)
 8000c40:	2100      	movs	r1, #0
 8000c42:	2002      	movs	r0, #2
 8000c44:	f7ff fda4 	bl	8000790 <ST7920_SendString>
		break;
 8000c48:	e0c0      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_init_hidro:
			ST7920_SendString(0, 0, "defina el tiempo");
 8000c4a:	4a6b      	ldr	r2, [pc, #428]	; (8000df8 <set_pantalla+0x284>)
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	2000      	movs	r0, #0
 8000c50:	f7ff fd9e 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "del hidromasaje:");
 8000c54:	4a69      	ldr	r2, [pc, #420]	; (8000dfc <set_pantalla+0x288>)
 8000c56:	2100      	movs	r1, #0
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f7ff fd99 	bl	8000790 <ST7920_SendString>
		break;
 8000c5e:	e0b5      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_init_lucesExt:
			ST7920_SendString(0, 0, "LIMITE DE TIEMPO");
 8000c60:	4a67      	ldr	r2, [pc, #412]	; (8000e00 <set_pantalla+0x28c>)
 8000c62:	2100      	movs	r1, #0
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fd93 	bl	8000790 <ST7920_SendString>
		break;
 8000c6a:	e0af      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_init_setLlenado:
			ST7920_SendString(0, 0, "Config. llenado");
 8000c6c:	4a65      	ldr	r2, [pc, #404]	; (8000e04 <set_pantalla+0x290>)
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2000      	movs	r0, #0
 8000c72:	f7ff fd8d 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "1: duracion ON");
 8000c76:	4a64      	ldr	r2, [pc, #400]	; (8000e08 <set_pantalla+0x294>)
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	f7ff fd88 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(2, 0, "2: duracion OFF");
 8000c80:	4a62      	ldr	r2, [pc, #392]	; (8000e0c <set_pantalla+0x298>)
 8000c82:	2100      	movs	r1, #0
 8000c84:	2002      	movs	r0, #2
 8000c86:	f7ff fd83 	bl	8000790 <ST7920_SendString>
		break;
 8000c8a:	e09f      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PERIODO_ON_LLENADO:
			ST7920_SendString(0, 0, "defina el tiempo");
 8000c8c:	4a5a      	ldr	r2, [pc, #360]	; (8000df8 <set_pantalla+0x284>)
 8000c8e:	2100      	movs	r1, #0
 8000c90:	2000      	movs	r0, #0
 8000c92:	f7ff fd7d 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "de duracion ON:");
 8000c96:	4a5e      	ldr	r2, [pc, #376]	; (8000e10 <set_pantalla+0x29c>)
 8000c98:	2100      	movs	r1, #0
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f7ff fd78 	bl	8000790 <ST7920_SendString>
		break;
 8000ca0:	e094      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PERIODO_OFF_LLENADO:
			ST7920_SendString(0, 0, "defina el tiempo");
 8000ca2:	4a55      	ldr	r2, [pc, #340]	; (8000df8 <set_pantalla+0x284>)
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f7ff fd72 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "de duracion OFF:");
 8000cac:	4a59      	ldr	r2, [pc, #356]	; (8000e14 <set_pantalla+0x2a0>)
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f7ff fd6d 	bl	8000790 <ST7920_SendString>
		break;
 8000cb6:	e089      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_COMPRUEBE_SENSOR:
			ST7920_SendString(0, 0, "COMPRUEBE EL");
 8000cb8:	4a4c      	ldr	r2, [pc, #304]	; (8000dec <set_pantalla+0x278>)
 8000cba:	2100      	movs	r1, #0
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f7ff fd67 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "SENSOR Y PULSE");
 8000cc2:	4a55      	ldr	r2, [pc, #340]	; (8000e18 <set_pantalla+0x2a4>)
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	f7ff fd62 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(2, 0, "EL BOTON...");
 8000ccc:	4a53      	ldr	r2, [pc, #332]	; (8000e1c <set_pantalla+0x2a8>)
 8000cce:	2100      	movs	r1, #0
 8000cd0:	2002      	movs	r0, #2
 8000cd2:	f7ff fd5d 	bl	8000790 <ST7920_SendString>
		break;
 8000cd6:	e079      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_CONECTE_SENSOR:
			ST7920_SendString(0, 0, "CONECTE EL");
 8000cd8:	4a51      	ldr	r2, [pc, #324]	; (8000e20 <set_pantalla+0x2ac>)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f7ff fd57 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "SENSOR");
 8000ce2:	4a50      	ldr	r2, [pc, #320]	; (8000e24 <set_pantalla+0x2b0>)
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f7ff fd52 	bl	8000790 <ST7920_SendString>
		break;
 8000cec:	e06e      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PREGUNTA_SENSOR:
			ST7920_SendString(0, 0, "Sensor");
 8000cee:	4a3b      	ldr	r2, [pc, #236]	; (8000ddc <set_pantalla+0x268>)
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f7ff fd4c 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "conectado?");
 8000cf8:	4a39      	ldr	r2, [pc, #228]	; (8000de0 <set_pantalla+0x26c>)
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	f7ff fd47 	bl	8000790 <ST7920_SendString>
		break;
 8000d02:	e063      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_LLENANDO:
			ST7920_SendString(0, 0, "Llenando...");
 8000d04:	4a48      	ldr	r2, [pc, #288]	; (8000e28 <set_pantalla+0x2b4>)
 8000d06:	2100      	movs	r1, #0
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff fd41 	bl	8000790 <ST7920_SendString>
		break;
 8000d0e:	e05d      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PILETA_LLENA:
			ST7920_SendString(0, 0, "Pileta llena.");
 8000d10:	4a46      	ldr	r2, [pc, #280]	; (8000e2c <set_pantalla+0x2b8>)
 8000d12:	2100      	movs	r1, #0
 8000d14:	2000      	movs	r0, #0
 8000d16:	f7ff fd3b 	bl	8000790 <ST7920_SendString>
		break;
 8000d1a:	e057      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_OPCIONES_SKIMMER:
			ST7920_SendString(0, 0, "Elija freecuecia");
 8000d1c:	4a44      	ldr	r2, [pc, #272]	; (8000e30 <set_pantalla+0x2bc>)
 8000d1e:	2100      	movs	r1, #0
 8000d20:	2000      	movs	r0, #0
 8000d22:	f7ff fd35 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "u horario");
 8000d26:	4a43      	ldr	r2, [pc, #268]	; (8000e34 <set_pantalla+0x2c0>)
 8000d28:	2100      	movs	r1, #0
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f7ff fd30 	bl	8000790 <ST7920_SendString>
		break;
 8000d30:	e04c      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_ELIJE_FRECUENCIA_SKIMMER:
			ST7920_SendString(0, 0, "Elijo timepo ON");
 8000d32:	4a41      	ldr	r2, [pc, #260]	; (8000e38 <set_pantalla+0x2c4>)
 8000d34:	2100      	movs	r1, #0
 8000d36:	2000      	movs	r0, #0
 8000d38:	f7ff fd2a 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "o timepo OFF");
 8000d3c:	4a3f      	ldr	r2, [pc, #252]	; (8000e3c <set_pantalla+0x2c8>)
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2001      	movs	r0, #1
 8000d42:	f7ff fd25 	bl	8000790 <ST7920_SendString>
		break;
 8000d46:	e041      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_ELIJE_PROGRAMA_SKIMMER:
			ST7920_SendString(0, 0, "Elijo programa 1");
 8000d48:	4a3d      	ldr	r2, [pc, #244]	; (8000e40 <set_pantalla+0x2cc>)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	f7ff fd1f 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "o programa 2");
 8000d52:	4a3c      	ldr	r2, [pc, #240]	; (8000e44 <set_pantalla+0x2d0>)
 8000d54:	2100      	movs	r1, #0
 8000d56:	2001      	movs	r0, #1
 8000d58:	f7ff fd1a 	bl	8000790 <ST7920_SendString>
		break;
 8000d5c:	e036      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PERIODO_ON_SKIMMER:
			ST7920_SendString(0, 0, "Defina el tiempo");
 8000d5e:	4a3a      	ldr	r2, [pc, #232]	; (8000e48 <set_pantalla+0x2d4>)
 8000d60:	2100      	movs	r1, #0
 8000d62:	2000      	movs	r0, #0
 8000d64:	f7ff fd14 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "de duracion ON:");
 8000d68:	4a29      	ldr	r2, [pc, #164]	; (8000e10 <set_pantalla+0x29c>)
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f7ff fd0f 	bl	8000790 <ST7920_SendString>
		break;
 8000d72:	e02b      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_PERIODO_OFF_SKIMMER:
			ST7920_SendString(0, 0, "Defina el tiempo");
 8000d74:	4a34      	ldr	r2, [pc, #208]	; (8000e48 <set_pantalla+0x2d4>)
 8000d76:	2100      	movs	r1, #0
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f7ff fd09 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "de duracion OFF:");
 8000d7e:	4a25      	ldr	r2, [pc, #148]	; (8000e14 <set_pantalla+0x2a0>)
 8000d80:	2100      	movs	r1, #0
 8000d82:	2001      	movs	r0, #1
 8000d84:	f7ff fd04 	bl	8000790 <ST7920_SendString>
		break;
 8000d88:	e020      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_ELIJE_ON_OFF_HORARIO_SKIMMER:
			ST7920_SendString(0, 0, "Elije horario ON");
 8000d8a:	4a30      	ldr	r2, [pc, #192]	; (8000e4c <set_pantalla+0x2d8>)
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	2000      	movs	r0, #0
 8000d90:	f7ff fcfe 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "u horario OFF");
 8000d94:	4a2e      	ldr	r2, [pc, #184]	; (8000e50 <set_pantalla+0x2dc>)
 8000d96:	2100      	movs	r1, #0
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f7ff fcf9 	bl	8000790 <ST7920_SendString>
		break;
 8000d9e:	e015      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_HORARIO_ON_SKIMMER:
			ST7920_SendString(0, 0, "Defina el");
 8000da0:	4a2c      	ldr	r2, [pc, #176]	; (8000e54 <set_pantalla+0x2e0>)
 8000da2:	2100      	movs	r1, #0
 8000da4:	2000      	movs	r0, #0
 8000da6:	f7ff fcf3 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "horario ON");
 8000daa:	4a2b      	ldr	r2, [pc, #172]	; (8000e58 <set_pantalla+0x2e4>)
 8000dac:	2100      	movs	r1, #0
 8000dae:	2001      	movs	r0, #1
 8000db0:	f7ff fcee 	bl	8000790 <ST7920_SendString>
		break;
 8000db4:	e00a      	b.n	8000dcc <set_pantalla+0x258>
		case PANT_HORARIO_OFF_SKIMMER:
			ST7920_SendString(0, 0, "Defina el");
 8000db6:	4a27      	ldr	r2, [pc, #156]	; (8000e54 <set_pantalla+0x2e0>)
 8000db8:	2100      	movs	r1, #0
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff fce8 	bl	8000790 <ST7920_SendString>
			ST7920_SendString(1, 0, "horario OFF");
 8000dc0:	4a26      	ldr	r2, [pc, #152]	; (8000e5c <set_pantalla+0x2e8>)
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff fce3 	bl	8000790 <ST7920_SendString>
		break;
 8000dca:	bf00      	nop

	} //end switch p
//	flag_pantalla = 1;
} //end set_pantalla()
 8000dcc:	bf00      	nop
 8000dce:	3708      	adds	r7, #8
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	080071e0 	.word	0x080071e0
 8000dd8:	080071f4 	.word	0x080071f4
 8000ddc:	08007200 	.word	0x08007200
 8000de0:	08007208 	.word	0x08007208
 8000de4:	08007214 	.word	0x08007214
 8000de8:	08007220 	.word	0x08007220
 8000dec:	0800722c 	.word	0x0800722c
 8000df0:	0800723c 	.word	0x0800723c
 8000df4:	0800724c 	.word	0x0800724c
 8000df8:	08007254 	.word	0x08007254
 8000dfc:	08007268 	.word	0x08007268
 8000e00:	0800727c 	.word	0x0800727c
 8000e04:	08007290 	.word	0x08007290
 8000e08:	080072a0 	.word	0x080072a0
 8000e0c:	080072b0 	.word	0x080072b0
 8000e10:	080072c0 	.word	0x080072c0
 8000e14:	080072d0 	.word	0x080072d0
 8000e18:	080072e4 	.word	0x080072e4
 8000e1c:	080072f4 	.word	0x080072f4
 8000e20:	08007300 	.word	0x08007300
 8000e24:	0800730c 	.word	0x0800730c
 8000e28:	08007314 	.word	0x08007314
 8000e2c:	08007320 	.word	0x08007320
 8000e30:	08007330 	.word	0x08007330
 8000e34:	08007344 	.word	0x08007344
 8000e38:	08007350 	.word	0x08007350
 8000e3c:	08007360 	.word	0x08007360
 8000e40:	08007370 	.word	0x08007370
 8000e44:	08007384 	.word	0x08007384
 8000e48:	08007394 	.word	0x08007394
 8000e4c:	080073a8 	.word	0x080073a8
 8000e50:	080073bc 	.word	0x080073bc
 8000e54:	080073cc 	.word	0x080073cc
 8000e58:	080073d8 	.word	0x080073d8
 8000e5c:	080073e4 	.word	0x080073e4

08000e60 <setTexto_pantalla>:

void setTexto_pantalla (char* texto){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	//ST7920_Clear();
	ST7920_SendString(2, 0, texto);
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2002      	movs	r0, #2
 8000e6e:	f7ff fc8f 	bl	8000790 <ST7920_SendString>
	//flag_pantalla = 1;
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <pantallaUpdate>:

void pantallaLista(void){
	flag_pantalla = 1;
}

void pantallaUpdate(void){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	if (flag_pantalla != 0){
 8000e80:	4b05      	ldr	r3, [pc, #20]	; (8000e98 <pantallaUpdate+0x1c>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d004      	beq.n	8000e92 <pantallaUpdate+0x16>
		ST7920_Update();
 8000e88:	f7ff fd3e 	bl	8000908 <ST7920_Update>
		flag_pantalla = 0;
 8000e8c:	4b02      	ldr	r3, [pc, #8]	; (8000e98 <pantallaUpdate+0x1c>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	701a      	strb	r2, [r3, #0]
	}
} //end pantallaUpdate()
 8000e92:	bf00      	nop
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	2000011d 	.word	0x2000011d

08000e9c <setProg_hidro>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

T_PROG_OUTPUT setProg_hidro (T_PROG_CMD cmd){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]

	int8_t newNumber = getNumber();
 8000ea6:	f7ff fb49 	bl	800053c <getNumber>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	73fb      	strb	r3, [r7, #15]

	switch (statusTiempoHidro) {
 8000eae:	4b90      	ldr	r3, [pc, #576]	; (80010f0 <setProg_hidro+0x254>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	f000 80a6 	beq.w	8001004 <setProg_hidro+0x168>
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	dc04      	bgt.n	8000ec6 <setProg_hidro+0x2a>
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d02e      	beq.n	8000f1e <setProg_hidro+0x82>
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d050      	beq.n	8000f66 <setProg_hidro+0xca>
 8000ec4:	e105      	b.n	80010d2 <setProg_hidro+0x236>
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	f000 80f9 	beq.w	80010be <setProg_hidro+0x222>
 8000ecc:	2b63      	cmp	r3, #99	; 0x63
 8000ece:	f040 8100 	bne.w	80010d2 <setProg_hidro+0x236>
		case 99: //imprime al entrar al sub-menu

			tiempoHidroAux = tiempoHidro;
 8000ed2:	4b88      	ldr	r3, [pc, #544]	; (80010f4 <setProg_hidro+0x258>)
 8000ed4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000ed8:	4b87      	ldr	r3, [pc, #540]	; (80010f8 <setProg_hidro+0x25c>)
 8000eda:	801a      	strh	r2, [r3, #0]
			sprintf(texto, "%d min.", tiempoHidroAux);
 8000edc:	4b86      	ldr	r3, [pc, #536]	; (80010f8 <setProg_hidro+0x25c>)
 8000ede:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4985      	ldr	r1, [pc, #532]	; (80010fc <setProg_hidro+0x260>)
 8000ee6:	4886      	ldr	r0, [pc, #536]	; (8001100 <setProg_hidro+0x264>)
 8000ee8:	f005 fd5c 	bl	80069a4 <siprintf>
			setTexto_pantalla(texto);
 8000eec:	4884      	ldr	r0, [pc, #528]	; (8001100 <setProg_hidro+0x264>)
 8000eee:	f7ff ffb7 	bl	8000e60 <setTexto_pantalla>
			if (!tiempoHidroAux){
 8000ef2:	4b81      	ldr	r3, [pc, #516]	; (80010f8 <setProg_hidro+0x25c>)
 8000ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d103      	bne.n	8000f04 <setProg_hidro+0x68>
				statusTiempoHidro = 0;
 8000efc:	4b7c      	ldr	r3, [pc, #496]	; (80010f0 <setProg_hidro+0x254>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
				break;
 8000f02:	e0ef      	b.n	80010e4 <setProg_hidro+0x248>
			}else if (tiempoHidroAux < 10){
 8000f04:	4b7c      	ldr	r3, [pc, #496]	; (80010f8 <setProg_hidro+0x25c>)
 8000f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f0a:	2b09      	cmp	r3, #9
 8000f0c:	dc03      	bgt.n	8000f16 <setProg_hidro+0x7a>
				statusTiempoHidro = 1;
 8000f0e:	4b78      	ldr	r3, [pc, #480]	; (80010f0 <setProg_hidro+0x254>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	701a      	strb	r2, [r3, #0]
				break;
 8000f14:	e0e6      	b.n	80010e4 <setProg_hidro+0x248>
			}else{
				statusTiempoHidro = 2;
 8000f16:	4b76      	ldr	r3, [pc, #472]	; (80010f0 <setProg_hidro+0x254>)
 8000f18:	2202      	movs	r2, #2
 8000f1a:	701a      	strb	r2, [r3, #0]
				break;
 8000f1c:	e0e2      	b.n	80010e4 <setProg_hidro+0x248>
			}
		break;
		case 0: //tiempo en 0.
			if (getStatBoton(IN_AST) == FALL) {
 8000f1e:	200c      	movs	r0, #12
 8000f20:	f7ff fad6 	bl	80004d0 <getStatBoton>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d104      	bne.n	8000f34 <setProg_hidro+0x98>
				statusTiempoHidro = 99;
 8000f2a:	4b71      	ldr	r3, [pc, #452]	; (80010f0 <setProg_hidro+0x254>)
 8000f2c:	2263      	movs	r2, #99	; 0x63
 8000f2e:	701a      	strb	r2, [r3, #0]
				return PROG_IDLE;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e0d8      	b.n	80010e6 <setProg_hidro+0x24a>
			}

			if (newNumber > 0) {
 8000f34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f340 80cc 	ble.w	80010d6 <setProg_hidro+0x23a>
				tiempoHidroAux = newNumber;
 8000f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f42:	b21a      	sxth	r2, r3
 8000f44:	4b6c      	ldr	r3, [pc, #432]	; (80010f8 <setProg_hidro+0x25c>)
 8000f46:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoHidroAux);
 8000f48:	4b6b      	ldr	r3, [pc, #428]	; (80010f8 <setProg_hidro+0x25c>)
 8000f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	496a      	ldr	r1, [pc, #424]	; (80010fc <setProg_hidro+0x260>)
 8000f52:	486b      	ldr	r0, [pc, #428]	; (8001100 <setProg_hidro+0x264>)
 8000f54:	f005 fd26 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 8000f58:	4869      	ldr	r0, [pc, #420]	; (8001100 <setProg_hidro+0x264>)
 8000f5a:	f7ff ff81 	bl	8000e60 <setTexto_pantalla>
				statusTiempoHidro = 1;
 8000f5e:	4b64      	ldr	r3, [pc, #400]	; (80010f0 <setProg_hidro+0x254>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	701a      	strb	r2, [r3, #0]
			}
		break;
 8000f64:	e0b7      	b.n	80010d6 <setProg_hidro+0x23a>
		case 1: //lote entre 1 y 9.
			if (getStatBoton(IN_AST) == FALL) {
 8000f66:	200c      	movs	r0, #12
 8000f68:	f7ff fab2 	bl	80004d0 <getStatBoton>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d111      	bne.n	8000f96 <setProg_hidro+0xfa>
				tiempoHidroAux = 0;
 8000f72:	4b61      	ldr	r3, [pc, #388]	; (80010f8 <setProg_hidro+0x25c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoHidroAux);
 8000f78:	4b5f      	ldr	r3, [pc, #380]	; (80010f8 <setProg_hidro+0x25c>)
 8000f7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	495e      	ldr	r1, [pc, #376]	; (80010fc <setProg_hidro+0x260>)
 8000f82:	485f      	ldr	r0, [pc, #380]	; (8001100 <setProg_hidro+0x264>)
 8000f84:	f005 fd0e 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 8000f88:	485d      	ldr	r0, [pc, #372]	; (8001100 <setProg_hidro+0x264>)
 8000f8a:	f7ff ff69 	bl	8000e60 <setTexto_pantalla>
				statusTiempoHidro = 0;
 8000f8e:	4b58      	ldr	r3, [pc, #352]	; (80010f0 <setProg_hidro+0x254>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	701a      	strb	r2, [r3, #0]
				break;
 8000f94:	e0a6      	b.n	80010e4 <setProg_hidro+0x248>
			}

			if (getStatBoton(IN_HASH) == FALL) {
 8000f96:	200e      	movs	r0, #14
 8000f98:	f7ff fa9a 	bl	80004d0 <getStatBoton>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d103      	bne.n	8000faa <setProg_hidro+0x10e>
				statusTiempoHidro = 3;
 8000fa2:	4b53      	ldr	r3, [pc, #332]	; (80010f0 <setProg_hidro+0x254>)
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	701a      	strb	r2, [r3, #0]
				break;
 8000fa8:	e09c      	b.n	80010e4 <setProg_hidro+0x248>
			}

			if (newNumber != -1) {
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fb2:	f000 8092 	beq.w	80010da <setProg_hidro+0x23e>
				tiempoHidroAux *= 10;
 8000fb6:	4b50      	ldr	r3, [pc, #320]	; (80010f8 <setProg_hidro+0x25c>)
 8000fb8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	0092      	lsls	r2, r2, #2
 8000fc2:	4413      	add	r3, r2
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	4b4b      	ldr	r3, [pc, #300]	; (80010f8 <setProg_hidro+0x25c>)
 8000fcc:	801a      	strh	r2, [r3, #0]
				tiempoHidroAux += newNumber;
 8000fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	4b48      	ldr	r3, [pc, #288]	; (80010f8 <setProg_hidro+0x25c>)
 8000fd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	4413      	add	r3, r2
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	4b45      	ldr	r3, [pc, #276]	; (80010f8 <setProg_hidro+0x25c>)
 8000fe4:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoHidroAux);
 8000fe6:	4b44      	ldr	r3, [pc, #272]	; (80010f8 <setProg_hidro+0x25c>)
 8000fe8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fec:	461a      	mov	r2, r3
 8000fee:	4943      	ldr	r1, [pc, #268]	; (80010fc <setProg_hidro+0x260>)
 8000ff0:	4843      	ldr	r0, [pc, #268]	; (8001100 <setProg_hidro+0x264>)
 8000ff2:	f005 fcd7 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 8000ff6:	4842      	ldr	r0, [pc, #264]	; (8001100 <setProg_hidro+0x264>)
 8000ff8:	f7ff ff32 	bl	8000e60 <setTexto_pantalla>
				statusTiempoHidro = 2;
 8000ffc:	4b3c      	ldr	r3, [pc, #240]	; (80010f0 <setProg_hidro+0x254>)
 8000ffe:	2202      	movs	r2, #2
 8001000:	701a      	strb	r2, [r3, #0]
				break;
 8001002:	e06f      	b.n	80010e4 <setProg_hidro+0x248>
			}

		break;
		case 2: //lote en 10 o más...
			if (getStatBoton(IN_AST) == FALL) {
 8001004:	200c      	movs	r0, #12
 8001006:	f7ff fa63 	bl	80004d0 <getStatBoton>
 800100a:	4603      	mov	r3, r0
 800100c:	2b02      	cmp	r3, #2
 800100e:	d11e      	bne.n	800104e <setProg_hidro+0x1b2>
				tiempoHidroAux /= 10;
 8001010:	4b39      	ldr	r3, [pc, #228]	; (80010f8 <setProg_hidro+0x25c>)
 8001012:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001016:	4a3b      	ldr	r2, [pc, #236]	; (8001104 <setProg_hidro+0x268>)
 8001018:	fb82 1203 	smull	r1, r2, r2, r3
 800101c:	1092      	asrs	r2, r2, #2
 800101e:	17db      	asrs	r3, r3, #31
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b34      	ldr	r3, [pc, #208]	; (80010f8 <setProg_hidro+0x25c>)
 8001026:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoHidroAux);
 8001028:	4b33      	ldr	r3, [pc, #204]	; (80010f8 <setProg_hidro+0x25c>)
 800102a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102e:	461a      	mov	r2, r3
 8001030:	4932      	ldr	r1, [pc, #200]	; (80010fc <setProg_hidro+0x260>)
 8001032:	4833      	ldr	r0, [pc, #204]	; (8001100 <setProg_hidro+0x264>)
 8001034:	f005 fcb6 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 8001038:	4831      	ldr	r0, [pc, #196]	; (8001100 <setProg_hidro+0x264>)
 800103a:	f7ff ff11 	bl	8000e60 <setTexto_pantalla>
				if (statusTiempoHidro < 10) {
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <setProg_hidro+0x254>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	2b09      	cmp	r3, #9
 8001044:	d84b      	bhi.n	80010de <setProg_hidro+0x242>
					statusTiempoHidro = 1;
 8001046:	4b2a      	ldr	r3, [pc, #168]	; (80010f0 <setProg_hidro+0x254>)
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
				}
				break;
 800104c:	e047      	b.n	80010de <setProg_hidro+0x242>
			}

			if (getStatBoton(IN_HASH) == FALL) {
 800104e:	200e      	movs	r0, #14
 8001050:	f7ff fa3e 	bl	80004d0 <getStatBoton>
 8001054:	4603      	mov	r3, r0
 8001056:	2b02      	cmp	r3, #2
 8001058:	d103      	bne.n	8001062 <setProg_hidro+0x1c6>
				statusTiempoHidro = 3;
 800105a:	4b25      	ldr	r3, [pc, #148]	; (80010f0 <setProg_hidro+0x254>)
 800105c:	2203      	movs	r2, #3
 800105e:	701a      	strb	r2, [r3, #0]
				break;
 8001060:	e040      	b.n	80010e4 <setProg_hidro+0x248>
			}

			if (tiempoHidroAux < 120) {
 8001062:	4b25      	ldr	r3, [pc, #148]	; (80010f8 <setProg_hidro+0x25c>)
 8001064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001068:	2b77      	cmp	r3, #119	; 0x77
 800106a:	dc3a      	bgt.n	80010e2 <setProg_hidro+0x246>
				if (newNumber != -1) {
 800106c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001070:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001074:	d035      	beq.n	80010e2 <setProg_hidro+0x246>
					tiempoHidroAux *= 10;
 8001076:	4b20      	ldr	r3, [pc, #128]	; (80010f8 <setProg_hidro+0x25c>)
 8001078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800107c:	b29b      	uxth	r3, r3
 800107e:	461a      	mov	r2, r3
 8001080:	0092      	lsls	r2, r2, #2
 8001082:	4413      	add	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
 8001088:	b21a      	sxth	r2, r3
 800108a:	4b1b      	ldr	r3, [pc, #108]	; (80010f8 <setProg_hidro+0x25c>)
 800108c:	801a      	strh	r2, [r3, #0]
					tiempoHidroAux += newNumber;
 800108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <setProg_hidro+0x25c>)
 8001096:	f9b3 3000 	ldrsh.w	r3, [r3]
 800109a:	b29b      	uxth	r3, r3
 800109c:	4413      	add	r3, r2
 800109e:	b29b      	uxth	r3, r3
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <setProg_hidro+0x25c>)
 80010a4:	801a      	strh	r2, [r3, #0]
					sprintf(texto, "%d min.", tiempoHidroAux);
 80010a6:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <setProg_hidro+0x25c>)
 80010a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4913      	ldr	r1, [pc, #76]	; (80010fc <setProg_hidro+0x260>)
 80010b0:	4813      	ldr	r0, [pc, #76]	; (8001100 <setProg_hidro+0x264>)
 80010b2:	f005 fc77 	bl	80069a4 <siprintf>
					setTexto_pantalla(texto);
 80010b6:	4812      	ldr	r0, [pc, #72]	; (8001100 <setProg_hidro+0x264>)
 80010b8:	f7ff fed2 	bl	8000e60 <setTexto_pantalla>
					break;
 80010bc:	e012      	b.n	80010e4 <setProg_hidro+0x248>
			}

		break;
		case 3: //retorna y graba el valor

			tiempoHidro = tiempoHidroAux;
 80010be:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <setProg_hidro+0x25c>)
 80010c0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010c4:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <setProg_hidro+0x258>)
 80010c6:	801a      	strh	r2, [r3, #0]
			statusTiempoHidro = 99;
 80010c8:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <setProg_hidro+0x254>)
 80010ca:	2263      	movs	r2, #99	; 0x63
 80010cc:	701a      	strb	r2, [r3, #0]

			return PROG_FINISHED;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e009      	b.n	80010e6 <setProg_hidro+0x24a>
		break;

		default:
			return PROG_ERROR;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e007      	b.n	80010e6 <setProg_hidro+0x24a>
		break;
 80010d6:	bf00      	nop
 80010d8:	e004      	b.n	80010e4 <setProg_hidro+0x248>
		break;
 80010da:	bf00      	nop
 80010dc:	e002      	b.n	80010e4 <setProg_hidro+0x248>
				break;
 80010de:	bf00      	nop
 80010e0:	e000      	b.n	80010e4 <setProg_hidro+0x248>
		break;
 80010e2:	bf00      	nop
		break;
	} //end switch statusTiempoHidro.

	return PROG_BUSY;
 80010e4:	2302      	movs	r3, #2

} //end setProg_hidro()
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000003 	.word	0x20000003
 80010f4:	20000120 	.word	0x20000120
 80010f8:	2000011e 	.word	0x2000011e
 80010fc:	080073f0 	.word	0x080073f0
 8001100:	200005e0 	.word	0x200005e0
 8001104:	66666667 	.word	0x66666667

08001108 <setProg_llenado>:


T_PROG_OUTPUT setProg_llenado (T_PROG_CMD cmd){
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]

	int8_t newNumber = getNumber();
 8001112:	f7ff fa13 	bl	800053c <getNumber>
 8001116:	4603      	mov	r3, r0
 8001118:	73fb      	strb	r3, [r7, #15]

	switch (statusTiempoLlenado) {
 800111a:	4bad      	ldr	r3, [pc, #692]	; (80013d0 <setProg_llenado+0x2c8>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b02      	cmp	r3, #2
 8001120:	f000 80b3 	beq.w	800128a <setProg_llenado+0x182>
 8001124:	2b02      	cmp	r3, #2
 8001126:	dc04      	bgt.n	8001132 <setProg_llenado+0x2a>
 8001128:	2b00      	cmp	r3, #0
 800112a:	d03b      	beq.n	80011a4 <setProg_llenado+0x9c>
 800112c:	2b01      	cmp	r3, #1
 800112e:	d05d      	beq.n	80011ec <setProg_llenado+0xe4>
 8001130:	e167      	b.n	8001402 <setProg_llenado+0x2fa>
 8001132:	2b03      	cmp	r3, #3
 8001134:	f000 8140 	beq.w	80013b8 <setProg_llenado+0x2b0>
 8001138:	2b63      	cmp	r3, #99	; 0x63
 800113a:	f040 8162 	bne.w	8001402 <setProg_llenado+0x2fa>
		case 99: //imprime al entrar al sub-menu
			switch (cmd) {
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	2b04      	cmp	r3, #4
 8001142:	d002      	beq.n	800114a <setProg_llenado+0x42>
 8001144:	2b05      	cmp	r3, #5
 8001146:	d006      	beq.n	8001156 <setProg_llenado+0x4e>
					tiempoLlenadoAux = tiempoLlenado_ON;
				break;
				case PROG_SET2:
					tiempoLlenadoAux = tiempoLlenado_OFF;
				default:
				break;
 8001148:	e00a      	b.n	8001160 <setProg_llenado+0x58>
					tiempoLlenadoAux = tiempoLlenado_ON;
 800114a:	4ba2      	ldr	r3, [pc, #648]	; (80013d4 <setProg_llenado+0x2cc>)
 800114c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001150:	4ba1      	ldr	r3, [pc, #644]	; (80013d8 <setProg_llenado+0x2d0>)
 8001152:	801a      	strh	r2, [r3, #0]
				break;
 8001154:	e005      	b.n	8001162 <setProg_llenado+0x5a>
					tiempoLlenadoAux = tiempoLlenado_OFF;
 8001156:	4ba1      	ldr	r3, [pc, #644]	; (80013dc <setProg_llenado+0x2d4>)
 8001158:	f9b3 2000 	ldrsh.w	r2, [r3]
 800115c:	4b9e      	ldr	r3, [pc, #632]	; (80013d8 <setProg_llenado+0x2d0>)
 800115e:	801a      	strh	r2, [r3, #0]
				break;
 8001160:	bf00      	nop
			} //end switch cmd
			sprintf(texto, "%d min.", tiempoLlenadoAux);
 8001162:	4b9d      	ldr	r3, [pc, #628]	; (80013d8 <setProg_llenado+0x2d0>)
 8001164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001168:	461a      	mov	r2, r3
 800116a:	499d      	ldr	r1, [pc, #628]	; (80013e0 <setProg_llenado+0x2d8>)
 800116c:	489d      	ldr	r0, [pc, #628]	; (80013e4 <setProg_llenado+0x2dc>)
 800116e:	f005 fc19 	bl	80069a4 <siprintf>
			setTexto_pantalla(texto);
 8001172:	489c      	ldr	r0, [pc, #624]	; (80013e4 <setProg_llenado+0x2dc>)
 8001174:	f7ff fe74 	bl	8000e60 <setTexto_pantalla>
			if (!tiempoLlenadoAux){
 8001178:	4b97      	ldr	r3, [pc, #604]	; (80013d8 <setProg_llenado+0x2d0>)
 800117a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d103      	bne.n	800118a <setProg_llenado+0x82>
				statusTiempoLlenado = 0;
 8001182:	4b93      	ldr	r3, [pc, #588]	; (80013d0 <setProg_llenado+0x2c8>)
 8001184:	2200      	movs	r2, #0
 8001186:	701a      	strb	r2, [r3, #0]
				break;
 8001188:	e142      	b.n	8001410 <setProg_llenado+0x308>
			}else if (tiempoLlenadoAux < 10){
 800118a:	4b93      	ldr	r3, [pc, #588]	; (80013d8 <setProg_llenado+0x2d0>)
 800118c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001190:	2b09      	cmp	r3, #9
 8001192:	dc03      	bgt.n	800119c <setProg_llenado+0x94>
				statusTiempoLlenado = 1;
 8001194:	4b8e      	ldr	r3, [pc, #568]	; (80013d0 <setProg_llenado+0x2c8>)
 8001196:	2201      	movs	r2, #1
 8001198:	701a      	strb	r2, [r3, #0]
				break;
 800119a:	e139      	b.n	8001410 <setProg_llenado+0x308>
			}else{
				statusTiempoLlenado = 2;
 800119c:	4b8c      	ldr	r3, [pc, #560]	; (80013d0 <setProg_llenado+0x2c8>)
 800119e:	2202      	movs	r2, #2
 80011a0:	701a      	strb	r2, [r3, #0]
				break;
 80011a2:	e135      	b.n	8001410 <setProg_llenado+0x308>
			}
		break;
		case 0: //tiempo en 0.
			if (getStatBoton(IN_AST) == FALL) {
 80011a4:	200c      	movs	r0, #12
 80011a6:	f7ff f993 	bl	80004d0 <getStatBoton>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d104      	bne.n	80011ba <setProg_llenado+0xb2>
				statusTiempoLlenado = 99;
 80011b0:	4b87      	ldr	r3, [pc, #540]	; (80013d0 <setProg_llenado+0x2c8>)
 80011b2:	2263      	movs	r2, #99	; 0x63
 80011b4:	701a      	strb	r2, [r3, #0]
				return PROG_IDLE;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e12b      	b.n	8001412 <setProg_llenado+0x30a>
			}

			if (newNumber > 0) {
 80011ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f340 8121 	ble.w	8001406 <setProg_llenado+0x2fe>
				tiempoLlenadoAux = newNumber;
 80011c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	4b83      	ldr	r3, [pc, #524]	; (80013d8 <setProg_llenado+0x2d0>)
 80011cc:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoLlenadoAux);
 80011ce:	4b82      	ldr	r3, [pc, #520]	; (80013d8 <setProg_llenado+0x2d0>)
 80011d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d4:	461a      	mov	r2, r3
 80011d6:	4982      	ldr	r1, [pc, #520]	; (80013e0 <setProg_llenado+0x2d8>)
 80011d8:	4882      	ldr	r0, [pc, #520]	; (80013e4 <setProg_llenado+0x2dc>)
 80011da:	f005 fbe3 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 80011de:	4881      	ldr	r0, [pc, #516]	; (80013e4 <setProg_llenado+0x2dc>)
 80011e0:	f7ff fe3e 	bl	8000e60 <setTexto_pantalla>
				statusTiempoLlenado = 1;
 80011e4:	4b7a      	ldr	r3, [pc, #488]	; (80013d0 <setProg_llenado+0x2c8>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
			}
		break;
 80011ea:	e10c      	b.n	8001406 <setProg_llenado+0x2fe>
		case 1: //lote entre 1 y 9.
			if (getStatBoton(IN_AST) == FALL) {
 80011ec:	200c      	movs	r0, #12
 80011ee:	f7ff f96f 	bl	80004d0 <getStatBoton>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d111      	bne.n	800121c <setProg_llenado+0x114>
				tiempoLlenadoAux = 0;
 80011f8:	4b77      	ldr	r3, [pc, #476]	; (80013d8 <setProg_llenado+0x2d0>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoLlenadoAux);
 80011fe:	4b76      	ldr	r3, [pc, #472]	; (80013d8 <setProg_llenado+0x2d0>)
 8001200:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001204:	461a      	mov	r2, r3
 8001206:	4976      	ldr	r1, [pc, #472]	; (80013e0 <setProg_llenado+0x2d8>)
 8001208:	4876      	ldr	r0, [pc, #472]	; (80013e4 <setProg_llenado+0x2dc>)
 800120a:	f005 fbcb 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 800120e:	4875      	ldr	r0, [pc, #468]	; (80013e4 <setProg_llenado+0x2dc>)
 8001210:	f7ff fe26 	bl	8000e60 <setTexto_pantalla>
				statusTiempoLlenado = 0;
 8001214:	4b6e      	ldr	r3, [pc, #440]	; (80013d0 <setProg_llenado+0x2c8>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
				break;
 800121a:	e0f9      	b.n	8001410 <setProg_llenado+0x308>
			}

			if (getStatBoton(IN_HASH) == FALL) {
 800121c:	200e      	movs	r0, #14
 800121e:	f7ff f957 	bl	80004d0 <getStatBoton>
 8001222:	4603      	mov	r3, r0
 8001224:	2b02      	cmp	r3, #2
 8001226:	d103      	bne.n	8001230 <setProg_llenado+0x128>
				statusTiempoLlenado = 3;
 8001228:	4b69      	ldr	r3, [pc, #420]	; (80013d0 <setProg_llenado+0x2c8>)
 800122a:	2203      	movs	r2, #3
 800122c:	701a      	strb	r2, [r3, #0]
				break;
 800122e:	e0ef      	b.n	8001410 <setProg_llenado+0x308>
			}

			if (newNumber != -1) {
 8001230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001234:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001238:	f000 80e7 	beq.w	800140a <setProg_llenado+0x302>
				tiempoLlenadoAux *= 10;
 800123c:	4b66      	ldr	r3, [pc, #408]	; (80013d8 <setProg_llenado+0x2d0>)
 800123e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001242:	b29b      	uxth	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	0092      	lsls	r2, r2, #2
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	b29b      	uxth	r3, r3
 800124e:	b21a      	sxth	r2, r3
 8001250:	4b61      	ldr	r3, [pc, #388]	; (80013d8 <setProg_llenado+0x2d0>)
 8001252:	801a      	strh	r2, [r3, #0]
				tiempoLlenadoAux += newNumber;
 8001254:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b5f      	ldr	r3, [pc, #380]	; (80013d8 <setProg_llenado+0x2d0>)
 800125c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001260:	b29b      	uxth	r3, r3
 8001262:	4413      	add	r3, r2
 8001264:	b29b      	uxth	r3, r3
 8001266:	b21a      	sxth	r2, r3
 8001268:	4b5b      	ldr	r3, [pc, #364]	; (80013d8 <setProg_llenado+0x2d0>)
 800126a:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoLlenadoAux);
 800126c:	4b5a      	ldr	r3, [pc, #360]	; (80013d8 <setProg_llenado+0x2d0>)
 800126e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001272:	461a      	mov	r2, r3
 8001274:	495a      	ldr	r1, [pc, #360]	; (80013e0 <setProg_llenado+0x2d8>)
 8001276:	485b      	ldr	r0, [pc, #364]	; (80013e4 <setProg_llenado+0x2dc>)
 8001278:	f005 fb94 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 800127c:	4859      	ldr	r0, [pc, #356]	; (80013e4 <setProg_llenado+0x2dc>)
 800127e:	f7ff fdef 	bl	8000e60 <setTexto_pantalla>
				statusTiempoLlenado = 2;
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <setProg_llenado+0x2c8>)
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]
				break;
 8001288:	e0c2      	b.n	8001410 <setProg_llenado+0x308>
			}

		break;
		case 2: //lote en 10 o más...
			if (getStatBoton(IN_AST) == FALL) {
 800128a:	200c      	movs	r0, #12
 800128c:	f7ff f920 	bl	80004d0 <getStatBoton>
 8001290:	4603      	mov	r3, r0
 8001292:	2b02      	cmp	r3, #2
 8001294:	d120      	bne.n	80012d8 <setProg_llenado+0x1d0>
				tiempoLlenadoAux /= 10;
 8001296:	4b50      	ldr	r3, [pc, #320]	; (80013d8 <setProg_llenado+0x2d0>)
 8001298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800129c:	4a52      	ldr	r2, [pc, #328]	; (80013e8 <setProg_llenado+0x2e0>)
 800129e:	fb82 1203 	smull	r1, r2, r2, r3
 80012a2:	1092      	asrs	r2, r2, #2
 80012a4:	17db      	asrs	r3, r3, #31
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	4b4b      	ldr	r3, [pc, #300]	; (80013d8 <setProg_llenado+0x2d0>)
 80012ac:	801a      	strh	r2, [r3, #0]
				sprintf(texto, "%d min.", tiempoLlenadoAux);
 80012ae:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <setProg_llenado+0x2d0>)
 80012b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b4:	461a      	mov	r2, r3
 80012b6:	494a      	ldr	r1, [pc, #296]	; (80013e0 <setProg_llenado+0x2d8>)
 80012b8:	484a      	ldr	r0, [pc, #296]	; (80013e4 <setProg_llenado+0x2dc>)
 80012ba:	f005 fb73 	bl	80069a4 <siprintf>
				setTexto_pantalla(texto);
 80012be:	4849      	ldr	r0, [pc, #292]	; (80013e4 <setProg_llenado+0x2dc>)
 80012c0:	f7ff fdce 	bl	8000e60 <setTexto_pantalla>
				if (tiempoLlenadoAux < 10) {
 80012c4:	4b44      	ldr	r3, [pc, #272]	; (80013d8 <setProg_llenado+0x2d0>)
 80012c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ca:	2b09      	cmp	r3, #9
 80012cc:	f300 809f 	bgt.w	800140e <setProg_llenado+0x306>
					statusTiempoLlenado = 1;
 80012d0:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <setProg_llenado+0x2c8>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
				}
				break;
 80012d6:	e09a      	b.n	800140e <setProg_llenado+0x306>
			}

			if (getStatBoton(IN_HASH) == FALL) {
 80012d8:	200e      	movs	r0, #14
 80012da:	f7ff f8f9 	bl	80004d0 <getStatBoton>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d103      	bne.n	80012ec <setProg_llenado+0x1e4>
				statusTiempoLlenado = 3;
 80012e4:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <setProg_llenado+0x2c8>)
 80012e6:	2203      	movs	r2, #3
 80012e8:	701a      	strb	r2, [r3, #0]
				break;
 80012ea:	e091      	b.n	8001410 <setProg_llenado+0x308>
			}

			switch (cmd) {
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d002      	beq.n	80012f8 <setProg_llenado+0x1f0>
 80012f2:	2b05      	cmp	r3, #5
 80012f4:	d02e      	beq.n	8001354 <setProg_llenado+0x24c>
							break;
						} //end if newNumber...
					} //end iftiempoLlenadoAux...
				break;
				default:
				break;
 80012f6:	e05e      	b.n	80013b6 <setProg_llenado+0x2ae>
					if (tiempoLlenadoAux < 30) {
 80012f8:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <setProg_llenado+0x2d0>)
 80012fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fe:	2b1d      	cmp	r3, #29
 8001300:	dc56      	bgt.n	80013b0 <setProg_llenado+0x2a8>
						if (newNumber != -1) {
 8001302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800130a:	d051      	beq.n	80013b0 <setProg_llenado+0x2a8>
							tiempoLlenadoAux *= 10;
 800130c:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <setProg_llenado+0x2d0>)
 800130e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001312:	b29b      	uxth	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	0092      	lsls	r2, r2, #2
 8001318:	4413      	add	r3, r2
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	b29b      	uxth	r3, r3
 800131e:	b21a      	sxth	r2, r3
 8001320:	4b2d      	ldr	r3, [pc, #180]	; (80013d8 <setProg_llenado+0x2d0>)
 8001322:	801a      	strh	r2, [r3, #0]
							tiempoLlenadoAux += newNumber;
 8001324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001328:	b29a      	uxth	r2, r3
 800132a:	4b2b      	ldr	r3, [pc, #172]	; (80013d8 <setProg_llenado+0x2d0>)
 800132c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001330:	b29b      	uxth	r3, r3
 8001332:	4413      	add	r3, r2
 8001334:	b29b      	uxth	r3, r3
 8001336:	b21a      	sxth	r2, r3
 8001338:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <setProg_llenado+0x2d0>)
 800133a:	801a      	strh	r2, [r3, #0]
							sprintf(texto, "%d min.", tiempoLlenadoAux);
 800133c:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <setProg_llenado+0x2d0>)
 800133e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001342:	461a      	mov	r2, r3
 8001344:	4926      	ldr	r1, [pc, #152]	; (80013e0 <setProg_llenado+0x2d8>)
 8001346:	4827      	ldr	r0, [pc, #156]	; (80013e4 <setProg_llenado+0x2dc>)
 8001348:	f005 fb2c 	bl	80069a4 <siprintf>
							setTexto_pantalla(texto);
 800134c:	4825      	ldr	r0, [pc, #148]	; (80013e4 <setProg_llenado+0x2dc>)
 800134e:	f7ff fd87 	bl	8000e60 <setTexto_pantalla>
							break;
 8001352:	e030      	b.n	80013b6 <setProg_llenado+0x2ae>
					if (tiempoLlenadoAux < 15) {
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <setProg_llenado+0x2d0>)
 8001356:	f9b3 3000 	ldrsh.w	r3, [r3]
 800135a:	2b0e      	cmp	r3, #14
 800135c:	dc2a      	bgt.n	80013b4 <setProg_llenado+0x2ac>
						if (newNumber != -1) {
 800135e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001362:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001366:	d025      	beq.n	80013b4 <setProg_llenado+0x2ac>
							tiempoLlenadoAux *= 10;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <setProg_llenado+0x2d0>)
 800136a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136e:	b29b      	uxth	r3, r3
 8001370:	461a      	mov	r2, r3
 8001372:	0092      	lsls	r2, r2, #2
 8001374:	4413      	add	r3, r2
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	b29b      	uxth	r3, r3
 800137a:	b21a      	sxth	r2, r3
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <setProg_llenado+0x2d0>)
 800137e:	801a      	strh	r2, [r3, #0]
							tiempoLlenadoAux += newNumber;
 8001380:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001384:	b29a      	uxth	r2, r3
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <setProg_llenado+0x2d0>)
 8001388:	f9b3 3000 	ldrsh.w	r3, [r3]
 800138c:	b29b      	uxth	r3, r3
 800138e:	4413      	add	r3, r2
 8001390:	b29b      	uxth	r3, r3
 8001392:	b21a      	sxth	r2, r3
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <setProg_llenado+0x2d0>)
 8001396:	801a      	strh	r2, [r3, #0]
							sprintf(texto, "%d min.", tiempoLlenadoAux);
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <setProg_llenado+0x2d0>)
 800139a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139e:	461a      	mov	r2, r3
 80013a0:	490f      	ldr	r1, [pc, #60]	; (80013e0 <setProg_llenado+0x2d8>)
 80013a2:	4810      	ldr	r0, [pc, #64]	; (80013e4 <setProg_llenado+0x2dc>)
 80013a4:	f005 fafe 	bl	80069a4 <siprintf>
							setTexto_pantalla(texto);
 80013a8:	480e      	ldr	r0, [pc, #56]	; (80013e4 <setProg_llenado+0x2dc>)
 80013aa:	f7ff fd59 	bl	8000e60 <setTexto_pantalla>
							break;
 80013ae:	e002      	b.n	80013b6 <setProg_llenado+0x2ae>
				break;
 80013b0:	bf00      	nop
 80013b2:	e02d      	b.n	8001410 <setProg_llenado+0x308>
				break;
 80013b4:	bf00      	nop
			} //end switch cmd

		break;
 80013b6:	e02b      	b.n	8001410 <setProg_llenado+0x308>
		case 3: //retorna y graba el valor

			switch (cmd) {
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	d002      	beq.n	80013c4 <setProg_llenado+0x2bc>
 80013be:	2b05      	cmp	r3, #5
 80013c0:	d014      	beq.n	80013ec <setProg_llenado+0x2e4>
					tiempoLlenado_ON = tiempoLlenadoAux;
				break;
				case PROG_SET2:
					tiempoLlenado_OFF = tiempoLlenadoAux;
				default:
				break;
 80013c2:	e018      	b.n	80013f6 <setProg_llenado+0x2ee>
					tiempoLlenado_ON = tiempoLlenadoAux;
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <setProg_llenado+0x2d0>)
 80013c6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80013ca:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <setProg_llenado+0x2cc>)
 80013cc:	801a      	strh	r2, [r3, #0]
				break;
 80013ce:	e013      	b.n	80013f8 <setProg_llenado+0x2f0>
 80013d0:	20000005 	.word	0x20000005
 80013d4:	20000124 	.word	0x20000124
 80013d8:	20000122 	.word	0x20000122
 80013dc:	20000126 	.word	0x20000126
 80013e0:	080073f0 	.word	0x080073f0
 80013e4:	200005e0 	.word	0x200005e0
 80013e8:	66666667 	.word	0x66666667
					tiempoLlenado_OFF = tiempoLlenadoAux;
 80013ec:	4b0b      	ldr	r3, [pc, #44]	; (800141c <setProg_llenado+0x314>)
 80013ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <setProg_llenado+0x318>)
 80013f4:	801a      	strh	r2, [r3, #0]
				break;
 80013f6:	bf00      	nop
			} //end switch cmd

			statusTiempoLlenado = 99;
 80013f8:	4b0a      	ldr	r3, [pc, #40]	; (8001424 <setProg_llenado+0x31c>)
 80013fa:	2263      	movs	r2, #99	; 0x63
 80013fc:	701a      	strb	r2, [r3, #0]
			return PROG_FINISHED;
 80013fe:	2303      	movs	r3, #3
 8001400:	e007      	b.n	8001412 <setProg_llenado+0x30a>

		break;
		default:
			return PROG_ERROR;
 8001402:	2300      	movs	r3, #0
 8001404:	e005      	b.n	8001412 <setProg_llenado+0x30a>
		break;
 8001406:	bf00      	nop
 8001408:	e002      	b.n	8001410 <setProg_llenado+0x308>
		break;
 800140a:	bf00      	nop
 800140c:	e000      	b.n	8001410 <setProg_llenado+0x308>
				break;
 800140e:	bf00      	nop
		break;
	} //end switch statusTiempoLlenado.

	return PROG_BUSY;
 8001410:	2302      	movs	r3, #2

} //end setProg_llenado()
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000122 	.word	0x20000122
 8001420:	20000126 	.word	0x20000126
 8001424:	20000005 	.word	0x20000005

08001428 <setProg_luz>:
T_PROG_OUTPUT setProg_skimmer (T_PROG_CMD cmd){
	__NOP();
} //end setProg_skimmer()


T_PROG_OUTPUT setProg_luz (T_PROG_CMD cmd){
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]
	__NOP();
 8001432:	bf00      	nop
} //end setProg_luz()
 8001434:	bf00      	nop
 8001436:	4618      	mov	r0, r3
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <runProg_hidro>:

/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

T_PROG_OUTPUT runProg_hidro (T_PROG_CMD cmd){
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	71fb      	strb	r3, [r7, #7]

	switch (cmd) {
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	2b02      	cmp	r3, #2
 800144e:	d005      	beq.n	800145c <runProg_hidro+0x1c>
 8001450:	2b03      	cmp	r3, #3
 8001452:	f000 80c1 	beq.w	80015d8 <runProg_hidro+0x198>
 8001456:	2b01      	cmp	r3, #1
 8001458:	d051      	beq.n	80014fe <runProg_hidro+0xbe>
//			return PROG_FINISHED;
			status_progHidro = PROG_IDLE;
		break;

		default:
		break;
 800145a:	e0cc      	b.n	80015f6 <runProg_hidro+0x1b6>
			setOutput(OUT_rele_jet, 1); //logica positiva
 800145c:	2101      	movs	r1, #1
 800145e:	200c      	movs	r0, #12
 8001460:	f7ff f8c6 	bl	80005f0 <setOutput>
			set_led(OUT_led_jet, TITILA_LENTO);
 8001464:	2102      	movs	r1, #2
 8001466:	2002      	movs	r0, #2
 8001468:	f000 fcd2 	bl	8001e10 <set_led>
			fecha_hidro = get_fecha();
 800146c:	f000 fbf2 	bl	8001c54 <get_fecha>
 8001470:	4602      	mov	r2, r0
 8001472:	4b64      	ldr	r3, [pc, #400]	; (8001604 <runProg_hidro+0x1c4>)
 8001474:	4611      	mov	r1, r2
 8001476:	7019      	strb	r1, [r3, #0]
 8001478:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800147c:	7059      	strb	r1, [r3, #1]
 800147e:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8001482:	7099      	strb	r1, [r3, #2]
 8001484:	f3c2 6207 	ubfx	r2, r2, #24, #8
 8001488:	70da      	strb	r2, [r3, #3]
			hora_hidro = get_hora();
 800148a:	f000 fbc9 	bl	8001c20 <get_hora>
 800148e:	4602      	mov	r2, r0
 8001490:	4b5d      	ldr	r3, [pc, #372]	; (8001608 <runProg_hidro+0x1c8>)
 8001492:	4611      	mov	r1, r2
 8001494:	7019      	strb	r1, [r3, #0]
 8001496:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800149a:	7059      	strb	r1, [r3, #1]
 800149c:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80014a0:	709a      	strb	r2, [r3, #2]
			hora_hidro.Minutes += tiempoHidro;
 80014a2:	4b59      	ldr	r3, [pc, #356]	; (8001608 <runProg_hidro+0x1c8>)
 80014a4:	785a      	ldrb	r2, [r3, #1]
 80014a6:	4b59      	ldr	r3, [pc, #356]	; (800160c <runProg_hidro+0x1cc>)
 80014a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	4413      	add	r3, r2
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b55      	ldr	r3, [pc, #340]	; (8001608 <runProg_hidro+0x1c8>)
 80014b4:	705a      	strb	r2, [r3, #1]
			if (hora_hidro.Minutes > 59){
 80014b6:	4b54      	ldr	r3, [pc, #336]	; (8001608 <runProg_hidro+0x1c8>)
 80014b8:	785b      	ldrb	r3, [r3, #1]
 80014ba:	2b3b      	cmp	r3, #59	; 0x3b
 80014bc:	d91b      	bls.n	80014f6 <runProg_hidro+0xb6>
				hora_hidro.Minutes -= 59;
 80014be:	4b52      	ldr	r3, [pc, #328]	; (8001608 <runProg_hidro+0x1c8>)
 80014c0:	785b      	ldrb	r3, [r3, #1]
 80014c2:	3b3b      	subs	r3, #59	; 0x3b
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4b50      	ldr	r3, [pc, #320]	; (8001608 <runProg_hidro+0x1c8>)
 80014c8:	705a      	strb	r2, [r3, #1]
				hora_hidro.Hours++;
 80014ca:	4b4f      	ldr	r3, [pc, #316]	; (8001608 <runProg_hidro+0x1c8>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	3301      	adds	r3, #1
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4b4d      	ldr	r3, [pc, #308]	; (8001608 <runProg_hidro+0x1c8>)
 80014d4:	701a      	strb	r2, [r3, #0]
				if (hora_hidro.Hours > 23){
 80014d6:	4b4c      	ldr	r3, [pc, #304]	; (8001608 <runProg_hidro+0x1c8>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b17      	cmp	r3, #23
 80014dc:	d90b      	bls.n	80014f6 <runProg_hidro+0xb6>
					hora_hidro.Hours -= 23;
 80014de:	4b4a      	ldr	r3, [pc, #296]	; (8001608 <runProg_hidro+0x1c8>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	3b17      	subs	r3, #23
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b48      	ldr	r3, [pc, #288]	; (8001608 <runProg_hidro+0x1c8>)
 80014e8:	701a      	strb	r2, [r3, #0]
					fecha_hidro.Date++;
 80014ea:	4b46      	ldr	r3, [pc, #280]	; (8001604 <runProg_hidro+0x1c4>)
 80014ec:	789b      	ldrb	r3, [r3, #2]
 80014ee:	3301      	adds	r3, #1
 80014f0:	b2da      	uxtb	r2, r3
 80014f2:	4b44      	ldr	r3, [pc, #272]	; (8001604 <runProg_hidro+0x1c4>)
 80014f4:	709a      	strb	r2, [r3, #2]
			status_progHidro = PROG_BUSY;
 80014f6:	4b46      	ldr	r3, [pc, #280]	; (8001610 <runProg_hidro+0x1d0>)
 80014f8:	2202      	movs	r2, #2
 80014fa:	701a      	strb	r2, [r3, #0]
		break;
 80014fc:	e07b      	b.n	80015f6 <runProg_hidro+0x1b6>
			if (status_progHidro == PROG_IDLE){
 80014fe:	4b44      	ldr	r3, [pc, #272]	; (8001610 <runProg_hidro+0x1d0>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d074      	beq.n	80015f0 <runProg_hidro+0x1b0>
			auxFecha = get_fecha();
 8001506:	f000 fba5 	bl	8001c54 <get_fecha>
 800150a:	4602      	mov	r2, r0
 800150c:	4b41      	ldr	r3, [pc, #260]	; (8001614 <runProg_hidro+0x1d4>)
 800150e:	4611      	mov	r1, r2
 8001510:	7019      	strb	r1, [r3, #0]
 8001512:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001516:	7059      	strb	r1, [r3, #1]
 8001518:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800151c:	7099      	strb	r1, [r3, #2]
 800151e:	f3c2 6207 	ubfx	r2, r2, #24, #8
 8001522:	70da      	strb	r2, [r3, #3]
			auxHora = get_hora();
 8001524:	f000 fb7c 	bl	8001c20 <get_hora>
 8001528:	4602      	mov	r2, r0
 800152a:	4b3b      	ldr	r3, [pc, #236]	; (8001618 <runProg_hidro+0x1d8>)
 800152c:	4611      	mov	r1, r2
 800152e:	7019      	strb	r1, [r3, #0]
 8001530:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001534:	7059      	strb	r1, [r3, #1]
 8001536:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800153a:	709a      	strb	r2, [r3, #2]
			if (fecha_hidro.Date < auxFecha.Date){
 800153c:	4b31      	ldr	r3, [pc, #196]	; (8001604 <runProg_hidro+0x1c4>)
 800153e:	789a      	ldrb	r2, [r3, #2]
 8001540:	4b34      	ldr	r3, [pc, #208]	; (8001614 <runProg_hidro+0x1d4>)
 8001542:	789b      	ldrb	r3, [r3, #2]
 8001544:	429a      	cmp	r2, r3
 8001546:	d20b      	bcs.n	8001560 <runProg_hidro+0x120>
				setOutput(OUT_rele_jet, 0); //logica positiva
 8001548:	2100      	movs	r1, #0
 800154a:	200c      	movs	r0, #12
 800154c:	f7ff f850 	bl	80005f0 <setOutput>
				set_led(OUT_led_jet, APAGADO);
 8001550:	2100      	movs	r1, #0
 8001552:	2002      	movs	r0, #2
 8001554:	f000 fc5c 	bl	8001e10 <set_led>
				status_progHidro = PROG_IDLE;
 8001558:	4b2d      	ldr	r3, [pc, #180]	; (8001610 <runProg_hidro+0x1d0>)
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
				break;
 800155e:	e04a      	b.n	80015f6 <runProg_hidro+0x1b6>
			if (hora_hidro.Hours < auxHora.Hours){
 8001560:	4b29      	ldr	r3, [pc, #164]	; (8001608 <runProg_hidro+0x1c8>)
 8001562:	781a      	ldrb	r2, [r3, #0]
 8001564:	4b2c      	ldr	r3, [pc, #176]	; (8001618 <runProg_hidro+0x1d8>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	429a      	cmp	r2, r3
 800156a:	d20b      	bcs.n	8001584 <runProg_hidro+0x144>
				setOutput(OUT_rele_jet, 0); //logica positiva
 800156c:	2100      	movs	r1, #0
 800156e:	200c      	movs	r0, #12
 8001570:	f7ff f83e 	bl	80005f0 <setOutput>
				set_led(OUT_led_jet, APAGADO);
 8001574:	2100      	movs	r1, #0
 8001576:	2002      	movs	r0, #2
 8001578:	f000 fc4a 	bl	8001e10 <set_led>
				status_progHidro = PROG_IDLE;
 800157c:	4b24      	ldr	r3, [pc, #144]	; (8001610 <runProg_hidro+0x1d0>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]
				break;
 8001582:	e038      	b.n	80015f6 <runProg_hidro+0x1b6>
			if (hora_hidro.Minutes < auxHora.Minutes){
 8001584:	4b20      	ldr	r3, [pc, #128]	; (8001608 <runProg_hidro+0x1c8>)
 8001586:	785a      	ldrb	r2, [r3, #1]
 8001588:	4b23      	ldr	r3, [pc, #140]	; (8001618 <runProg_hidro+0x1d8>)
 800158a:	785b      	ldrb	r3, [r3, #1]
 800158c:	429a      	cmp	r2, r3
 800158e:	d20b      	bcs.n	80015a8 <runProg_hidro+0x168>
				setOutput(OUT_rele_jet, 0); //logica positiva
 8001590:	2100      	movs	r1, #0
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff f82c 	bl	80005f0 <setOutput>
				set_led(OUT_led_jet, APAGADO);
 8001598:	2100      	movs	r1, #0
 800159a:	2002      	movs	r0, #2
 800159c:	f000 fc38 	bl	8001e10 <set_led>
				status_progHidro = PROG_IDLE;
 80015a0:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <runProg_hidro+0x1d0>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	701a      	strb	r2, [r3, #0]
				break;
 80015a6:	e026      	b.n	80015f6 <runProg_hidro+0x1b6>
			if (hora_hidro.Minutes == auxHora.Minutes){
 80015a8:	4b17      	ldr	r3, [pc, #92]	; (8001608 <runProg_hidro+0x1c8>)
 80015aa:	785a      	ldrb	r2, [r3, #1]
 80015ac:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <runProg_hidro+0x1d8>)
 80015ae:	785b      	ldrb	r3, [r3, #1]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d11f      	bne.n	80015f4 <runProg_hidro+0x1b4>
				if (hora_hidro.Seconds < auxHora.Seconds){
 80015b4:	4b14      	ldr	r3, [pc, #80]	; (8001608 <runProg_hidro+0x1c8>)
 80015b6:	789a      	ldrb	r2, [r3, #2]
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <runProg_hidro+0x1d8>)
 80015ba:	789b      	ldrb	r3, [r3, #2]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d219      	bcs.n	80015f4 <runProg_hidro+0x1b4>
					setOutput(OUT_rele_jet, 0); //logica positiva
 80015c0:	2100      	movs	r1, #0
 80015c2:	200c      	movs	r0, #12
 80015c4:	f7ff f814 	bl	80005f0 <setOutput>
					set_led(OUT_led_jet, APAGADO);
 80015c8:	2100      	movs	r1, #0
 80015ca:	2002      	movs	r0, #2
 80015cc:	f000 fc20 	bl	8001e10 <set_led>
					status_progHidro = PROG_IDLE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <runProg_hidro+0x1d0>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
					break;
 80015d6:	e00e      	b.n	80015f6 <runProg_hidro+0x1b6>
			setOutput(OUT_rele_jet, 0); //logica positiva
 80015d8:	2100      	movs	r1, #0
 80015da:	200c      	movs	r0, #12
 80015dc:	f7ff f808 	bl	80005f0 <setOutput>
			set_led(OUT_led_jet, APAGADO);
 80015e0:	2100      	movs	r1, #0
 80015e2:	2002      	movs	r0, #2
 80015e4:	f000 fc14 	bl	8001e10 <set_led>
			status_progHidro = PROG_IDLE;
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <runProg_hidro+0x1d0>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
		break;
 80015ee:	e002      	b.n	80015f6 <runProg_hidro+0x1b6>
				break;
 80015f0:	bf00      	nop
 80015f2:	e000      	b.n	80015f6 <runProg_hidro+0x1b6>
		break;
 80015f4:	bf00      	nop
	} //end switch progCmd_hidro

	return status_progHidro;
 80015f6:	4b06      	ldr	r3, [pc, #24]	; (8001610 <runProg_hidro+0x1d0>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
} //end runProg_hidro()
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200005dc 	.word	0x200005dc
 8001608:	20000608 	.word	0x20000608
 800160c:	20000120 	.word	0x20000120
 8001610:	20000002 	.word	0x20000002
 8001614:	20000604 	.word	0x20000604
 8001618:	2000060c 	.word	0x2000060c

0800161c <runProg_llenado>:

T_PROG_OUTPUT runProg_llenado (T_PROG_CMD cmd){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]

	switch (cmd) {
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	2b02      	cmp	r3, #2
 800162a:	d005      	beq.n	8001638 <runProg_llenado+0x1c>
 800162c:	2b03      	cmp	r3, #3
 800162e:	f000 81c3 	beq.w	80019b8 <runProg_llenado+0x39c>
 8001632:	2b01      	cmp	r3, #1
 8001634:	d054      	beq.n	80016e0 <runProg_llenado+0xc4>

			status_progLlenado = PROG_IDLE;
		break;

		default:
		break;
 8001636:	e1cc      	b.n	80019d2 <runProg_llenado+0x3b6>
			setOutput(OUT_rele_napa, 1); //logica positiva
 8001638:	2101      	movs	r1, #1
 800163a:	200b      	movs	r0, #11
 800163c:	f7fe ffd8 	bl	80005f0 <setOutput>
			set_led(OUT_led_napa, TITILA_LENTO);
 8001640:	2102      	movs	r1, #2
 8001642:	2001      	movs	r0, #1
 8001644:	f000 fbe4 	bl	8001e10 <set_led>
			flag_bombaNapa = 1;
 8001648:	4b85      	ldr	r3, [pc, #532]	; (8001860 <runProg_llenado+0x244>)
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
			fecha_llenadoOn = get_fecha();
 800164e:	f000 fb01 	bl	8001c54 <get_fecha>
 8001652:	4602      	mov	r2, r0
 8001654:	4b83      	ldr	r3, [pc, #524]	; (8001864 <runProg_llenado+0x248>)
 8001656:	4611      	mov	r1, r2
 8001658:	7019      	strb	r1, [r3, #0]
 800165a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800165e:	7059      	strb	r1, [r3, #1]
 8001660:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8001664:	7099      	strb	r1, [r3, #2]
 8001666:	f3c2 6207 	ubfx	r2, r2, #24, #8
 800166a:	70da      	strb	r2, [r3, #3]
			hora_llenadoOn = get_hora();
 800166c:	f000 fad8 	bl	8001c20 <get_hora>
 8001670:	4602      	mov	r2, r0
 8001672:	4b7d      	ldr	r3, [pc, #500]	; (8001868 <runProg_llenado+0x24c>)
 8001674:	4611      	mov	r1, r2
 8001676:	7019      	strb	r1, [r3, #0]
 8001678:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800167c:	7059      	strb	r1, [r3, #1]
 800167e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001682:	709a      	strb	r2, [r3, #2]
			hora_llenadoOn.Minutes += tiempoLlenado_ON;
 8001684:	4b78      	ldr	r3, [pc, #480]	; (8001868 <runProg_llenado+0x24c>)
 8001686:	785a      	ldrb	r2, [r3, #1]
 8001688:	4b78      	ldr	r3, [pc, #480]	; (800186c <runProg_llenado+0x250>)
 800168a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	4413      	add	r3, r2
 8001692:	b2da      	uxtb	r2, r3
 8001694:	4b74      	ldr	r3, [pc, #464]	; (8001868 <runProg_llenado+0x24c>)
 8001696:	705a      	strb	r2, [r3, #1]
			if (hora_llenadoOn.Minutes > 59) {
 8001698:	4b73      	ldr	r3, [pc, #460]	; (8001868 <runProg_llenado+0x24c>)
 800169a:	785b      	ldrb	r3, [r3, #1]
 800169c:	2b3b      	cmp	r3, #59	; 0x3b
 800169e:	d91b      	bls.n	80016d8 <runProg_llenado+0xbc>
				hora_llenadoOn.Minutes -= 59;
 80016a0:	4b71      	ldr	r3, [pc, #452]	; (8001868 <runProg_llenado+0x24c>)
 80016a2:	785b      	ldrb	r3, [r3, #1]
 80016a4:	3b3b      	subs	r3, #59	; 0x3b
 80016a6:	b2da      	uxtb	r2, r3
 80016a8:	4b6f      	ldr	r3, [pc, #444]	; (8001868 <runProg_llenado+0x24c>)
 80016aa:	705a      	strb	r2, [r3, #1]
				hora_llenadoOn.Hours++;
 80016ac:	4b6e      	ldr	r3, [pc, #440]	; (8001868 <runProg_llenado+0x24c>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b6c      	ldr	r3, [pc, #432]	; (8001868 <runProg_llenado+0x24c>)
 80016b6:	701a      	strb	r2, [r3, #0]
				if (hora_llenadoOn.Hours > 23) {
 80016b8:	4b6b      	ldr	r3, [pc, #428]	; (8001868 <runProg_llenado+0x24c>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b17      	cmp	r3, #23
 80016be:	d90b      	bls.n	80016d8 <runProg_llenado+0xbc>
					hora_llenadoOn.Hours -= 23;
 80016c0:	4b69      	ldr	r3, [pc, #420]	; (8001868 <runProg_llenado+0x24c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	3b17      	subs	r3, #23
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	4b67      	ldr	r3, [pc, #412]	; (8001868 <runProg_llenado+0x24c>)
 80016ca:	701a      	strb	r2, [r3, #0]
					fecha_llenadoOn.Date++;
 80016cc:	4b65      	ldr	r3, [pc, #404]	; (8001864 <runProg_llenado+0x248>)
 80016ce:	789b      	ldrb	r3, [r3, #2]
 80016d0:	3301      	adds	r3, #1
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	4b63      	ldr	r3, [pc, #396]	; (8001864 <runProg_llenado+0x248>)
 80016d6:	709a      	strb	r2, [r3, #2]
			status_progLlenado = PROG_BUSY;
 80016d8:	4b65      	ldr	r3, [pc, #404]	; (8001870 <runProg_llenado+0x254>)
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
		break;
 80016de:	e178      	b.n	80019d2 <runProg_llenado+0x3b6>
			if (status_progLlenado == PROG_IDLE) {
 80016e0:	4b63      	ldr	r3, [pc, #396]	; (8001870 <runProg_llenado+0x254>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	f000 8173 	beq.w	80019d0 <runProg_llenado+0x3b4>
			auxFecha = get_fecha();
 80016ea:	f000 fab3 	bl	8001c54 <get_fecha>
 80016ee:	4602      	mov	r2, r0
 80016f0:	4b60      	ldr	r3, [pc, #384]	; (8001874 <runProg_llenado+0x258>)
 80016f2:	4611      	mov	r1, r2
 80016f4:	7019      	strb	r1, [r3, #0]
 80016f6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80016fa:	7059      	strb	r1, [r3, #1]
 80016fc:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8001700:	7099      	strb	r1, [r3, #2]
 8001702:	f3c2 6207 	ubfx	r2, r2, #24, #8
 8001706:	70da      	strb	r2, [r3, #3]
			auxHora = get_hora();
 8001708:	f000 fa8a 	bl	8001c20 <get_hora>
 800170c:	4602      	mov	r2, r0
 800170e:	4b5a      	ldr	r3, [pc, #360]	; (8001878 <runProg_llenado+0x25c>)
 8001710:	4611      	mov	r1, r2
 8001712:	7019      	strb	r1, [r3, #0]
 8001714:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001718:	7059      	strb	r1, [r3, #1]
 800171a:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800171e:	709a      	strb	r2, [r3, #2]
			switch (flag_bombaNapa) {
 8001720:	4b4f      	ldr	r3, [pc, #316]	; (8001860 <runProg_llenado+0x244>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	f000 80af 	beq.w	8001888 <runProg_llenado+0x26c>
 800172a:	2b01      	cmp	r3, #1
 800172c:	d000      	beq.n	8001730 <runProg_llenado+0x114>
				break;
 800172e:	e141      	b.n	80019b4 <runProg_llenado+0x398>
					if (fecha_llenadoOn.Date < auxFecha.Date) {
 8001730:	4b4c      	ldr	r3, [pc, #304]	; (8001864 <runProg_llenado+0x248>)
 8001732:	789a      	ldrb	r2, [r3, #2]
 8001734:	4b4f      	ldr	r3, [pc, #316]	; (8001874 <runProg_llenado+0x258>)
 8001736:	789b      	ldrb	r3, [r3, #2]
 8001738:	429a      	cmp	r2, r3
 800173a:	d20a      	bcs.n	8001752 <runProg_llenado+0x136>
						setOutput(OUT_rele_napa, 0); //logica positiva
 800173c:	2100      	movs	r1, #0
 800173e:	200b      	movs	r0, #11
 8001740:	f7fe ff56 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, PRENDIDO);
 8001744:	2101      	movs	r1, #1
 8001746:	2001      	movs	r0, #1
 8001748:	f000 fb62 	bl	8001e10 <set_led>
						flag_bombaNapa = 0;
 800174c:	4b44      	ldr	r3, [pc, #272]	; (8001860 <runProg_llenado+0x244>)
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOn.Hours < auxHora.Hours) {
 8001752:	4b45      	ldr	r3, [pc, #276]	; (8001868 <runProg_llenado+0x24c>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	4b48      	ldr	r3, [pc, #288]	; (8001878 <runProg_llenado+0x25c>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d20a      	bcs.n	8001774 <runProg_llenado+0x158>
						setOutput(OUT_rele_napa, 0); //logica positiva
 800175e:	2100      	movs	r1, #0
 8001760:	200b      	movs	r0, #11
 8001762:	f7fe ff45 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, PRENDIDO);
 8001766:	2101      	movs	r1, #1
 8001768:	2001      	movs	r0, #1
 800176a:	f000 fb51 	bl	8001e10 <set_led>
						flag_bombaNapa = 0;
 800176e:	4b3c      	ldr	r3, [pc, #240]	; (8001860 <runProg_llenado+0x244>)
 8001770:	2200      	movs	r2, #0
 8001772:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOn.Minutes < auxHora.Minutes) {
 8001774:	4b3c      	ldr	r3, [pc, #240]	; (8001868 <runProg_llenado+0x24c>)
 8001776:	785a      	ldrb	r2, [r3, #1]
 8001778:	4b3f      	ldr	r3, [pc, #252]	; (8001878 <runProg_llenado+0x25c>)
 800177a:	785b      	ldrb	r3, [r3, #1]
 800177c:	429a      	cmp	r2, r3
 800177e:	d20a      	bcs.n	8001796 <runProg_llenado+0x17a>
						setOutput(OUT_rele_napa, 0); //logica positiva
 8001780:	2100      	movs	r1, #0
 8001782:	200b      	movs	r0, #11
 8001784:	f7fe ff34 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, PRENDIDO);
 8001788:	2101      	movs	r1, #1
 800178a:	2001      	movs	r0, #1
 800178c:	f000 fb40 	bl	8001e10 <set_led>
						flag_bombaNapa = 0;
 8001790:	4b33      	ldr	r3, [pc, #204]	; (8001860 <runProg_llenado+0x244>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOn.Minutes == auxHora.Minutes) {
 8001796:	4b34      	ldr	r3, [pc, #208]	; (8001868 <runProg_llenado+0x24c>)
 8001798:	785a      	ldrb	r2, [r3, #1]
 800179a:	4b37      	ldr	r3, [pc, #220]	; (8001878 <runProg_llenado+0x25c>)
 800179c:	785b      	ldrb	r3, [r3, #1]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d110      	bne.n	80017c4 <runProg_llenado+0x1a8>
						if (hora_llenadoOn.Seconds < auxHora.Seconds) {
 80017a2:	4b31      	ldr	r3, [pc, #196]	; (8001868 <runProg_llenado+0x24c>)
 80017a4:	789a      	ldrb	r2, [r3, #2]
 80017a6:	4b34      	ldr	r3, [pc, #208]	; (8001878 <runProg_llenado+0x25c>)
 80017a8:	789b      	ldrb	r3, [r3, #2]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d20a      	bcs.n	80017c4 <runProg_llenado+0x1a8>
							setOutput(OUT_rele_napa, 0); //logica positiva
 80017ae:	2100      	movs	r1, #0
 80017b0:	200b      	movs	r0, #11
 80017b2:	f7fe ff1d 	bl	80005f0 <setOutput>
							set_led(OUT_led_napa, PRENDIDO);
 80017b6:	2101      	movs	r1, #1
 80017b8:	2001      	movs	r0, #1
 80017ba:	f000 fb29 	bl	8001e10 <set_led>
							flag_bombaNapa = 0;
 80017be:	4b28      	ldr	r3, [pc, #160]	; (8001860 <runProg_llenado+0x244>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
					if (!flag_bombaNapa) {
 80017c4:	4b26      	ldr	r3, [pc, #152]	; (8001860 <runProg_llenado+0x244>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f040 80f1 	bne.w	80019b0 <runProg_llenado+0x394>
						fecha_llenadoOff = get_fecha();
 80017ce:	f000 fa41 	bl	8001c54 <get_fecha>
 80017d2:	4602      	mov	r2, r0
 80017d4:	4b29      	ldr	r3, [pc, #164]	; (800187c <runProg_llenado+0x260>)
 80017d6:	4611      	mov	r1, r2
 80017d8:	7019      	strb	r1, [r3, #0]
 80017da:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80017de:	7059      	strb	r1, [r3, #1]
 80017e0:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80017e4:	7099      	strb	r1, [r3, #2]
 80017e6:	f3c2 6207 	ubfx	r2, r2, #24, #8
 80017ea:	70da      	strb	r2, [r3, #3]
						hora_llenadoOff = get_hora();
 80017ec:	f000 fa18 	bl	8001c20 <get_hora>
 80017f0:	4602      	mov	r2, r0
 80017f2:	4b23      	ldr	r3, [pc, #140]	; (8001880 <runProg_llenado+0x264>)
 80017f4:	4611      	mov	r1, r2
 80017f6:	7019      	strb	r1, [r3, #0]
 80017f8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80017fc:	7059      	strb	r1, [r3, #1]
 80017fe:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001802:	709a      	strb	r2, [r3, #2]
						hora_llenadoOff.Minutes += tiempoLlenado_OFF;
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <runProg_llenado+0x264>)
 8001806:	785a      	ldrb	r2, [r3, #1]
 8001808:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <runProg_llenado+0x268>)
 800180a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	4413      	add	r3, r2
 8001812:	b2da      	uxtb	r2, r3
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <runProg_llenado+0x264>)
 8001816:	705a      	strb	r2, [r3, #1]
						if (hora_llenadoOff.Minutes > 59) {
 8001818:	4b19      	ldr	r3, [pc, #100]	; (8001880 <runProg_llenado+0x264>)
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	2b3b      	cmp	r3, #59	; 0x3b
 800181e:	f240 80c7 	bls.w	80019b0 <runProg_llenado+0x394>
							hora_llenadoOff.Minutes -= 59;
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <runProg_llenado+0x264>)
 8001824:	785b      	ldrb	r3, [r3, #1]
 8001826:	3b3b      	subs	r3, #59	; 0x3b
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4b15      	ldr	r3, [pc, #84]	; (8001880 <runProg_llenado+0x264>)
 800182c:	705a      	strb	r2, [r3, #1]
							hora_llenadoOff.Hours++;
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <runProg_llenado+0x264>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3301      	adds	r3, #1
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4b12      	ldr	r3, [pc, #72]	; (8001880 <runProg_llenado+0x264>)
 8001838:	701a      	strb	r2, [r3, #0]
							if (hora_llenadoOff.Hours > 23) {
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <runProg_llenado+0x264>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b17      	cmp	r3, #23
 8001840:	f240 80b6 	bls.w	80019b0 <runProg_llenado+0x394>
								hora_llenadoOff.Hours -= 23;
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <runProg_llenado+0x264>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	3b17      	subs	r3, #23
 800184a:	b2da      	uxtb	r2, r3
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <runProg_llenado+0x264>)
 800184e:	701a      	strb	r2, [r3, #0]
								fecha_llenadoOff.Date++;
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <runProg_llenado+0x260>)
 8001852:	789b      	ldrb	r3, [r3, #2]
 8001854:	3301      	adds	r3, #1
 8001856:	b2da      	uxtb	r2, r3
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <runProg_llenado+0x260>)
 800185a:	709a      	strb	r2, [r3, #2]
				break;
 800185c:	e0a8      	b.n	80019b0 <runProg_llenado+0x394>
 800185e:	bf00      	nop
 8001860:	20000128 	.word	0x20000128
 8001864:	20000600 	.word	0x20000600
 8001868:	200005f4 	.word	0x200005f4
 800186c:	20000124 	.word	0x20000124
 8001870:	20000004 	.word	0x20000004
 8001874:	20000604 	.word	0x20000604
 8001878:	2000060c 	.word	0x2000060c
 800187c:	200005fc 	.word	0x200005fc
 8001880:	200005f8 	.word	0x200005f8
 8001884:	20000126 	.word	0x20000126
					if (fecha_llenadoOff.Date < auxFecha.Date) {
 8001888:	4b5d      	ldr	r3, [pc, #372]	; (8001a00 <runProg_llenado+0x3e4>)
 800188a:	789a      	ldrb	r2, [r3, #2]
 800188c:	4b5d      	ldr	r3, [pc, #372]	; (8001a04 <runProg_llenado+0x3e8>)
 800188e:	789b      	ldrb	r3, [r3, #2]
 8001890:	429a      	cmp	r2, r3
 8001892:	d20a      	bcs.n	80018aa <runProg_llenado+0x28e>
						setOutput(OUT_rele_napa, 1); //logica positiva
 8001894:	2101      	movs	r1, #1
 8001896:	200b      	movs	r0, #11
 8001898:	f7fe feaa 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, TITILA_LENTO);
 800189c:	2102      	movs	r1, #2
 800189e:	2001      	movs	r0, #1
 80018a0:	f000 fab6 	bl	8001e10 <set_led>
						flag_bombaNapa = 1;
 80018a4:	4b58      	ldr	r3, [pc, #352]	; (8001a08 <runProg_llenado+0x3ec>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOff.Hours < auxHora.Hours) {
 80018aa:	4b58      	ldr	r3, [pc, #352]	; (8001a0c <runProg_llenado+0x3f0>)
 80018ac:	781a      	ldrb	r2, [r3, #0]
 80018ae:	4b58      	ldr	r3, [pc, #352]	; (8001a10 <runProg_llenado+0x3f4>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d20a      	bcs.n	80018cc <runProg_llenado+0x2b0>
						setOutput(OUT_rele_napa, 1); //logica positiva
 80018b6:	2101      	movs	r1, #1
 80018b8:	200b      	movs	r0, #11
 80018ba:	f7fe fe99 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, TITILA_LENTO);
 80018be:	2102      	movs	r1, #2
 80018c0:	2001      	movs	r0, #1
 80018c2:	f000 faa5 	bl	8001e10 <set_led>
						flag_bombaNapa = 1;
 80018c6:	4b50      	ldr	r3, [pc, #320]	; (8001a08 <runProg_llenado+0x3ec>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOff.Minutes < auxHora.Minutes) {
 80018cc:	4b4f      	ldr	r3, [pc, #316]	; (8001a0c <runProg_llenado+0x3f0>)
 80018ce:	785a      	ldrb	r2, [r3, #1]
 80018d0:	4b4f      	ldr	r3, [pc, #316]	; (8001a10 <runProg_llenado+0x3f4>)
 80018d2:	785b      	ldrb	r3, [r3, #1]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d20a      	bcs.n	80018ee <runProg_llenado+0x2d2>
						setOutput(OUT_rele_napa, 1); //logica positiva
 80018d8:	2101      	movs	r1, #1
 80018da:	200b      	movs	r0, #11
 80018dc:	f7fe fe88 	bl	80005f0 <setOutput>
						set_led(OUT_led_napa, TITILA_LENTO);
 80018e0:	2102      	movs	r1, #2
 80018e2:	2001      	movs	r0, #1
 80018e4:	f000 fa94 	bl	8001e10 <set_led>
						flag_bombaNapa = 1;
 80018e8:	4b47      	ldr	r3, [pc, #284]	; (8001a08 <runProg_llenado+0x3ec>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	701a      	strb	r2, [r3, #0]
					if (hora_llenadoOff.Minutes == auxHora.Minutes) {
 80018ee:	4b47      	ldr	r3, [pc, #284]	; (8001a0c <runProg_llenado+0x3f0>)
 80018f0:	785a      	ldrb	r2, [r3, #1]
 80018f2:	4b47      	ldr	r3, [pc, #284]	; (8001a10 <runProg_llenado+0x3f4>)
 80018f4:	785b      	ldrb	r3, [r3, #1]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d110      	bne.n	800191c <runProg_llenado+0x300>
						if (hora_llenadoOff.Seconds < auxHora.Seconds){
 80018fa:	4b44      	ldr	r3, [pc, #272]	; (8001a0c <runProg_llenado+0x3f0>)
 80018fc:	789a      	ldrb	r2, [r3, #2]
 80018fe:	4b44      	ldr	r3, [pc, #272]	; (8001a10 <runProg_llenado+0x3f4>)
 8001900:	789b      	ldrb	r3, [r3, #2]
 8001902:	429a      	cmp	r2, r3
 8001904:	d20a      	bcs.n	800191c <runProg_llenado+0x300>
							setOutput(OUT_rele_napa, 1); //logica positiva
 8001906:	2101      	movs	r1, #1
 8001908:	200b      	movs	r0, #11
 800190a:	f7fe fe71 	bl	80005f0 <setOutput>
							set_led(OUT_led_napa, TITILA_LENTO);
 800190e:	2102      	movs	r1, #2
 8001910:	2001      	movs	r0, #1
 8001912:	f000 fa7d 	bl	8001e10 <set_led>
							flag_bombaNapa = 1;
 8001916:	4b3c      	ldr	r3, [pc, #240]	; (8001a08 <runProg_llenado+0x3ec>)
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
					if (flag_bombaNapa != 0) {
 800191c:	4b3a      	ldr	r3, [pc, #232]	; (8001a08 <runProg_llenado+0x3ec>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d047      	beq.n	80019b4 <runProg_llenado+0x398>
						fecha_llenadoOn = get_fecha();
 8001924:	f000 f996 	bl	8001c54 <get_fecha>
 8001928:	4602      	mov	r2, r0
 800192a:	4b3a      	ldr	r3, [pc, #232]	; (8001a14 <runProg_llenado+0x3f8>)
 800192c:	4611      	mov	r1, r2
 800192e:	7019      	strb	r1, [r3, #0]
 8001930:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001934:	7059      	strb	r1, [r3, #1]
 8001936:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800193a:	7099      	strb	r1, [r3, #2]
 800193c:	f3c2 6207 	ubfx	r2, r2, #24, #8
 8001940:	70da      	strb	r2, [r3, #3]
						hora_llenadoOn = get_hora();
 8001942:	f000 f96d 	bl	8001c20 <get_hora>
 8001946:	4602      	mov	r2, r0
 8001948:	4b33      	ldr	r3, [pc, #204]	; (8001a18 <runProg_llenado+0x3fc>)
 800194a:	4611      	mov	r1, r2
 800194c:	7019      	strb	r1, [r3, #0]
 800194e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001952:	7059      	strb	r1, [r3, #1]
 8001954:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001958:	709a      	strb	r2, [r3, #2]
						hora_llenadoOn.Minutes += tiempoLlenado_ON;
 800195a:	4b2f      	ldr	r3, [pc, #188]	; (8001a18 <runProg_llenado+0x3fc>)
 800195c:	785a      	ldrb	r2, [r3, #1]
 800195e:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <runProg_llenado+0x400>)
 8001960:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	4413      	add	r3, r2
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4b2b      	ldr	r3, [pc, #172]	; (8001a18 <runProg_llenado+0x3fc>)
 800196c:	705a      	strb	r2, [r3, #1]
						if (hora_llenadoOn.Minutes > 59) {
 800196e:	4b2a      	ldr	r3, [pc, #168]	; (8001a18 <runProg_llenado+0x3fc>)
 8001970:	785b      	ldrb	r3, [r3, #1]
 8001972:	2b3b      	cmp	r3, #59	; 0x3b
 8001974:	d91e      	bls.n	80019b4 <runProg_llenado+0x398>
							hora_llenadoOn.Minutes -= 59;
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <runProg_llenado+0x3fc>)
 8001978:	785b      	ldrb	r3, [r3, #1]
 800197a:	3b3b      	subs	r3, #59	; 0x3b
 800197c:	b2da      	uxtb	r2, r3
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <runProg_llenado+0x3fc>)
 8001980:	705a      	strb	r2, [r3, #1]
							hora_llenadoOn.Hours++;
 8001982:	4b25      	ldr	r3, [pc, #148]	; (8001a18 <runProg_llenado+0x3fc>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	3301      	adds	r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4b23      	ldr	r3, [pc, #140]	; (8001a18 <runProg_llenado+0x3fc>)
 800198c:	701a      	strb	r2, [r3, #0]
							if (hora_llenadoOn.Hours > 23) {
 800198e:	4b22      	ldr	r3, [pc, #136]	; (8001a18 <runProg_llenado+0x3fc>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b17      	cmp	r3, #23
 8001994:	d90e      	bls.n	80019b4 <runProg_llenado+0x398>
								hora_llenadoOn.Hours -= 23;
 8001996:	4b20      	ldr	r3, [pc, #128]	; (8001a18 <runProg_llenado+0x3fc>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	3b17      	subs	r3, #23
 800199c:	b2da      	uxtb	r2, r3
 800199e:	4b1e      	ldr	r3, [pc, #120]	; (8001a18 <runProg_llenado+0x3fc>)
 80019a0:	701a      	strb	r2, [r3, #0]
								fecha_llenadoOn.Date++;
 80019a2:	4b1c      	ldr	r3, [pc, #112]	; (8001a14 <runProg_llenado+0x3f8>)
 80019a4:	789b      	ldrb	r3, [r3, #2]
 80019a6:	3301      	adds	r3, #1
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	4b1a      	ldr	r3, [pc, #104]	; (8001a14 <runProg_llenado+0x3f8>)
 80019ac:	709a      	strb	r2, [r3, #2]
				break;
 80019ae:	e001      	b.n	80019b4 <runProg_llenado+0x398>
				break;
 80019b0:	bf00      	nop
 80019b2:	e00e      	b.n	80019d2 <runProg_llenado+0x3b6>
				break;
 80019b4:	bf00      	nop
		break;
 80019b6:	e00c      	b.n	80019d2 <runProg_llenado+0x3b6>
			setOutput(OUT_rele_napa, 0); //logica positiva
 80019b8:	2100      	movs	r1, #0
 80019ba:	200b      	movs	r0, #11
 80019bc:	f7fe fe18 	bl	80005f0 <setOutput>
			set_led(OUT_led_napa, APAGADO);
 80019c0:	2100      	movs	r1, #0
 80019c2:	2001      	movs	r0, #1
 80019c4:	f000 fa24 	bl	8001e10 <set_led>
			status_progLlenado = PROG_IDLE;
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <runProg_llenado+0x404>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	701a      	strb	r2, [r3, #0]
		break;
 80019ce:	e000      	b.n	80019d2 <runProg_llenado+0x3b6>
				break;
 80019d0:	bf00      	nop
	} //end switch cmd

	if (!HAL_GPIO_ReadPin(IN_nivelAgua_GPIO_Port, IN_nivelAgua_Pin)) { //LOGICA NEGATIVA
 80019d2:	2104      	movs	r1, #4
 80019d4:	4813      	ldr	r0, [pc, #76]	; (8001a24 <runProg_llenado+0x408>)
 80019d6:	f002 f931 	bl	8003c3c <HAL_GPIO_ReadPin>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d109      	bne.n	80019f4 <runProg_llenado+0x3d8>
		setOutput(OUT_rele_napa, 0); //logica positiva
 80019e0:	2100      	movs	r1, #0
 80019e2:	200b      	movs	r0, #11
 80019e4:	f7fe fe04 	bl	80005f0 <setOutput>
		set_led(OUT_led_napa, APAGADO);
 80019e8:	2100      	movs	r1, #0
 80019ea:	2001      	movs	r0, #1
 80019ec:	f000 fa10 	bl	8001e10 <set_led>
		return PROG_FINISHED;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e000      	b.n	80019f6 <runProg_llenado+0x3da>
	}
	return PROG_BUSY;
 80019f4:	2302      	movs	r3, #2

} //end runProg_llenado()
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200005fc 	.word	0x200005fc
 8001a04:	20000604 	.word	0x20000604
 8001a08:	20000128 	.word	0x20000128
 8001a0c:	200005f8 	.word	0x200005f8
 8001a10:	2000060c 	.word	0x2000060c
 8001a14:	20000600 	.word	0x20000600
 8001a18:	200005f4 	.word	0x200005f4
 8001a1c:	20000124 	.word	0x20000124
 8001a20:	20000004 	.word	0x20000004
 8001a24:	40010800 	.word	0x40010800

08001a28 <runProg_skimmer>:

T_PROG_OUTPUT runProg_skimmer (T_PROG_CMD cmd){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
	__NOP();
 8001a32:	bf00      	nop

	switch (cmd) {
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	2b04      	cmp	r3, #4
 8001a3a:	d84a      	bhi.n	8001ad2 <runProg_skimmer+0xaa>
 8001a3c:	a201      	add	r2, pc, #4	; (adr r2, 8001a44 <runProg_skimmer+0x1c>)
 8001a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a42:	bf00      	nop
 8001a44:	08001aa3 	.word	0x08001aa3
 8001a48:	08001ad3 	.word	0x08001ad3
 8001a4c:	08001a85 	.word	0x08001a85
 8001a50:	08001a59 	.word	0x08001a59
 8001a54:	08001a6f 	.word	0x08001a6f
		case PROG_SET1: //con programa
			status_modoPileta = 1;
 8001a58:	4b22      	ldr	r3, [pc, #136]	; (8001ae4 <runProg_skimmer+0xbc>)
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	701a      	strb	r2, [r3, #0]
			status_progPileta = PROG_BUSY;
 8001a5e:	4b22      	ldr	r3, [pc, #136]	; (8001ae8 <runProg_skimmer+0xc0>)
 8001a60:	2202      	movs	r2, #2
 8001a62:	701a      	strb	r2, [r3, #0]
			set_led(OUT_led_pileta, TITILA_LENTO);
 8001a64:	2102      	movs	r1, #2
 8001a66:	2003      	movs	r0, #3
 8001a68:	f000 f9d2 	bl	8001e10 <set_led>
			break;
 8001a6c:	e034      	b.n	8001ad8 <runProg_skimmer+0xb0>
		case PROG_SET2: //sin programa
			status_modoPileta = 2;
 8001a6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ae4 <runProg_skimmer+0xbc>)
 8001a70:	2202      	movs	r2, #2
 8001a72:	701a      	strb	r2, [r3, #0]
			status_progPileta = PROG_BUSY;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <runProg_skimmer+0xc0>)
 8001a76:	2202      	movs	r2, #2
 8001a78:	701a      	strb	r2, [r3, #0]
			set_led(OUT_led_pileta, TITILA_RAPIDO);
 8001a7a:	2103      	movs	r1, #3
 8001a7c:	2003      	movs	r0, #3
 8001a7e:	f000 f9c7 	bl	8001e10 <set_led>
			break;
 8001a82:	e029      	b.n	8001ad8 <runProg_skimmer+0xb0>
		case PROG_STOP:
			setOutput(OUT_rele_pileta, 0); //LOGICA POSITIVA
 8001a84:	2100      	movs	r1, #0
 8001a86:	200d      	movs	r0, #13
 8001a88:	f7fe fdb2 	bl	80005f0 <setOutput>
			set_led(OUT_led_pileta, APAGADO);
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	2003      	movs	r0, #3
 8001a90:	f000 f9be 	bl	8001e10 <set_led>
			status_modoPileta = 0;
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <runProg_skimmer+0xbc>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	701a      	strb	r2, [r3, #0]
			status_progPileta = PROG_IDLE;
 8001a9a:	4b13      	ldr	r3, [pc, #76]	; (8001ae8 <runProg_skimmer+0xc0>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
			break;
 8001aa0:	e01a      	b.n	8001ad8 <runProg_skimmer+0xb0>
		case PROG_CHECK:
			if (status_progPileta == PROG_IDLE){
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <runProg_skimmer+0xc0>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d015      	beq.n	8001ad6 <runProg_skimmer+0xae>
				//return PROG_IDLE;
				break;
			}

			switch (status_modoPileta) {
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ae4 <runProg_skimmer+0xbc>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d004      	beq.n	8001abc <runProg_skimmer+0x94>
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d007      	beq.n	8001ac6 <runProg_skimmer+0x9e>
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00a      	beq.n	8001ad0 <runProg_skimmer+0xa8>
					break;
				case 2:
					setOutput(OUT_rele_pileta, 1); //logica positiva
					break;
				default:
					break;
 8001aba:	e00a      	b.n	8001ad2 <runProg_skimmer+0xaa>
					setOutput(OUT_rele_pileta, 1); //logica positiva
 8001abc:	2101      	movs	r1, #1
 8001abe:	200d      	movs	r0, #13
 8001ac0:	f7fe fd96 	bl	80005f0 <setOutput>
					break;
 8001ac4:	e005      	b.n	8001ad2 <runProg_skimmer+0xaa>
					setOutput(OUT_rele_pileta, 1); //logica positiva
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	200d      	movs	r0, #13
 8001aca:	f7fe fd91 	bl	80005f0 <setOutput>
					break;
 8001ace:	e000      	b.n	8001ad2 <runProg_skimmer+0xaa>
					break;
 8001ad0:	bf00      	nop
			}

		default:
			break;
 8001ad2:	bf00      	nop
 8001ad4:	e000      	b.n	8001ad8 <runProg_skimmer+0xb0>
				break;
 8001ad6:	bf00      	nop
	} //end switch cmd

	return status_progPileta;
 8001ad8:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <runProg_skimmer+0xc0>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000129 	.word	0x20000129
 8001ae8:	20000006 	.word	0x20000006

08001aec <runProg_luz>:

T_PROG_OUTPUT runProg_luz (T_PROG_CMD cmd){
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
	__NOP();
 8001af6:	bf00      	nop
}
 8001af8:	bf00      	nop
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr

08001b04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b18:	4b34      	ldr	r3, [pc, #208]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a33      	ldr	r2, [pc, #204]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b1e:	f043 0310 	orr.w	r3, r3, #16
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b31      	ldr	r3, [pc, #196]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0310 	and.w	r3, r3, #16
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b30:	4b2e      	ldr	r3, [pc, #184]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	4a2d      	ldr	r2, [pc, #180]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b36:	f043 0320 	orr.w	r3, r3, #32
 8001b3a:	6193      	str	r3, [r2, #24]
 8001b3c:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	f003 0320 	and.w	r3, r3, #32
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b48:	4b28      	ldr	r3, [pc, #160]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	4a27      	ldr	r2, [pc, #156]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b4e:	f043 0304 	orr.w	r3, r3, #4
 8001b52:	6193      	str	r3, [r2, #24]
 8001b54:	4b25      	ldr	r3, [pc, #148]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f003 0304 	and.w	r3, r3, #4
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b60:	4b22      	ldr	r3, [pc, #136]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4a21      	ldr	r2, [pc, #132]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b66:	f043 0308 	orr.w	r3, r3, #8
 8001b6a:	6193      	str	r3, [r2, #24]
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	; (8001bec <MX_GPIO_Init+0xe8>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	f003 0308 	and.w	r3, r3, #8
 8001b74:	603b      	str	r3, [r7, #0]
 8001b76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_GLCD_SCLK_Pin|OUT_GLCD_CS_Pin|OUT_GLCD_SID_Pin|OUT_CE_Pin
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f248 31e0 	movw	r1, #33760	; 0x83e0
 8001b7e:	481c      	ldr	r0, [pc, #112]	; (8001bf0 <MX_GPIO_Init+0xec>)
 8001b80:	f002 f873 	bl	8003c6a <HAL_GPIO_WritePin>
                          |OUT_PL_Pin|OUT_fila3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_GLCD_RST_Pin|OUT_ST_Pin|OUT_fila2_Pin|OUT_fila1_Pin
 8001b84:	2200      	movs	r2, #0
 8001b86:	f241 0139 	movw	r1, #4153	; 0x1039
 8001b8a:	481a      	ldr	r0, [pc, #104]	; (8001bf4 <MX_GPIO_Init+0xf0>)
 8001b8c:	f002 f86d 	bl	8003c6a <HAL_GPIO_WritePin>
                          |OUT_fila0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_nivelAgua_Pin;
 8001b90:	2304      	movs	r3, #4
 8001b92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IN_nivelAgua_GPIO_Port, &GPIO_InitStruct);
 8001b9c:	f107 0310 	add.w	r3, r7, #16
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4813      	ldr	r0, [pc, #76]	; (8001bf0 <MX_GPIO_Init+0xec>)
 8001ba4:	f001 fef0 	bl	8003988 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_GLCD_SCLK_Pin|OUT_GLCD_CS_Pin|OUT_GLCD_SID_Pin|OUT_CE_Pin
 8001ba8:	f248 33e0 	movw	r3, #33760	; 0x83e0
 8001bac:	613b      	str	r3, [r7, #16]
                          |OUT_PL_Pin|OUT_fila3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0310 	add.w	r3, r7, #16
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480b      	ldr	r0, [pc, #44]	; (8001bf0 <MX_GPIO_Init+0xec>)
 8001bc2:	f001 fee1 	bl	8003988 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = OUT_GLCD_RST_Pin|OUT_ST_Pin|OUT_fila2_Pin|OUT_fila1_Pin
 8001bc6:	f241 0339 	movw	r3, #4153	; 0x1039
 8001bca:	613b      	str	r3, [r7, #16]
                          |OUT_fila0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd8:	f107 0310 	add.w	r3, r7, #16
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <MX_GPIO_Init+0xf0>)
 8001be0:	f001 fed2 	bl	8003988 <HAL_GPIO_Init>

}
 8001be4:	bf00      	nop
 8001be6:	3720      	adds	r7, #32
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	40010800 	.word	0x40010800
 8001bf4:	40010c00 	.word	0x40010c00

08001bf8 <update_horaFecha>:
#include "hora_tablero.h"

RTC_TimeTypeDef hora;
RTC_DateTypeDef aux_fecha;

void update_horaFecha (void){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	 //segun el proyecto "MAQUINA_MD":
	  HAL_RTC_GetTime(&hrtc, &hora, RTC_FORMAT_BIN);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	4905      	ldr	r1, [pc, #20]	; (8001c14 <update_horaFecha+0x1c>)
 8001c00:	4805      	ldr	r0, [pc, #20]	; (8001c18 <update_horaFecha+0x20>)
 8001c02:	f002 ff13 	bl	8004a2c <HAL_RTC_GetTime>
	  //HAL_RTC_GetTime(&hrtc, &aux_tiempo, RTC_FORMAT_BIN);
	  HAL_RTC_GetDate(&hrtc, &aux_fecha, RTC_FORMAT_BIN);
 8001c06:	2200      	movs	r2, #0
 8001c08:	4904      	ldr	r1, [pc, #16]	; (8001c1c <update_horaFecha+0x24>)
 8001c0a:	4803      	ldr	r0, [pc, #12]	; (8001c18 <update_horaFecha+0x20>)
 8001c0c:	f003 f89c 	bl	8004d48 <HAL_RTC_GetDate>
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000610 	.word	0x20000610
 8001c18:	20000628 	.word	0x20000628
 8001c1c:	2000013c 	.word	0x2000013c

08001c20 <get_hora>:

void set_fecha (void){
	__NOP();
}

RTC_TimeTypeDef get_hora (void){
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
	return hora;
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <get_hora+0x30>)
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	8811      	ldrh	r1, [r2, #0]
 8001c2c:	7892      	ldrb	r2, [r2, #2]
 8001c2e:	8019      	strh	r1, [r3, #0]
 8001c30:	709a      	strb	r2, [r3, #2]
 8001c32:	2300      	movs	r3, #0
 8001c34:	793a      	ldrb	r2, [r7, #4]
 8001c36:	f362 0307 	bfi	r3, r2, #0, #8
 8001c3a:	797a      	ldrb	r2, [r7, #5]
 8001c3c:	f362 230f 	bfi	r3, r2, #8, #8
 8001c40:	79ba      	ldrb	r2, [r7, #6]
 8001c42:	f362 4317 	bfi	r3, r2, #16, #8
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bc80      	pop	{r7}
 8001c4e:	4770      	bx	lr
 8001c50:	20000610 	.word	0x20000610

08001c54 <get_fecha>:

RTC_DateTypeDef get_fecha (void){
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
	return aux_fecha;
 8001c5a:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <get_fecha+0x34>)
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	6810      	ldr	r0, [r2, #0]
 8001c60:	6018      	str	r0, [r3, #0]
 8001c62:	2300      	movs	r3, #0
 8001c64:	793a      	ldrb	r2, [r7, #4]
 8001c66:	f362 0307 	bfi	r3, r2, #0, #8
 8001c6a:	797a      	ldrb	r2, [r7, #5]
 8001c6c:	f362 230f 	bfi	r3, r2, #8, #8
 8001c70:	79ba      	ldrb	r2, [r7, #6]
 8001c72:	f362 4317 	bfi	r3, r2, #16, #8
 8001c76:	79fa      	ldrb	r2, [r7, #7]
 8001c78:	f362 631f 	bfi	r3, r2, #24, #8
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	2000013c 	.word	0x2000013c

08001c8c <update_leds>:

uint8_t demora_rapida = 19; //equivale a 200 ms: (valor + 1)*10ms
uint8_t demora_lenta = 49; //equivale a 500 ms: (valor + 1)*10ms


void update_leds (void){ //LOGICA NEGATIVA
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0

	for (uint8_t i=0; i < 4; i++){
 8001c92:	2300      	movs	r3, #0
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	e035      	b.n	8001d04 <update_leds+0x78>

		switch (status_led[i]) {
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	4a5a      	ldr	r2, [pc, #360]	; (8001e04 <update_leds+0x178>)
 8001c9c:	5cd3      	ldrb	r3, [r2, r3]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	d828      	bhi.n	8001cf4 <update_leds+0x68>
 8001ca2:	a201      	add	r2, pc, #4	; (adr r2, 8001ca8 <update_leds+0x1c>)
 8001ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca8:	08001cb9 	.word	0x08001cb9
 8001cac:	08001cc5 	.word	0x08001cc5
 8001cb0:	08001cd1 	.word	0x08001cd1
 8001cb4:	08001ce3 	.word	0x08001ce3
			case APAGADO:
				setOutput(i, 0); //APAGA LED
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	2100      	movs	r1, #0
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7fe fc97 	bl	80005f0 <setOutput>
			break;
 8001cc2:	e01c      	b.n	8001cfe <update_leds+0x72>
			case PRENDIDO:
				setOutput(i, 1); //PRENDE LED
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fc91 	bl	80005f0 <setOutput>
			break;
 8001cce:	e016      	b.n	8001cfe <update_leds+0x72>
			case TITILA_LENTO:
				if (!demora_lenta){
 8001cd0:	4b4d      	ldr	r3, [pc, #308]	; (8001e08 <update_leds+0x17c>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10f      	bne.n	8001cf8 <update_leds+0x6c>
					toggleOutput (i);
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fcb4 	bl	8000648 <toggleOutput>
					break;
 8001ce0:	e00d      	b.n	8001cfe <update_leds+0x72>
				}
			break;
			case TITILA_RAPIDO:
				if (!demora_rapida){
 8001ce2:	4b4a      	ldr	r3, [pc, #296]	; (8001e0c <update_leds+0x180>)
 8001ce4:	781b      	ldrb	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d108      	bne.n	8001cfc <update_leds+0x70>
					toggleOutput (i);
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fcab 	bl	8000648 <toggleOutput>
					break;
 8001cf2:	e004      	b.n	8001cfe <update_leds+0x72>
				}
			break;
			default:
			break;
 8001cf4:	bf00      	nop
 8001cf6:	e002      	b.n	8001cfe <update_leds+0x72>
			break;
 8001cf8:	bf00      	nop
 8001cfa:	e000      	b.n	8001cfe <update_leds+0x72>
			break;
 8001cfc:	bf00      	nop
	for (uint8_t i=0; i < 4; i++){
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	3301      	adds	r3, #1
 8001d02:	71fb      	strb	r3, [r7, #7]
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d9c6      	bls.n	8001c98 <update_leds+0xc>
		} //end switch status_led

	} //end for uint8_t i...

	switch (status_led[14]) {
 8001d0a:	4b3e      	ldr	r3, [pc, #248]	; (8001e04 <update_leds+0x178>)
 8001d0c:	7b9b      	ldrb	r3, [r3, #14]
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	d824      	bhi.n	8001d5c <update_leds+0xd0>
 8001d12:	a201      	add	r2, pc, #4	; (adr r2, 8001d18 <update_leds+0x8c>)
 8001d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d18:	08001d29 	.word	0x08001d29
 8001d1c:	08001d33 	.word	0x08001d33
 8001d20:	08001d3d 	.word	0x08001d3d
 8001d24:	08001d4d 	.word	0x08001d4d
		case APAGADO:
			setOutput(OUT_led_luces, 0); //APAGA LED
 8001d28:	2100      	movs	r1, #0
 8001d2a:	200e      	movs	r0, #14
 8001d2c:	f7fe fc60 	bl	80005f0 <setOutput>
		break;
 8001d30:	e019      	b.n	8001d66 <update_leds+0xda>
		case PRENDIDO:
			setOutput(OUT_led_luces, 1); //PRENDE LED
 8001d32:	2101      	movs	r1, #1
 8001d34:	200e      	movs	r0, #14
 8001d36:	f7fe fc5b 	bl	80005f0 <setOutput>
		break;
 8001d3a:	e014      	b.n	8001d66 <update_leds+0xda>
		case TITILA_LENTO:
			if (!demora_lenta){
 8001d3c:	4b32      	ldr	r3, [pc, #200]	; (8001e08 <update_leds+0x17c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10d      	bne.n	8001d60 <update_leds+0xd4>
				toggleOutput (OUT_led_luces);
 8001d44:	200e      	movs	r0, #14
 8001d46:	f7fe fc7f 	bl	8000648 <toggleOutput>
				break;
 8001d4a:	e00c      	b.n	8001d66 <update_leds+0xda>
			}
		break;
		case TITILA_RAPIDO:
			if (!demora_rapida){
 8001d4c:	4b2f      	ldr	r3, [pc, #188]	; (8001e0c <update_leds+0x180>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d107      	bne.n	8001d64 <update_leds+0xd8>
				toggleOutput (OUT_led_luces);
 8001d54:	200e      	movs	r0, #14
 8001d56:	f7fe fc77 	bl	8000648 <toggleOutput>
				break;
 8001d5a:	e004      	b.n	8001d66 <update_leds+0xda>
			}
		break;
		default:
		break;
 8001d5c:	bf00      	nop
 8001d5e:	e002      	b.n	8001d66 <update_leds+0xda>
		break;
 8001d60:	bf00      	nop
 8001d62:	e000      	b.n	8001d66 <update_leds+0xda>
		break;
 8001d64:	bf00      	nop
	} //end switch status_led

	switch (status_led[15]) {
 8001d66:	4b27      	ldr	r3, [pc, #156]	; (8001e04 <update_leds+0x178>)
 8001d68:	7bdb      	ldrb	r3, [r3, #15]
 8001d6a:	2b03      	cmp	r3, #3
 8001d6c:	d824      	bhi.n	8001db8 <update_leds+0x12c>
 8001d6e:	a201      	add	r2, pc, #4	; (adr r2, 8001d74 <update_leds+0xe8>)
 8001d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d74:	08001d85 	.word	0x08001d85
 8001d78:	08001d8f 	.word	0x08001d8f
 8001d7c:	08001d99 	.word	0x08001d99
 8001d80:	08001da9 	.word	0x08001da9
		case APAGADO:
			setOutput(OUT_led_tomas, 0); //APAGA LED
 8001d84:	2100      	movs	r1, #0
 8001d86:	200f      	movs	r0, #15
 8001d88:	f7fe fc32 	bl	80005f0 <setOutput>
		break;
 8001d8c:	e019      	b.n	8001dc2 <update_leds+0x136>
		case PRENDIDO:
			setOutput(OUT_led_tomas, 1); //PRENDE LED
 8001d8e:	2101      	movs	r1, #1
 8001d90:	200f      	movs	r0, #15
 8001d92:	f7fe fc2d 	bl	80005f0 <setOutput>
		break;
 8001d96:	e014      	b.n	8001dc2 <update_leds+0x136>
		case TITILA_LENTO:
			if (!demora_lenta){
 8001d98:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <update_leds+0x17c>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10d      	bne.n	8001dbc <update_leds+0x130>
				toggleOutput (OUT_led_tomas);
 8001da0:	200f      	movs	r0, #15
 8001da2:	f7fe fc51 	bl	8000648 <toggleOutput>
				break;
 8001da6:	e00c      	b.n	8001dc2 <update_leds+0x136>
			}
		break;
		case TITILA_RAPIDO:
			if (!demora_rapida){
 8001da8:	4b18      	ldr	r3, [pc, #96]	; (8001e0c <update_leds+0x180>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d107      	bne.n	8001dc0 <update_leds+0x134>
				toggleOutput (OUT_led_tomas);
 8001db0:	200f      	movs	r0, #15
 8001db2:	f7fe fc49 	bl	8000648 <toggleOutput>
				break;
 8001db6:	e004      	b.n	8001dc2 <update_leds+0x136>
			}
		break;
		default:
		break;
 8001db8:	bf00      	nop
 8001dba:	e002      	b.n	8001dc2 <update_leds+0x136>
		break;
 8001dbc:	bf00      	nop
 8001dbe:	e000      	b.n	8001dc2 <update_leds+0x136>
		break;
 8001dc0:	bf00      	nop
	} //end switch status_led

	if (demora_lenta != 0){
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <update_leds+0x17c>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d006      	beq.n	8001dd8 <update_leds+0x14c>
		demora_lenta--;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <update_leds+0x17c>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <update_leds+0x17c>)
 8001dd4:	701a      	strb	r2, [r3, #0]
 8001dd6:	e002      	b.n	8001dde <update_leds+0x152>
	}else{
		demora_lenta = 4; // por 10 ms.
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	; (8001e08 <update_leds+0x17c>)
 8001dda:	2204      	movs	r2, #4
 8001ddc:	701a      	strb	r2, [r3, #0]
	}

	if (demora_rapida != 0){
 8001dde:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <update_leds+0x180>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d006      	beq.n	8001df4 <update_leds+0x168>
		demora_rapida--;
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <update_leds+0x180>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <update_leds+0x180>)
 8001df0:	701a      	strb	r2, [r3, #0]
	}else{
		demora_rapida = 0; // por 10 ms.
	}

} //end update_leds()
 8001df2:	e002      	b.n	8001dfa <update_leds+0x16e>
		demora_rapida = 0; // por 10 ms.
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <update_leds+0x180>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
} //end update_leds()
 8001dfa:	bf00      	nop
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	2000012c 	.word	0x2000012c
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	20000007 	.word	0x20000007

08001e10 <set_led>:


void set_led (T_POS_OUTPUT l, T_STATUS_LED val){
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	460a      	mov	r2, r1
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	71bb      	strb	r3, [r7, #6]

	status_led [l] = val;
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	4904      	ldr	r1, [pc, #16]	; (8001e34 <set_led+0x24>)
 8001e24:	79ba      	ldrb	r2, [r7, #6]
 8001e26:	54ca      	strb	r2, [r1, r3]

} //end set_led()
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	2000012c 	.word	0x2000012c

08001e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e3e:	f001 fa07 	bl	8003250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e42:	f000 f87d 	bl	8001f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e46:	f7ff fe5d 	bl	8001b04 <MX_GPIO_Init>
  MX_RTC_Init();
 8001e4a:	f000 fe87 	bl	8002b5c <MX_RTC_Init>
  MX_USART1_UART_Init();
 8001e4e:	f001 f955 	bl	80030fc <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001e52:	f001 f881 	bl	8002f58 <MX_TIM2_Init>
  MX_SPI2_Init();
 8001e56:	f000 ff19 	bl	8002c8c <MX_SPI2_Init>
  MX_ADC1_Init();
 8001e5a:	f7fe fde7 	bl	8000a2c <MX_ADC1_Init>
  MX_TIM3_Init();
 8001e5e:	f001 f8c7 	bl	8002ff0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  spi_74HC165_init(&hspi2, OUT_PL_GPIO_Port, OUT_PL_Pin, OUT_CE_GPIO_Port, OUT_CE_Pin);
 8001e62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <main+0xe8>)
 8001e6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e6e:	492c      	ldr	r1, [pc, #176]	; (8001f20 <main+0xe8>)
 8001e70:	482c      	ldr	r0, [pc, #176]	; (8001f24 <main+0xec>)
 8001e72:	f7fe f96b 	bl	800014c <spi_74HC165_init>
  spi_74HC595_init(&hspi2, OUT_ST_GPIO_Port, OUT_ST_Pin);
 8001e76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e7a:	492b      	ldr	r1, [pc, #172]	; (8001f28 <main+0xf0>)
 8001e7c:	4829      	ldr	r0, [pc, #164]	; (8001f24 <main+0xec>)
 8001e7e:	f7fe fa07 	bl	8000290 <spi_74HC595_init>

  HAL_TIM_Base_Start_IT(&htim2); //ticks every 10 ms.
 8001e82:	482a      	ldr	r0, [pc, #168]	; (8001f2c <main+0xf4>)
 8001e84:	f004 f8e0 	bl	8006048 <HAL_TIM_Base_Start_IT>


  start_menu();
 8001e88:	f000 f8de 	bl	8002048 <start_menu>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 8001e8c:	f7fe fafe 	bl	800048c <update_teclas>

//	  uint8_t pruebaNumero = getNumber();

	  if (flag_tick){ //ticks every 10 ms.
 8001e90:	4b27      	ldr	r3, [pc, #156]	; (8001f30 <main+0xf8>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d031      	beq.n	8001efc <main+0xc4>

		  update_horaFecha();
 8001e98:	f7ff feae 	bl	8001bf8 <update_horaFecha>
		  check_duracionPulsadores();
 8001e9c:	f000 f8ee 	bl	800207c <check_duracionPulsadores>

		  if (flag_lecturas != 0){ //para demorar las lecturas de teclas cada 30 ms.
 8001ea0:	4b24      	ldr	r3, [pc, #144]	; (8001f34 <main+0xfc>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <main+0x7e>
			  flag_lecturas--;
 8001ea8:	4b22      	ldr	r3, [pc, #136]	; (8001f34 <main+0xfc>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b20      	ldr	r3, [pc, #128]	; (8001f34 <main+0xfc>)
 8001eb2:	701a      	strb	r2, [r3, #0]
 8001eb4:	e004      	b.n	8001ec0 <main+0x88>
		  }else{
			  lecturaTeclas();
 8001eb6:	f7fe faa9 	bl	800040c <lecturaTeclas>

			  flag_lecturas = 2;
 8001eba:	4b1e      	ldr	r3, [pc, #120]	; (8001f34 <main+0xfc>)
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	701a      	strb	r2, [r3, #0]
		  }

		  if (flag_salidas != 0){ //para demorar la escritura de las salidas cada 100 ms.
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <main+0x100>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d006      	beq.n	8001ed6 <main+0x9e>
			  flag_salidas--;
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <main+0x100>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	4b19      	ldr	r3, [pc, #100]	; (8001f38 <main+0x100>)
 8001ed2:	701a      	strb	r2, [r3, #0]
 8001ed4:	e006      	b.n	8001ee4 <main+0xac>
		  }else{
			  update_leds();
 8001ed6:	f7ff fed9 	bl	8001c8c <update_leds>
			  update_outputs();
 8001eda:	f7fe fbcd 	bl	8000678 <update_outputs>

//			  uint8_t datoPrueba[2] = {0xFF, 0xFF};
//			  spi_74HC595_Transmit(datoPrueba, 2);

			  flag_salidas = 9;
 8001ede:	4b16      	ldr	r3, [pc, #88]	; (8001f38 <main+0x100>)
 8001ee0:	2209      	movs	r2, #9
 8001ee2:	701a      	strb	r2, [r3, #0]
		  }

		  if (refresh_pantalla != 0){ //refresca cada 300 ms
 8001ee4:	4b15      	ldr	r3, [pc, #84]	; (8001f3c <main+0x104>)
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d004      	beq.n	8001ef6 <main+0xbe>
			  pantallaUpdate();
 8001eec:	f7fe ffc6 	bl	8000e7c <pantallaUpdate>
			  refresh_pantalla = 29;
 8001ef0:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <main+0x104>)
 8001ef2:	221d      	movs	r2, #29
 8001ef4:	701a      	strb	r2, [r3, #0]
		  }

		  flag_tick = 0;
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	; (8001f30 <main+0xf8>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	701a      	strb	r2, [r3, #0]
	  }//end if flag_tick

	  check_pulsadores();
 8001efc:	f000 f8dc 	bl	80020b8 <check_pulsadores>
	  check_menu();
 8001f00:	f000 f8b2 	bl	8002068 <check_menu>
	  runProg_hidro(PROG_CHECK);
 8001f04:	2001      	movs	r0, #1
 8001f06:	f7ff fa9b 	bl	8001440 <runProg_hidro>
	  runProg_llenado(PROG_CHECK);
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f7ff fb86 	bl	800161c <runProg_llenado>
	  runProg_luz(PROG_CHECK);
 8001f10:	2001      	movs	r0, #1
 8001f12:	f7ff fdeb 	bl	8001aec <runProg_luz>
	  runProg_skimmer(PROG_CHECK);
 8001f16:	2001      	movs	r0, #1
 8001f18:	f7ff fd86 	bl	8001a28 <runProg_skimmer>
	  update_teclas();
 8001f1c:	e7b6      	b.n	8001e8c <main+0x54>
 8001f1e:	bf00      	nop
 8001f20:	40010800 	.word	0x40010800
 8001f24:	2000063c 	.word	0x2000063c
 8001f28:	40010c00 	.word	0x40010c00
 8001f2c:	200006d4 	.word	0x200006d4
 8001f30:	20000140 	.word	0x20000140
 8001f34:	20000000 	.word	0x20000000
 8001f38:	20000001 	.word	0x20000001
 8001f3c:	20000009 	.word	0x20000009

08001f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b094      	sub	sp, #80	; 0x50
 8001f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f4a:	2228      	movs	r2, #40	; 0x28
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 fd20 	bl	8006994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001f70:	2309      	movs	r3, #9
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f78:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001f82:	2301      	movs	r3, #1
 8001f84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f86:	2302      	movs	r3, #2
 8001f88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001f94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f001 fe8a 	bl	8003cb4 <HAL_RCC_OscConfig>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001fa6:	f000 f849 	bl	800203c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001faa:	230f      	movs	r3, #15
 8001fac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001fb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	2102      	movs	r1, #2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f002 f8f4 	bl	80041b4 <HAL_RCC_ClockConfig>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001fd2:	f000 f833 	bl	800203c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001fda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fde:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001fe0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fe4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f002 fa7f 	bl	80044ec <HAL_RCCEx_PeriphCLKConfig>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8001ff4:	f000 f822 	bl	800203c <Error_Handler>
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	3750      	adds	r7, #80	; 0x50
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002010:	d102      	bne.n	8002018 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_tick = 1;
 8002012:	4b04      	ldr	r3, [pc, #16]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002014:	2201      	movs	r2, #1
 8002016:	701a      	strb	r2, [r3, #0]
	}
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20000140 	.word	0x20000140

08002028 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
	__NOP();
 8002030:	bf00      	nop
}
 8002032:	bf00      	nop
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	bc80      	pop	{r7}
 800203a:	4770      	bx	lr

0800203c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	bc80      	pop	{r7}
 8002046:	4770      	bx	lr

08002048 <start_menu>:
T_STATUS_LUCESEXT status_menuLucesExt = LIMITE_TIEMPO_LUCESEXT;

/////////////////////////////////////////
//         FUNCIONES PUBLICAS          //
/////////////////////////////////////////
void start_menu (void){
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
	init_pantalla();
 800204c:	f7fe fd8a 	bl	8000b64 <init_pantalla>
	init_menuPrincipal();
 8002050:	f000 f8da 	bl	8002208 <init_menuPrincipal>
	menuActual = &menu[MENU_PRINCIPAL];
 8002054:	4b02      	ldr	r3, [pc, #8]	; (8002060 <start_menu+0x18>)
 8002056:	4a03      	ldr	r2, [pc, #12]	; (8002064 <start_menu+0x1c>)
 8002058:	601a      	str	r2, [r3, #0]
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000614 	.word	0x20000614
 8002064:	2000000c 	.word	0x2000000c

08002068 <check_menu>:

void check_menu (void){
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	menuActual->accion();
 800206c:	4b02      	ldr	r3, [pc, #8]	; (8002078 <check_menu+0x10>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	4798      	blx	r3
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}
 8002078:	20000614 	.word	0x20000614

0800207c <check_duracionPulsadores>:

void check_duracionPulsadores (void){
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0

	if (pulsoLargo_skimmer != 0){
 8002080:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <check_duracionPulsadores+0x34>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d005      	beq.n	8002094 <check_duracionPulsadores+0x18>
		pulsoLargo_skimmer--;
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <check_duracionPulsadores+0x34>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	3b01      	subs	r3, #1
 800208e:	b2da      	uxtb	r2, r3
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <check_duracionPulsadores+0x34>)
 8002092:	701a      	strb	r2, [r3, #0]
	}

	if (pulsoLargo_luz != 0){
 8002094:	4b07      	ldr	r3, [pc, #28]	; (80020b4 <check_duracionPulsadores+0x38>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <check_duracionPulsadores+0x2c>
		pulsoLargo_luz--;
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <check_duracionPulsadores+0x38>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <check_duracionPulsadores+0x38>)
 80020a6:	701a      	strb	r2, [r3, #0]
	}
} //end check_duracionPulsadores ()
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	20000142 	.word	0x20000142
 80020b4:	20000143 	.word	0x20000143

080020b8 <check_pulsadores>:

void check_pulsadores (void){
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0

	if (getStatBoton(IN_jet) == FALL){
 80020bc:	2014      	movs	r0, #20
 80020be:	f7fe fa07 	bl	80004d0 <getStatBoton>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d112      	bne.n	80020ee <check_pulsadores+0x36>
		if (runProg_hidro(PROG_CHECK) == PROG_BUSY){
 80020c8:	2001      	movs	r0, #1
 80020ca:	f7ff f9b9 	bl	8001440 <runProg_hidro>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d103      	bne.n	80020dc <check_pulsadores+0x24>
			runProg_hidro(PROG_STOP);
 80020d4:	2003      	movs	r0, #3
 80020d6:	f7ff f9b3 	bl	8001440 <runProg_hidro>
 80020da:	e008      	b.n	80020ee <check_pulsadores+0x36>
		}else if(runProg_hidro(PROG_CHECK) == PROG_IDLE){
 80020dc:	2001      	movs	r0, #1
 80020de:	f7ff f9af 	bl	8001440 <runProg_hidro>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d102      	bne.n	80020ee <check_pulsadores+0x36>
			runProg_hidro(PROG_RUN);
 80020e8:	2002      	movs	r0, #2
 80020ea:	f7ff f9a9 	bl	8001440 <runProg_hidro>
		}
	} //end if getStatBoton IN_jet

	if (getStatBoton(IN_napa) == FALL){
 80020ee:	2013      	movs	r0, #19
 80020f0:	f7fe f9ee 	bl	80004d0 <getStatBoton>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d10e      	bne.n	8002118 <check_pulsadores+0x60>

		menuAux = menuActual;
 80020fa:	4b3c      	ldr	r3, [pc, #240]	; (80021ec <check_pulsadores+0x134>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a3c      	ldr	r2, [pc, #240]	; (80021f0 <check_pulsadores+0x138>)
 8002100:	6013      	str	r3, [r2, #0]
		menuActual = &menu[MENU_LLENADO];
 8002102:	4b3a      	ldr	r3, [pc, #232]	; (80021ec <check_pulsadores+0x134>)
 8002104:	4a3b      	ldr	r2, [pc, #236]	; (80021f4 <check_pulsadores+0x13c>)
 8002106:	601a      	str	r2, [r3, #0]
		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
 8002108:	4b38      	ldr	r3, [pc, #224]	; (80021ec <check_pulsadores+0x134>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a3a      	ldr	r2, [pc, #232]	; (80021f8 <check_pulsadores+0x140>)
 800210e:	605a      	str	r2, [r3, #4]
		menuActual->inicia_menu();
 8002110:	4b36      	ldr	r3, [pc, #216]	; (80021ec <check_pulsadores+0x134>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	4798      	blx	r3
	} //end if getStatBoton(IN_napa)...

	if (getStatBoton(IN_tomas) == FALL){
 8002118:	2010      	movs	r0, #16
 800211a:	f7fe f9d9 	bl	80004d0 <getStatBoton>
 800211e:	4603      	mov	r3, r0
 8002120:	2b02      	cmp	r3, #2
 8002122:	d11a      	bne.n	800215a <check_pulsadores+0xa2>
		if (!flag_tomas){
 8002124:	4b35      	ldr	r3, [pc, #212]	; (80021fc <check_pulsadores+0x144>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d10b      	bne.n	8002144 <check_pulsadores+0x8c>
			setOutput(OUT_rele_tomas, 1); //logica positiva
 800212c:	2101      	movs	r1, #1
 800212e:	2008      	movs	r0, #8
 8002130:	f7fe fa5e 	bl	80005f0 <setOutput>
			set_led(OUT_led_tomas, PRENDIDO);
 8002134:	2101      	movs	r1, #1
 8002136:	200f      	movs	r0, #15
 8002138:	f7ff fe6a 	bl	8001e10 <set_led>
			flag_tomas = 1;
 800213c:	4b2f      	ldr	r3, [pc, #188]	; (80021fc <check_pulsadores+0x144>)
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
 8002142:	e00a      	b.n	800215a <check_pulsadores+0xa2>
		}else{
			setOutput(OUT_rele_tomas, 0); //logica positiva
 8002144:	2100      	movs	r1, #0
 8002146:	2008      	movs	r0, #8
 8002148:	f7fe fa52 	bl	80005f0 <setOutput>
			set_led(OUT_led_tomas, APAGADO);
 800214c:	2100      	movs	r1, #0
 800214e:	200f      	movs	r0, #15
 8002150:	f7ff fe5e 	bl	8001e10 <set_led>
			flag_tomas = 0;
 8002154:	4b29      	ldr	r3, [pc, #164]	; (80021fc <check_pulsadores+0x144>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
		}
	} //end if IN_tomas

	if (getStatBoton(IN_pileta) == FALL){
 800215a:	2015      	movs	r0, #21
 800215c:	f7fe f9b8 	bl	80004d0 <getStatBoton>
 8002160:	4603      	mov	r3, r0
 8002162:	2b02      	cmp	r3, #2
 8002164:	d118      	bne.n	8002198 <check_pulsadores+0xe0>
		aux_progOutput = runProg_skimmer(PROG_CHECK);
 8002166:	2001      	movs	r0, #1
 8002168:	f7ff fc5e 	bl	8001a28 <runProg_skimmer>
 800216c:	4603      	mov	r3, r0
 800216e:	461a      	mov	r2, r3
 8002170:	4b23      	ldr	r3, [pc, #140]	; (8002200 <check_pulsadores+0x148>)
 8002172:	701a      	strb	r2, [r3, #0]

		if (aux_progOutput == PROG_IDLE){
 8002174:	4b22      	ldr	r3, [pc, #136]	; (8002200 <check_pulsadores+0x148>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d103      	bne.n	8002184 <check_pulsadores+0xcc>
			pulsoLargo_skimmer = 150; //en 10 * ms.
 800217c:	4b21      	ldr	r3, [pc, #132]	; (8002204 <check_pulsadores+0x14c>)
 800217e:	2296      	movs	r2, #150	; 0x96
 8002180:	701a      	strb	r2, [r3, #0]
 8002182:	e009      	b.n	8002198 <check_pulsadores+0xe0>
		}else if(aux_progOutput == PROG_BUSY){
 8002184:	4b1e      	ldr	r3, [pc, #120]	; (8002200 <check_pulsadores+0x148>)
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	2b02      	cmp	r3, #2
 800218a:	d105      	bne.n	8002198 <check_pulsadores+0xe0>
			pulsoLargo_skimmer = 0;
 800218c:	4b1d      	ldr	r3, [pc, #116]	; (8002204 <check_pulsadores+0x14c>)
 800218e:	2200      	movs	r2, #0
 8002190:	701a      	strb	r2, [r3, #0]
			runProg_skimmer(PROG_STOP);
 8002192:	2003      	movs	r0, #3
 8002194:	f7ff fc48 	bl	8001a28 <runProg_skimmer>
		}


	} //end if getStatBoton(IN_pileta)

	if (pulsoLargo_skimmer != 0){
 8002198:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <check_pulsadores+0x14c>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d019      	beq.n	80021d4 <check_pulsadores+0x11c>

		if (getStatBoton(IN_pileta) == HIGH_L){ //pulso corto
 80021a0:	2015      	movs	r0, #21
 80021a2:	f7fe f995 	bl	80004d0 <getStatBoton>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d105      	bne.n	80021b8 <check_pulsadores+0x100>
			runProg_skimmer(PROG_SET1); //con programa
 80021ac:	2004      	movs	r0, #4
 80021ae:	f7ff fc3b 	bl	8001a28 <runProg_skimmer>
			pulsoLargo_skimmer = 0;
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <check_pulsadores+0x14c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	701a      	strb	r2, [r3, #0]
		}

		if (pulsoLargo_skimmer == 1){ //pulso largo, justo 10 ms antes de terminar
 80021b8:	4b12      	ldr	r3, [pc, #72]	; (8002204 <check_pulsadores+0x14c>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d10c      	bne.n	80021da <check_pulsadores+0x122>
			if (getStatBoton(IN_pileta) == LOW_L){ //doble check
 80021c0:	2015      	movs	r0, #21
 80021c2:	f7fe f985 	bl	80004d0 <getStatBoton>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d106      	bne.n	80021da <check_pulsadores+0x122>
				runProg_skimmer(PROG_SET2); //sin programa
 80021cc:	2005      	movs	r0, #5
 80021ce:	f7ff fc2b 	bl	8001a28 <runProg_skimmer>
 80021d2:	e002      	b.n	80021da <check_pulsadores+0x122>
			}
		} //end if pulsoLargo_skimmer

	}else{

		if (getStatBoton(IN_pileta) == LOW_L){
 80021d4:	2015      	movs	r0, #21
 80021d6:	f7fe f97b 	bl	80004d0 <getStatBoton>
		}

	} //end if pulsoLargo_skimmer != 0


	if (getStatBoton(IN_pileta) == LOW_L){
 80021da:	2015      	movs	r0, #21
 80021dc:	f7fe f978 	bl	80004d0 <getStatBoton>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d100      	bne.n	80021e8 <check_pulsadores+0x130>
		__NOP();
 80021e6:	bf00      	nop
	}

} //end check_pulsadores ()
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000614 	.word	0x20000614
 80021f0:	2000061c 	.word	0x2000061c
 80021f4:	2000001c 	.word	0x2000001c
 80021f8:	2000000c 	.word	0x2000000c
 80021fc:	20000141 	.word	0x20000141
 8002200:	20000624 	.word	0x20000624
 8002204:	20000142 	.word	0x20000142

08002208 <init_menuPrincipal>:

/////////////////////////////////////////
//          INICIALIZADORES            //
/////////////////////////////////////////

void init_menuPrincipal (void){
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af02      	add	r7, sp, #8

	auxFecha = get_fecha();
 800220e:	f7ff fd21 	bl	8001c54 <get_fecha>
 8002212:	4602      	mov	r2, r0
 8002214:	4b1e      	ldr	r3, [pc, #120]	; (8002290 <init_menuPrincipal+0x88>)
 8002216:	4611      	mov	r1, r2
 8002218:	7019      	strb	r1, [r3, #0]
 800221a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800221e:	7059      	strb	r1, [r3, #1]
 8002220:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8002224:	7099      	strb	r1, [r3, #2]
 8002226:	f3c2 6207 	ubfx	r2, r2, #24, #8
 800222a:	70da      	strb	r2, [r3, #3]
	auxHora = get_hora();
 800222c:	f7ff fcf8 	bl	8001c20 <get_hora>
 8002230:	4602      	mov	r2, r0
 8002232:	4b18      	ldr	r3, [pc, #96]	; (8002294 <init_menuPrincipal+0x8c>)
 8002234:	4611      	mov	r1, r2
 8002236:	7019      	strb	r1, [r3, #0]
 8002238:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800223c:	7059      	strb	r1, [r3, #1]
 800223e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8002242:	709a      	strb	r2, [r3, #2]

	lastFecha = auxFecha;
 8002244:	4a14      	ldr	r2, [pc, #80]	; (8002298 <init_menuPrincipal+0x90>)
 8002246:	4b12      	ldr	r3, [pc, #72]	; (8002290 <init_menuPrincipal+0x88>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6013      	str	r3, [r2, #0]
	lastHora = auxHora;
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <init_menuPrincipal+0x94>)
 800224e:	4a11      	ldr	r2, [pc, #68]	; (8002294 <init_menuPrincipal+0x8c>)
 8002250:	8811      	ldrh	r1, [r2, #0]
 8002252:	7892      	ldrb	r2, [r2, #2]
 8002254:	8019      	strh	r1, [r3, #0]
 8002256:	709a      	strb	r2, [r3, #2]

	sprintf(texto, "%02i  %02i:%02i:%02i", auxFecha.Date, auxHora.Hours, auxHora.Minutes, auxHora.Seconds );
 8002258:	4b0d      	ldr	r3, [pc, #52]	; (8002290 <init_menuPrincipal+0x88>)
 800225a:	789b      	ldrb	r3, [r3, #2]
 800225c:	4619      	mov	r1, r3
 800225e:	4b0d      	ldr	r3, [pc, #52]	; (8002294 <init_menuPrincipal+0x8c>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <init_menuPrincipal+0x8c>)
 8002266:	785b      	ldrb	r3, [r3, #1]
 8002268:	461a      	mov	r2, r3
 800226a:	4b0a      	ldr	r3, [pc, #40]	; (8002294 <init_menuPrincipal+0x8c>)
 800226c:	789b      	ldrb	r3, [r3, #2]
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	9200      	str	r2, [sp, #0]
 8002272:	4603      	mov	r3, r0
 8002274:	460a      	mov	r2, r1
 8002276:	490a      	ldr	r1, [pc, #40]	; (80022a0 <init_menuPrincipal+0x98>)
 8002278:	480a      	ldr	r0, [pc, #40]	; (80022a4 <init_menuPrincipal+0x9c>)
 800227a:	f004 fb93 	bl	80069a4 <siprintf>

	set_pantalla(PANT_init_menuPrincipal);
 800227e:	2000      	movs	r0, #0
 8002280:	f7fe fc78 	bl	8000b74 <set_pantalla>
//	menuActual = &menu[MENU_PRINCIPAL];

	setTexto_pantalla(texto);
 8002284:	4807      	ldr	r0, [pc, #28]	; (80022a4 <init_menuPrincipal+0x9c>)
 8002286:	f7fe fdeb 	bl	8000e60 <setTexto_pantalla>
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	20000604 	.word	0x20000604
 8002294:	2000060c 	.word	0x2000060c
 8002298:	20000620 	.word	0x20000620
 800229c:	20000618 	.word	0x20000618
 80022a0:	080073f8 	.word	0x080073f8
 80022a4:	200005e0 	.word	0x200005e0

080022a8 <init_setLlenado>:


void init_setLlenado (void){
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0

	set_pantalla(PANT_init_setLlenado);
 80022ac:	2006      	movs	r0, #6
 80022ae:	f7fe fc61 	bl	8000b74 <set_pantalla>
	status_menuSetLlenado = ELIJE_ON_OFF_LLENADO;
 80022b2:	4b02      	ldr	r3, [pc, #8]	; (80022bc <init_setLlenado+0x14>)
 80022b4:	2206      	movs	r2, #6
 80022b6:	701a      	strb	r2, [r3, #0]

} //end init_llenado()
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	2000008c 	.word	0x2000008c

080022c0 <init_llenado>:


void init_llenado (void){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0

	switch (status_menuLlenado) {
 80022c4:	4b0f      	ldr	r3, [pc, #60]	; (8002304 <init_llenado+0x44>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d010      	beq.n	80022ee <init_llenado+0x2e>
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d00a      	beq.n	80022e6 <init_llenado+0x26>
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d000      	beq.n	80022d6 <init_llenado+0x16>
		break;
		case CONECTE_SENSOR:
			set_pantalla(PANT_CONECTE_SENSOR);
			set_led(OUT_led_napa, PRENDIDO);
		default:
		break;
 80022d4:	e012      	b.n	80022fc <init_llenado+0x3c>
			set_led(OUT_led_napa, PRENDIDO);
 80022d6:	2101      	movs	r1, #1
 80022d8:	2001      	movs	r0, #1
 80022da:	f7ff fd99 	bl	8001e10 <set_led>
			set_pantalla(PANT_sensor_conectado);
 80022de:	2001      	movs	r0, #1
 80022e0:	f7fe fc48 	bl	8000b74 <set_pantalla>
		break;
 80022e4:	e00b      	b.n	80022fe <init_llenado+0x3e>
			set_pantalla(PANT_llenando_terminar);
 80022e6:	2002      	movs	r0, #2
 80022e8:	f7fe fc44 	bl	8000b74 <set_pantalla>
		break;
 80022ec:	e007      	b.n	80022fe <init_llenado+0x3e>
			set_pantalla(PANT_CONECTE_SENSOR);
 80022ee:	200a      	movs	r0, #10
 80022f0:	f7fe fc40 	bl	8000b74 <set_pantalla>
			set_led(OUT_led_napa, PRENDIDO);
 80022f4:	2101      	movs	r1, #1
 80022f6:	2001      	movs	r0, #1
 80022f8:	f7ff fd8a 	bl	8001e10 <set_led>
		break;
 80022fc:	bf00      	nop
	} //end switch status_menuTablero

} //end init_llenado()
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000144 	.word	0x20000144

08002308 <init_skimmer>:


void init_skimmer (void){
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
	set_pantalla(PANT_init_skimmer);
 800230c:	2003      	movs	r0, #3
 800230e:	f7fe fc31 	bl	8000b74 <set_pantalla>
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
	...

08002318 <init_hidro>:


void init_hidro (void){
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
	set_pantalla(PANT_init_hidro);
 800231c:	2004      	movs	r0, #4
 800231e:	f7fe fc29 	bl	8000b74 <set_pantalla>
	status_menuHidro = ELIJE_TIEMPO_HIDRO;
 8002322:	4b02      	ldr	r3, [pc, #8]	; (800232c <init_hidro+0x14>)
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
}
 8002328:	bf00      	nop
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000146 	.word	0x20000146

08002330 <init_lucesExt>:


void init_lucesExt (void){
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	set_pantalla(PANT_init_lucesExt);
 8002334:	2005      	movs	r0, #5
 8002336:	f7fe fc1d 	bl	8000b74 <set_pantalla>
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}

0800233e <init_lucesLed>:


void init_lucesLed (void){
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0

}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr

0800234a <init_config>:


void init_config (void){
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0

}
 800234e:	bf00      	nop
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr
	...

08002358 <acc_menuPrincipal>:

/////////////////////////////////////////
//            ACCIONES                 //
/////////////////////////////////////////

void acc_menuPrincipal (void){
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af02      	add	r7, sp, #8
//		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
//		menuActual->inicia_menu();
//		return;
//	}

	if (getStatBoton(IN_jet)==FALL){
 800235e:	2014      	movs	r0, #20
 8002360:	f7fe f8b6 	bl	80004d0 <getStatBoton>
 8002364:	4603      	mov	r3, r0
 8002366:	2b02      	cmp	r3, #2
 8002368:	d100      	bne.n	800236c <acc_menuPrincipal+0x14>
		__NOP();
 800236a:	bf00      	nop
	}

	if (getStatBoton(IN_A)==FALL){
 800236c:	2003      	movs	r0, #3
 800236e:	f7fe f8af 	bl	80004d0 <getStatBoton>
 8002372:	4603      	mov	r3, r0
 8002374:	2b02      	cmp	r3, #2
 8002376:	d10e      	bne.n	8002396 <acc_menuPrincipal+0x3e>
		menuAux = menuActual;
 8002378:	4b7d      	ldr	r3, [pc, #500]	; (8002570 <acc_menuPrincipal+0x218>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a7d      	ldr	r2, [pc, #500]	; (8002574 <acc_menuPrincipal+0x21c>)
 800237e:	6013      	str	r3, [r2, #0]
		menuActual = &menu[MENU_SET_LLENADO];
 8002380:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <acc_menuPrincipal+0x218>)
 8002382:	4a7d      	ldr	r2, [pc, #500]	; (8002578 <acc_menuPrincipal+0x220>)
 8002384:	601a      	str	r2, [r3, #0]
		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
 8002386:	4b7a      	ldr	r3, [pc, #488]	; (8002570 <acc_menuPrincipal+0x218>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a7c      	ldr	r2, [pc, #496]	; (800257c <acc_menuPrincipal+0x224>)
 800238c:	605a      	str	r2, [r3, #4]
		menuActual->inicia_menu();
 800238e:	4b78      	ldr	r3, [pc, #480]	; (8002570 <acc_menuPrincipal+0x218>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	4798      	blx	r3
	} //end if getStatBoton(IN_A)

	if (getStatBoton(IN_B)==FALL){
 8002396:	2007      	movs	r0, #7
 8002398:	f7fe f89a 	bl	80004d0 <getStatBoton>
 800239c:	4603      	mov	r3, r0
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d10b      	bne.n	80023ba <acc_menuPrincipal+0x62>
		menuActual = &menu[MENU_HIDRO];
 80023a2:	4b73      	ldr	r3, [pc, #460]	; (8002570 <acc_menuPrincipal+0x218>)
 80023a4:	4a76      	ldr	r2, [pc, #472]	; (8002580 <acc_menuPrincipal+0x228>)
 80023a6:	601a      	str	r2, [r3, #0]
		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
 80023a8:	4b71      	ldr	r3, [pc, #452]	; (8002570 <acc_menuPrincipal+0x218>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a73      	ldr	r2, [pc, #460]	; (800257c <acc_menuPrincipal+0x224>)
 80023ae:	605a      	str	r2, [r3, #4]
		menuActual->inicia_menu();
 80023b0:	4b6f      	ldr	r3, [pc, #444]	; (8002570 <acc_menuPrincipal+0x218>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	4798      	blx	r3
		return;
 80023b8:	e0d8      	b.n	800256c <acc_menuPrincipal+0x214>
	} //end if getStatBoton(IN_B)

	if (getStatBoton(IN_C)==FALL){
 80023ba:	200b      	movs	r0, #11
 80023bc:	f7fe f888 	bl	80004d0 <getStatBoton>

	}

	if (getStatBoton(IN_D)==FALL){
 80023c0:	200f      	movs	r0, #15
 80023c2:	f7fe f885 	bl	80004d0 <getStatBoton>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d10b      	bne.n	80023e4 <acc_menuPrincipal+0x8c>
		menuActual = &menu[MENU_LUCES_EXT];
 80023cc:	4b68      	ldr	r3, [pc, #416]	; (8002570 <acc_menuPrincipal+0x218>)
 80023ce:	4a6d      	ldr	r2, [pc, #436]	; (8002584 <acc_menuPrincipal+0x22c>)
 80023d0:	601a      	str	r2, [r3, #0]
		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <acc_menuPrincipal+0x218>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a69      	ldr	r2, [pc, #420]	; (800257c <acc_menuPrincipal+0x224>)
 80023d8:	605a      	str	r2, [r3, #4]
		menuActual->inicia_menu();
 80023da:	4b65      	ldr	r3, [pc, #404]	; (8002570 <acc_menuPrincipal+0x218>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	4798      	blx	r3
		return;
 80023e2:	e0c3      	b.n	800256c <acc_menuPrincipal+0x214>
	}

	if (runProg_llenado(PROG_CHECK) == PROG_FINISHED){
 80023e4:	2001      	movs	r0, #1
 80023e6:	f7ff f919 	bl	800161c <runProg_llenado>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	d10a      	bne.n	8002406 <acc_menuPrincipal+0xae>
		menuActual = &menu[MENU_LLENADO];
 80023f0:	4b5f      	ldr	r3, [pc, #380]	; (8002570 <acc_menuPrincipal+0x218>)
 80023f2:	4a65      	ldr	r2, [pc, #404]	; (8002588 <acc_menuPrincipal+0x230>)
 80023f4:	601a      	str	r2, [r3, #0]
		menuActual->menuAnterior = &menu[MENU_PRINCIPAL];
 80023f6:	4b5e      	ldr	r3, [pc, #376]	; (8002570 <acc_menuPrincipal+0x218>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a60      	ldr	r2, [pc, #384]	; (800257c <acc_menuPrincipal+0x224>)
 80023fc:	605a      	str	r2, [r3, #4]
		menuActual->inicia_menu();
 80023fe:	4b5c      	ldr	r3, [pc, #368]	; (8002570 <acc_menuPrincipal+0x218>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4798      	blx	r3
	}


	//prueba hora

	auxFecha = get_fecha();
 8002406:	f7ff fc25 	bl	8001c54 <get_fecha>
 800240a:	4602      	mov	r2, r0
 800240c:	4b5f      	ldr	r3, [pc, #380]	; (800258c <acc_menuPrincipal+0x234>)
 800240e:	4611      	mov	r1, r2
 8002410:	7019      	strb	r1, [r3, #0]
 8002412:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002416:	7059      	strb	r1, [r3, #1]
 8002418:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800241c:	7099      	strb	r1, [r3, #2]
 800241e:	f3c2 6207 	ubfx	r2, r2, #24, #8
 8002422:	70da      	strb	r2, [r3, #3]
	auxHora = get_hora();
 8002424:	f7ff fbfc 	bl	8001c20 <get_hora>
 8002428:	4602      	mov	r2, r0
 800242a:	4b59      	ldr	r3, [pc, #356]	; (8002590 <acc_menuPrincipal+0x238>)
 800242c:	4611      	mov	r1, r2
 800242e:	7019      	strb	r1, [r3, #0]
 8002430:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002434:	7059      	strb	r1, [r3, #1]
 8002436:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800243a:	709a      	strb	r2, [r3, #2]

	if (lastFecha.Date < auxFecha.Date) {
 800243c:	4b55      	ldr	r3, [pc, #340]	; (8002594 <acc_menuPrincipal+0x23c>)
 800243e:	789a      	ldrb	r2, [r3, #2]
 8002440:	4b52      	ldr	r3, [pc, #328]	; (800258c <acc_menuPrincipal+0x234>)
 8002442:	789b      	ldrb	r3, [r3, #2]
 8002444:	429a      	cmp	r2, r3
 8002446:	d21f      	bcs.n	8002488 <acc_menuPrincipal+0x130>
		lastFecha = auxFecha;
 8002448:	4a52      	ldr	r2, [pc, #328]	; (8002594 <acc_menuPrincipal+0x23c>)
 800244a:	4b50      	ldr	r3, [pc, #320]	; (800258c <acc_menuPrincipal+0x234>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6013      	str	r3, [r2, #0]
		lastHora = auxHora;
 8002450:	4b51      	ldr	r3, [pc, #324]	; (8002598 <acc_menuPrincipal+0x240>)
 8002452:	4a4f      	ldr	r2, [pc, #316]	; (8002590 <acc_menuPrincipal+0x238>)
 8002454:	8811      	ldrh	r1, [r2, #0]
 8002456:	7892      	ldrb	r2, [r2, #2]
 8002458:	8019      	strh	r1, [r3, #0]
 800245a:	709a      	strb	r2, [r3, #2]
		sprintf(texto, "%02i  %02i:%02i:%02i", auxFecha.Date, auxHora.Hours, auxHora.Minutes, auxHora.Seconds );
 800245c:	4b4b      	ldr	r3, [pc, #300]	; (800258c <acc_menuPrincipal+0x234>)
 800245e:	789b      	ldrb	r3, [r3, #2]
 8002460:	4619      	mov	r1, r3
 8002462:	4b4b      	ldr	r3, [pc, #300]	; (8002590 <acc_menuPrincipal+0x238>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	4b49      	ldr	r3, [pc, #292]	; (8002590 <acc_menuPrincipal+0x238>)
 800246a:	785b      	ldrb	r3, [r3, #1]
 800246c:	461a      	mov	r2, r3
 800246e:	4b48      	ldr	r3, [pc, #288]	; (8002590 <acc_menuPrincipal+0x238>)
 8002470:	789b      	ldrb	r3, [r3, #2]
 8002472:	9301      	str	r3, [sp, #4]
 8002474:	9200      	str	r2, [sp, #0]
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	4948      	ldr	r1, [pc, #288]	; (800259c <acc_menuPrincipal+0x244>)
 800247c:	4848      	ldr	r0, [pc, #288]	; (80025a0 <acc_menuPrincipal+0x248>)
 800247e:	f004 fa91 	bl	80069a4 <siprintf>
		setTexto_pantalla(texto);
 8002482:	4847      	ldr	r0, [pc, #284]	; (80025a0 <acc_menuPrincipal+0x248>)
 8002484:	f7fe fcec 	bl	8000e60 <setTexto_pantalla>
	}

	if (lastHora.Hours < auxHora.Hours) {
 8002488:	4b43      	ldr	r3, [pc, #268]	; (8002598 <acc_menuPrincipal+0x240>)
 800248a:	781a      	ldrb	r2, [r3, #0]
 800248c:	4b40      	ldr	r3, [pc, #256]	; (8002590 <acc_menuPrincipal+0x238>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d21f      	bcs.n	80024d4 <acc_menuPrincipal+0x17c>
		lastFecha = auxFecha;
 8002494:	4a3f      	ldr	r2, [pc, #252]	; (8002594 <acc_menuPrincipal+0x23c>)
 8002496:	4b3d      	ldr	r3, [pc, #244]	; (800258c <acc_menuPrincipal+0x234>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6013      	str	r3, [r2, #0]
		lastHora = auxHora;
 800249c:	4b3e      	ldr	r3, [pc, #248]	; (8002598 <acc_menuPrincipal+0x240>)
 800249e:	4a3c      	ldr	r2, [pc, #240]	; (8002590 <acc_menuPrincipal+0x238>)
 80024a0:	8811      	ldrh	r1, [r2, #0]
 80024a2:	7892      	ldrb	r2, [r2, #2]
 80024a4:	8019      	strh	r1, [r3, #0]
 80024a6:	709a      	strb	r2, [r3, #2]
		sprintf(texto, "%02i  %02i:%02i:%02i", auxFecha.Date, auxHora.Hours, auxHora.Minutes, auxHora.Seconds );
 80024a8:	4b38      	ldr	r3, [pc, #224]	; (800258c <acc_menuPrincipal+0x234>)
 80024aa:	789b      	ldrb	r3, [r3, #2]
 80024ac:	4619      	mov	r1, r3
 80024ae:	4b38      	ldr	r3, [pc, #224]	; (8002590 <acc_menuPrincipal+0x238>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	4b36      	ldr	r3, [pc, #216]	; (8002590 <acc_menuPrincipal+0x238>)
 80024b6:	785b      	ldrb	r3, [r3, #1]
 80024b8:	461a      	mov	r2, r3
 80024ba:	4b35      	ldr	r3, [pc, #212]	; (8002590 <acc_menuPrincipal+0x238>)
 80024bc:	789b      	ldrb	r3, [r3, #2]
 80024be:	9301      	str	r3, [sp, #4]
 80024c0:	9200      	str	r2, [sp, #0]
 80024c2:	4603      	mov	r3, r0
 80024c4:	460a      	mov	r2, r1
 80024c6:	4935      	ldr	r1, [pc, #212]	; (800259c <acc_menuPrincipal+0x244>)
 80024c8:	4835      	ldr	r0, [pc, #212]	; (80025a0 <acc_menuPrincipal+0x248>)
 80024ca:	f004 fa6b 	bl	80069a4 <siprintf>
		setTexto_pantalla(texto);
 80024ce:	4834      	ldr	r0, [pc, #208]	; (80025a0 <acc_menuPrincipal+0x248>)
 80024d0:	f7fe fcc6 	bl	8000e60 <setTexto_pantalla>
	}

	if (lastHora.Minutes < auxHora.Minutes) {
 80024d4:	4b30      	ldr	r3, [pc, #192]	; (8002598 <acc_menuPrincipal+0x240>)
 80024d6:	785a      	ldrb	r2, [r3, #1]
 80024d8:	4b2d      	ldr	r3, [pc, #180]	; (8002590 <acc_menuPrincipal+0x238>)
 80024da:	785b      	ldrb	r3, [r3, #1]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d21f      	bcs.n	8002520 <acc_menuPrincipal+0x1c8>
		lastFecha = auxFecha;
 80024e0:	4a2c      	ldr	r2, [pc, #176]	; (8002594 <acc_menuPrincipal+0x23c>)
 80024e2:	4b2a      	ldr	r3, [pc, #168]	; (800258c <acc_menuPrincipal+0x234>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6013      	str	r3, [r2, #0]
		lastHora = auxHora;
 80024e8:	4b2b      	ldr	r3, [pc, #172]	; (8002598 <acc_menuPrincipal+0x240>)
 80024ea:	4a29      	ldr	r2, [pc, #164]	; (8002590 <acc_menuPrincipal+0x238>)
 80024ec:	8811      	ldrh	r1, [r2, #0]
 80024ee:	7892      	ldrb	r2, [r2, #2]
 80024f0:	8019      	strh	r1, [r3, #0]
 80024f2:	709a      	strb	r2, [r3, #2]
		sprintf(texto, "%02i  %02i:%02i:%02i", auxFecha.Date, auxHora.Hours, auxHora.Minutes, auxHora.Seconds);
 80024f4:	4b25      	ldr	r3, [pc, #148]	; (800258c <acc_menuPrincipal+0x234>)
 80024f6:	789b      	ldrb	r3, [r3, #2]
 80024f8:	4619      	mov	r1, r3
 80024fa:	4b25      	ldr	r3, [pc, #148]	; (8002590 <acc_menuPrincipal+0x238>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	4b23      	ldr	r3, [pc, #140]	; (8002590 <acc_menuPrincipal+0x238>)
 8002502:	785b      	ldrb	r3, [r3, #1]
 8002504:	461a      	mov	r2, r3
 8002506:	4b22      	ldr	r3, [pc, #136]	; (8002590 <acc_menuPrincipal+0x238>)
 8002508:	789b      	ldrb	r3, [r3, #2]
 800250a:	9301      	str	r3, [sp, #4]
 800250c:	9200      	str	r2, [sp, #0]
 800250e:	4603      	mov	r3, r0
 8002510:	460a      	mov	r2, r1
 8002512:	4922      	ldr	r1, [pc, #136]	; (800259c <acc_menuPrincipal+0x244>)
 8002514:	4822      	ldr	r0, [pc, #136]	; (80025a0 <acc_menuPrincipal+0x248>)
 8002516:	f004 fa45 	bl	80069a4 <siprintf>
		setTexto_pantalla(texto);
 800251a:	4821      	ldr	r0, [pc, #132]	; (80025a0 <acc_menuPrincipal+0x248>)
 800251c:	f7fe fca0 	bl	8000e60 <setTexto_pantalla>
	}

	if (lastHora.Seconds < auxHora.Seconds) {
 8002520:	4b1d      	ldr	r3, [pc, #116]	; (8002598 <acc_menuPrincipal+0x240>)
 8002522:	789a      	ldrb	r2, [r3, #2]
 8002524:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <acc_menuPrincipal+0x238>)
 8002526:	789b      	ldrb	r3, [r3, #2]
 8002528:	429a      	cmp	r2, r3
 800252a:	d21f      	bcs.n	800256c <acc_menuPrincipal+0x214>
		lastFecha = auxFecha;
 800252c:	4a19      	ldr	r2, [pc, #100]	; (8002594 <acc_menuPrincipal+0x23c>)
 800252e:	4b17      	ldr	r3, [pc, #92]	; (800258c <acc_menuPrincipal+0x234>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6013      	str	r3, [r2, #0]
		lastHora = auxHora;
 8002534:	4b18      	ldr	r3, [pc, #96]	; (8002598 <acc_menuPrincipal+0x240>)
 8002536:	4a16      	ldr	r2, [pc, #88]	; (8002590 <acc_menuPrincipal+0x238>)
 8002538:	8811      	ldrh	r1, [r2, #0]
 800253a:	7892      	ldrb	r2, [r2, #2]
 800253c:	8019      	strh	r1, [r3, #0]
 800253e:	709a      	strb	r2, [r3, #2]
		sprintf(texto, "%02i  %02i:%02i:%02i", auxFecha.Date, auxHora.Hours, auxHora.Minutes, auxHora.Seconds);
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <acc_menuPrincipal+0x234>)
 8002542:	789b      	ldrb	r3, [r3, #2]
 8002544:	4619      	mov	r1, r3
 8002546:	4b12      	ldr	r3, [pc, #72]	; (8002590 <acc_menuPrincipal+0x238>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	4b10      	ldr	r3, [pc, #64]	; (8002590 <acc_menuPrincipal+0x238>)
 800254e:	785b      	ldrb	r3, [r3, #1]
 8002550:	461a      	mov	r2, r3
 8002552:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <acc_menuPrincipal+0x238>)
 8002554:	789b      	ldrb	r3, [r3, #2]
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	4603      	mov	r3, r0
 800255c:	460a      	mov	r2, r1
 800255e:	490f      	ldr	r1, [pc, #60]	; (800259c <acc_menuPrincipal+0x244>)
 8002560:	480f      	ldr	r0, [pc, #60]	; (80025a0 <acc_menuPrincipal+0x248>)
 8002562:	f004 fa1f 	bl	80069a4 <siprintf>
		setTexto_pantalla(texto);
 8002566:	480e      	ldr	r0, [pc, #56]	; (80025a0 <acc_menuPrincipal+0x248>)
 8002568:	f7fe fc7a 	bl	8000e60 <setTexto_pantalla>
	}


} //end acc_menuPrincipal()
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000614 	.word	0x20000614
 8002574:	2000061c 	.word	0x2000061c
 8002578:	2000002c 	.word	0x2000002c
 800257c:	2000000c 	.word	0x2000000c
 8002580:	2000004c 	.word	0x2000004c
 8002584:	2000005c 	.word	0x2000005c
 8002588:	2000001c 	.word	0x2000001c
 800258c:	20000604 	.word	0x20000604
 8002590:	2000060c 	.word	0x2000060c
 8002594:	20000620 	.word	0x20000620
 8002598:	20000618 	.word	0x20000618
 800259c:	080073f8 	.word	0x080073f8
 80025a0:	200005e0 	.word	0x200005e0

080025a4 <acc_setLlenado>:


void acc_setLlenado (void){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

	switch (status_menuSetLlenado) {
 80025a8:	4b38      	ldr	r3, [pc, #224]	; (800268c <acc_setLlenado+0xe8>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b07      	cmp	r3, #7
 80025ae:	d02f      	beq.n	8002610 <acc_setLlenado+0x6c>
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	d04a      	beq.n	800264a <acc_setLlenado+0xa6>
 80025b4:	2b06      	cmp	r3, #6
 80025b6:	d000      	beq.n	80025ba <acc_setLlenado+0x16>
					set_pantalla(PANT_init_setLlenado);
				default:
				break;
			} //end switch aux_progOutput
		default:
		break;
 80025b8:	e065      	b.n	8002686 <acc_setLlenado+0xe2>
			if (getStatBoton(IN_1) == FALL) {
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fd ff88 	bl	80004d0 <getStatBoton>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d106      	bne.n	80025d4 <acc_setLlenado+0x30>
				set_pantalla(PANT_PERIODO_ON_LLENADO);
 80025c6:	2007      	movs	r0, #7
 80025c8:	f7fe fad4 	bl	8000b74 <set_pantalla>
				status_menuSetLlenado = PERIODO_ON_LLENADO;
 80025cc:	4b2f      	ldr	r3, [pc, #188]	; (800268c <acc_setLlenado+0xe8>)
 80025ce:	2207      	movs	r2, #7
 80025d0:	701a      	strb	r2, [r3, #0]
				break;
 80025d2:	e058      	b.n	8002686 <acc_setLlenado+0xe2>
			if (getStatBoton(IN_2) == FALL) {
 80025d4:	2001      	movs	r0, #1
 80025d6:	f7fd ff7b 	bl	80004d0 <getStatBoton>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d106      	bne.n	80025ee <acc_setLlenado+0x4a>
				set_pantalla(PANT_PERIODO_OFF_LLENADO);
 80025e0:	2008      	movs	r0, #8
 80025e2:	f7fe fac7 	bl	8000b74 <set_pantalla>
				status_menuSetLlenado = PERIODO_OFF_LLENADO;
 80025e6:	4b29      	ldr	r3, [pc, #164]	; (800268c <acc_setLlenado+0xe8>)
 80025e8:	2208      	movs	r2, #8
 80025ea:	701a      	strb	r2, [r3, #0]
				break;
 80025ec:	e04b      	b.n	8002686 <acc_setLlenado+0xe2>
			if (getStatBoton(IN_AST) == FALL) {
 80025ee:	200c      	movs	r0, #12
 80025f0:	f7fd ff6e 	bl	80004d0 <getStatBoton>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d144      	bne.n	8002684 <acc_setLlenado+0xe0>
				menuActual = &menu[MENU_PRINCIPAL];
 80025fa:	4b25      	ldr	r3, [pc, #148]	; (8002690 <acc_setLlenado+0xec>)
 80025fc:	4a25      	ldr	r2, [pc, #148]	; (8002694 <acc_setLlenado+0xf0>)
 80025fe:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002600:	4b23      	ldr	r3, [pc, #140]	; (8002690 <acc_setLlenado+0xec>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	4798      	blx	r3
				status_menuSetLlenado = PREGUNTA_SENSOR;
 8002608:	4b20      	ldr	r3, [pc, #128]	; (800268c <acc_setLlenado+0xe8>)
 800260a:	2200      	movs	r2, #0
 800260c:	701a      	strb	r2, [r3, #0]
		break;
 800260e:	e039      	b.n	8002684 <acc_setLlenado+0xe0>
			aux_progOutput = setProg_llenado(PROG_SET1);
 8002610:	2004      	movs	r0, #4
 8002612:	f7fe fd79 	bl	8001108 <setProg_llenado>
 8002616:	4603      	mov	r3, r0
 8002618:	461a      	mov	r2, r3
 800261a:	4b1f      	ldr	r3, [pc, #124]	; (8002698 <acc_setLlenado+0xf4>)
 800261c:	701a      	strb	r2, [r3, #0]
			switch (aux_progOutput) {
 800261e:	4b1e      	ldr	r3, [pc, #120]	; (8002698 <acc_setLlenado+0xf4>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d002      	beq.n	800262c <acc_setLlenado+0x88>
 8002626:	2b03      	cmp	r3, #3
 8002628:	d007      	beq.n	800263a <acc_setLlenado+0x96>
				break;
 800262a:	e00c      	b.n	8002646 <acc_setLlenado+0xa2>
					status_menuSetLlenado = ELIJE_ON_OFF_LLENADO;
 800262c:	4b17      	ldr	r3, [pc, #92]	; (800268c <acc_setLlenado+0xe8>)
 800262e:	2206      	movs	r2, #6
 8002630:	701a      	strb	r2, [r3, #0]
					set_pantalla(PANT_init_setLlenado);
 8002632:	2006      	movs	r0, #6
 8002634:	f7fe fa9e 	bl	8000b74 <set_pantalla>
				break;
 8002638:	e006      	b.n	8002648 <acc_setLlenado+0xa4>
					status_menuSetLlenado = ELIJE_ON_OFF_LLENADO;
 800263a:	4b14      	ldr	r3, [pc, #80]	; (800268c <acc_setLlenado+0xe8>)
 800263c:	2206      	movs	r2, #6
 800263e:	701a      	strb	r2, [r3, #0]
					set_pantalla(PANT_init_setLlenado);
 8002640:	2006      	movs	r0, #6
 8002642:	f7fe fa97 	bl	8000b74 <set_pantalla>
				break;
 8002646:	bf00      	nop
		break;
 8002648:	e01d      	b.n	8002686 <acc_setLlenado+0xe2>
			aux_progOutput = setProg_llenado(PROG_SET2);
 800264a:	2005      	movs	r0, #5
 800264c:	f7fe fd5c 	bl	8001108 <setProg_llenado>
 8002650:	4603      	mov	r3, r0
 8002652:	461a      	mov	r2, r3
 8002654:	4b10      	ldr	r3, [pc, #64]	; (8002698 <acc_setLlenado+0xf4>)
 8002656:	701a      	strb	r2, [r3, #0]
			switch (aux_progOutput) {
 8002658:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <acc_setLlenado+0xf4>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d002      	beq.n	8002666 <acc_setLlenado+0xc2>
 8002660:	2b03      	cmp	r3, #3
 8002662:	d007      	beq.n	8002674 <acc_setLlenado+0xd0>
				break;
 8002664:	e00c      	b.n	8002680 <acc_setLlenado+0xdc>
					status_menuSetLlenado = ELIJE_ON_OFF_LLENADO;
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <acc_setLlenado+0xe8>)
 8002668:	2206      	movs	r2, #6
 800266a:	701a      	strb	r2, [r3, #0]
					set_pantalla(PANT_init_setLlenado);
 800266c:	2006      	movs	r0, #6
 800266e:	f7fe fa81 	bl	8000b74 <set_pantalla>
				break;
 8002672:	e006      	b.n	8002682 <acc_setLlenado+0xde>
					status_menuSetLlenado = ELIJE_ON_OFF_LLENADO;
 8002674:	4b05      	ldr	r3, [pc, #20]	; (800268c <acc_setLlenado+0xe8>)
 8002676:	2206      	movs	r2, #6
 8002678:	701a      	strb	r2, [r3, #0]
					set_pantalla(PANT_init_setLlenado);
 800267a:	2006      	movs	r0, #6
 800267c:	f7fe fa7a 	bl	8000b74 <set_pantalla>
				break;
 8002680:	bf00      	nop
		break;
 8002682:	e000      	b.n	8002686 <acc_setLlenado+0xe2>
		break;
 8002684:	bf00      	nop
	} //end switch status_menuLlenado

} //end acc_setLlenado ()
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	2000008c 	.word	0x2000008c
 8002690:	20000614 	.word	0x20000614
 8002694:	2000000c 	.word	0x2000000c
 8002698:	20000624 	.word	0x20000624

0800269c <acc_llenado>:


void acc_llenado (void){
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0

	switch (status_menuLlenado) {
 80026a0:	4b7e      	ldr	r3, [pc, #504]	; (800289c <acc_llenado+0x200>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b05      	cmp	r3, #5
 80026a6:	f200 80ec 	bhi.w	8002882 <acc_llenado+0x1e6>
 80026aa:	a201      	add	r2, pc, #4	; (adr r2, 80026b0 <acc_llenado+0x14>)
 80026ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b0:	080026c9 	.word	0x080026c9
 80026b4:	080026ff 	.word	0x080026ff
 80026b8:	0800273f 	.word	0x0800273f
 80026bc:	0800277b 	.word	0x0800277b
 80026c0:	080027e1 	.word	0x080027e1
 80026c4:	0800283f 	.word	0x0800283f
		case PREGUNTA_SENSOR:

			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 80026c8:	200e      	movs	r0, #14
 80026ca:	f7fd ff01 	bl	80004d0 <getStatBoton>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d106      	bne.n	80026e2 <acc_llenado+0x46>
				set_pantalla(PANT_COMPRUEBE_SENSOR);
 80026d4:	2009      	movs	r0, #9
 80026d6:	f7fe fa4d 	bl	8000b74 <set_pantalla>
				status_menuLlenado = COMPRUEBE_SENSOR;
 80026da:	4b70      	ldr	r3, [pc, #448]	; (800289c <acc_llenado+0x200>)
 80026dc:	2202      	movs	r2, #2
 80026de:	701a      	strb	r2, [r3, #0]
				break;
 80026e0:	e0da      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_AST) == FALL) { //niego
 80026e2:	200c      	movs	r0, #12
 80026e4:	f7fd fef4 	bl	80004d0 <getStatBoton>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	f040 80cb 	bne.w	8002886 <acc_llenado+0x1ea>
				set_pantalla(PANT_CONECTE_SENSOR);
 80026f0:	200a      	movs	r0, #10
 80026f2:	f7fe fa3f 	bl	8000b74 <set_pantalla>
				status_menuLlenado = CONECTE_SENSOR;
 80026f6:	4b69      	ldr	r3, [pc, #420]	; (800289c <acc_llenado+0x200>)
 80026f8:	2201      	movs	r2, #1
 80026fa:	701a      	strb	r2, [r3, #0]
				break;
 80026fc:	e0cc      	b.n	8002898 <acc_llenado+0x1fc>
			}

		break;
		case CONECTE_SENSOR:

			if (getStatBoton(IN_AST) == FALL) { //volver
 80026fe:	200c      	movs	r0, #12
 8002700:	f7fd fee6 	bl	80004d0 <getStatBoton>
 8002704:	4603      	mov	r3, r0
 8002706:	2b02      	cmp	r3, #2
 8002708:	d10b      	bne.n	8002722 <acc_llenado+0x86>
				//vuelve al menu principal
				set_led(OUT_led_napa, APAGADO);
 800270a:	2100      	movs	r1, #0
 800270c:	2001      	movs	r0, #1
 800270e:	f7ff fb7f 	bl	8001e10 <set_led>
				menuActual = &menu[MENU_PRINCIPAL];
 8002712:	4b63      	ldr	r3, [pc, #396]	; (80028a0 <acc_llenado+0x204>)
 8002714:	4a63      	ldr	r2, [pc, #396]	; (80028a4 <acc_llenado+0x208>)
 8002716:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002718:	4b61      	ldr	r3, [pc, #388]	; (80028a0 <acc_llenado+0x204>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	4798      	blx	r3
				break;
 8002720:	e0ba      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 8002722:	200e      	movs	r0, #14
 8002724:	f7fd fed4 	bl	80004d0 <getStatBoton>
 8002728:	4603      	mov	r3, r0
 800272a:	2b02      	cmp	r3, #2
 800272c:	f040 80ad 	bne.w	800288a <acc_llenado+0x1ee>
				set_pantalla(PANT_PREGUNTA_SENSOR);
 8002730:	200b      	movs	r0, #11
 8002732:	f7fe fa1f 	bl	8000b74 <set_pantalla>
				status_menuLlenado = PREGUNTA_SENSOR;
 8002736:	4b59      	ldr	r3, [pc, #356]	; (800289c <acc_llenado+0x200>)
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]
				break;
 800273c:	e0ac      	b.n	8002898 <acc_llenado+0x1fc>
			}
		break;
		case COMPRUEBE_SENSOR:

			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 800273e:	200e      	movs	r0, #14
 8002740:	f7fd fec6 	bl	80004d0 <getStatBoton>
 8002744:	4603      	mov	r3, r0
 8002746:	2b02      	cmp	r3, #2
 8002748:	d109      	bne.n	800275e <acc_llenado+0xc2>
				set_pantalla(PANT_LLENANDO);
 800274a:	200c      	movs	r0, #12
 800274c:	f7fe fa12 	bl	8000b74 <set_pantalla>
				runProg_llenado(PROG_RUN);
 8002750:	2002      	movs	r0, #2
 8002752:	f7fe ff63 	bl	800161c <runProg_llenado>
				status_menuLlenado = LLENANDO;
 8002756:	4b51      	ldr	r3, [pc, #324]	; (800289c <acc_llenado+0x200>)
 8002758:	2203      	movs	r2, #3
 800275a:	701a      	strb	r2, [r3, #0]
				break;
 800275c:	e09c      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_AST) == FALL) { //volver
 800275e:	200c      	movs	r0, #12
 8002760:	f7fd feb6 	bl	80004d0 <getStatBoton>
 8002764:	4603      	mov	r3, r0
 8002766:	2b02      	cmp	r3, #2
 8002768:	f040 8091 	bne.w	800288e <acc_llenado+0x1f2>
				set_pantalla(PANT_PREGUNTA_SENSOR);
 800276c:	200b      	movs	r0, #11
 800276e:	f7fe fa01 	bl	8000b74 <set_pantalla>
				status_menuLlenado = PREGUNTA_SENSOR;
 8002772:	4b4a      	ldr	r3, [pc, #296]	; (800289c <acc_llenado+0x200>)
 8002774:	2200      	movs	r2, #0
 8002776:	701a      	strb	r2, [r3, #0]
				break;
 8002778:	e08e      	b.n	8002898 <acc_llenado+0x1fc>
			}

		break;
		case LLENANDO:
			if (runProg_llenado(PROG_CHECK) == PROG_FINISHED ) { //LOGICA NEGATIVA
 800277a:	2001      	movs	r0, #1
 800277c:	f7fe ff4e 	bl	800161c <runProg_llenado>
 8002780:	4603      	mov	r3, r0
 8002782:	2b03      	cmp	r3, #3
 8002784:	d10a      	bne.n	800279c <acc_llenado+0x100>
				set_pantalla(PANT_PILETA_LLENA);
 8002786:	200d      	movs	r0, #13
 8002788:	f7fe f9f4 	bl	8000b74 <set_pantalla>
				set_led(OUT_led_napa, APAGADO);
 800278c:	2100      	movs	r1, #0
 800278e:	2001      	movs	r0, #1
 8002790:	f7ff fb3e 	bl	8001e10 <set_led>
				status_menuLlenado = PILETA_LLENA;
 8002794:	4b41      	ldr	r3, [pc, #260]	; (800289c <acc_llenado+0x200>)
 8002796:	2205      	movs	r2, #5
 8002798:	701a      	strb	r2, [r3, #0]
				break;
 800279a:	e07d      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 800279c:	200e      	movs	r0, #14
 800279e:	f7fd fe97 	bl	80004d0 <getStatBoton>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d10a      	bne.n	80027be <acc_llenado+0x122>
				//vuelve al menu principal
				status_menuLlenado = LLENANDO_CHECK;
 80027a8:	4b3c      	ldr	r3, [pc, #240]	; (800289c <acc_llenado+0x200>)
 80027aa:	2204      	movs	r2, #4
 80027ac:	701a      	strb	r2, [r3, #0]
				menuActual = &menu[MENU_PRINCIPAL];
 80027ae:	4b3c      	ldr	r3, [pc, #240]	; (80028a0 <acc_llenado+0x204>)
 80027b0:	4a3c      	ldr	r2, [pc, #240]	; (80028a4 <acc_llenado+0x208>)
 80027b2:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 80027b4:	4b3a      	ldr	r3, [pc, #232]	; (80028a0 <acc_llenado+0x204>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	4798      	blx	r3
				break;
 80027bc:	e06c      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_AST) == FALL) { //volver
 80027be:	200c      	movs	r0, #12
 80027c0:	f7fd fe86 	bl	80004d0 <getStatBoton>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d163      	bne.n	8002892 <acc_llenado+0x1f6>
				//vuelve al menu principal
				status_menuLlenado = LLENANDO_CHECK;
 80027ca:	4b34      	ldr	r3, [pc, #208]	; (800289c <acc_llenado+0x200>)
 80027cc:	2204      	movs	r2, #4
 80027ce:	701a      	strb	r2, [r3, #0]
				menuActual = &menu[MENU_PRINCIPAL];
 80027d0:	4b33      	ldr	r3, [pc, #204]	; (80028a0 <acc_llenado+0x204>)
 80027d2:	4a34      	ldr	r2, [pc, #208]	; (80028a4 <acc_llenado+0x208>)
 80027d4:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 80027d6:	4b32      	ldr	r3, [pc, #200]	; (80028a0 <acc_llenado+0x204>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	4798      	blx	r3
				break;
 80027de:	e05b      	b.n	8002898 <acc_llenado+0x1fc>
			}
		break;
		case LLENANDO_CHECK:
			if (runProg_llenado(PROG_CHECK) == PROG_FINISHED ) { //LOGICA NEGATIVA
 80027e0:	2001      	movs	r0, #1
 80027e2:	f7fe ff1b 	bl	800161c <runProg_llenado>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	d106      	bne.n	80027fa <acc_llenado+0x15e>
				set_pantalla(PANT_PILETA_LLENA);
 80027ec:	200d      	movs	r0, #13
 80027ee:	f7fe f9c1 	bl	8000b74 <set_pantalla>
				status_menuLlenado = PILETA_LLENA;
 80027f2:	4b2a      	ldr	r3, [pc, #168]	; (800289c <acc_llenado+0x200>)
 80027f4:	2205      	movs	r2, #5
 80027f6:	701a      	strb	r2, [r3, #0]
				break;
 80027f8:	e04e      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 80027fa:	200e      	movs	r0, #14
 80027fc:	f7fd fe68 	bl	80004d0 <getStatBoton>
 8002800:	4603      	mov	r3, r0
 8002802:	2b02      	cmp	r3, #2
 8002804:	d10d      	bne.n	8002822 <acc_llenado+0x186>
				status_menuLlenado = PREGUNTA_SENSOR;
 8002806:	4b25      	ldr	r3, [pc, #148]	; (800289c <acc_llenado+0x200>)
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]
				runProg_llenado(PROG_STOP);
 800280c:	2003      	movs	r0, #3
 800280e:	f7fe ff05 	bl	800161c <runProg_llenado>
				//vuelve al menu principal
				menuActual = &menu[MENU_PRINCIPAL];
 8002812:	4b23      	ldr	r3, [pc, #140]	; (80028a0 <acc_llenado+0x204>)
 8002814:	4a23      	ldr	r2, [pc, #140]	; (80028a4 <acc_llenado+0x208>)
 8002816:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002818:	4b21      	ldr	r3, [pc, #132]	; (80028a0 <acc_llenado+0x204>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	4798      	blx	r3
				break;
 8002820:	e03a      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_AST) == FALL) { //volver
 8002822:	200c      	movs	r0, #12
 8002824:	f7fd fe54 	bl	80004d0 <getStatBoton>
 8002828:	4603      	mov	r3, r0
 800282a:	2b02      	cmp	r3, #2
 800282c:	d133      	bne.n	8002896 <acc_llenado+0x1fa>
				//vuelve al menu principal
				menuActual = &menu[MENU_PRINCIPAL];
 800282e:	4b1c      	ldr	r3, [pc, #112]	; (80028a0 <acc_llenado+0x204>)
 8002830:	4a1c      	ldr	r2, [pc, #112]	; (80028a4 <acc_llenado+0x208>)
 8002832:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002834:	4b1a      	ldr	r3, [pc, #104]	; (80028a0 <acc_llenado+0x204>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	4798      	blx	r3
				break;
 800283c:	e02c      	b.n	8002898 <acc_llenado+0x1fc>
			}
		break;
		case PILETA_LLENA:
			if (getStatBoton(IN_HASH) == FALL) { //CONFIRMO
 800283e:	200e      	movs	r0, #14
 8002840:	f7fd fe46 	bl	80004d0 <getStatBoton>
 8002844:	4603      	mov	r3, r0
 8002846:	2b02      	cmp	r3, #2
 8002848:	d10a      	bne.n	8002860 <acc_llenado+0x1c4>
				status_menuLlenado = PREGUNTA_SENSOR;
 800284a:	4b14      	ldr	r3, [pc, #80]	; (800289c <acc_llenado+0x200>)
 800284c:	2200      	movs	r2, #0
 800284e:	701a      	strb	r2, [r3, #0]
				//vuelve al menu principal
				menuActual = &menu[MENU_PRINCIPAL];
 8002850:	4b13      	ldr	r3, [pc, #76]	; (80028a0 <acc_llenado+0x204>)
 8002852:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <acc_llenado+0x208>)
 8002854:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002856:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <acc_llenado+0x204>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4798      	blx	r3
				break;
 800285e:	e01b      	b.n	8002898 <acc_llenado+0x1fc>
			}

			if (getStatBoton(IN_AST) == FALL) { //volver
 8002860:	200c      	movs	r0, #12
 8002862:	f7fd fe35 	bl	80004d0 <getStatBoton>
 8002866:	4603      	mov	r3, r0
 8002868:	2b02      	cmp	r3, #2
 800286a:	d10a      	bne.n	8002882 <acc_llenado+0x1e6>
				status_menuLlenado = PREGUNTA_SENSOR;
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <acc_llenado+0x200>)
 800286e:	2200      	movs	r2, #0
 8002870:	701a      	strb	r2, [r3, #0]
				//vuelve al menu principal
				menuActual = &menu[MENU_PRINCIPAL];
 8002872:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <acc_llenado+0x204>)
 8002874:	4a0b      	ldr	r2, [pc, #44]	; (80028a4 <acc_llenado+0x208>)
 8002876:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002878:	4b09      	ldr	r3, [pc, #36]	; (80028a0 <acc_llenado+0x204>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	4798      	blx	r3
				break;
 8002880:	e00a      	b.n	8002898 <acc_llenado+0x1fc>
			}

		default:
		break;
 8002882:	bf00      	nop
 8002884:	e008      	b.n	8002898 <acc_llenado+0x1fc>
		break;
 8002886:	bf00      	nop
 8002888:	e006      	b.n	8002898 <acc_llenado+0x1fc>
		break;
 800288a:	bf00      	nop
 800288c:	e004      	b.n	8002898 <acc_llenado+0x1fc>
		break;
 800288e:	bf00      	nop
 8002890:	e002      	b.n	8002898 <acc_llenado+0x1fc>
		break;
 8002892:	bf00      	nop
 8002894:	e000      	b.n	8002898 <acc_llenado+0x1fc>
		break;
 8002896:	bf00      	nop
	} //end switch status_menuLlenado

} //end acc_llenado ()
 8002898:	bf00      	nop
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20000144 	.word	0x20000144
 80028a0:	20000614 	.word	0x20000614
 80028a4:	2000000c 	.word	0x2000000c

080028a8 <acc_skimmer>:


void acc_skimmer (void){
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
	switch (status_menuSkimmer) {
 80028ac:	4b69      	ldr	r3, [pc, #420]	; (8002a54 <acc_skimmer+0x1ac>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	f200 80cd 	bhi.w	8002a50 <acc_skimmer+0x1a8>
 80028b6:	a201      	add	r2, pc, #4	; (adr r2, 80028bc <acc_skimmer+0x14>)
 80028b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028bc:	080028e1 	.word	0x080028e1
 80028c0:	08002917 	.word	0x08002917
 80028c4:	08002951 	.word	0x08002951
 80028c8:	08002a3b 	.word	0x08002a3b
 80028cc:	08002a3b 	.word	0x08002a3b
 80028d0:	0800299f 	.word	0x0800299f
 80028d4:	080029ed 	.word	0x080029ed
 80028d8:	08002a3b 	.word	0x08002a3b
 80028dc:	08002a3b 	.word	0x08002a3b
		case COMPRUEBE_BOMBA:
			if (getStatBoton(IN_AST) == FALL) {
 80028e0:	200c      	movs	r0, #12
 80028e2:	f7fd fdf5 	bl	80004d0 <getStatBoton>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d106      	bne.n	80028fa <acc_skimmer+0x52>
				//vuelve al menu principal
				menuActual = &menu[MENU_PRINCIPAL];
 80028ec:	4b5a      	ldr	r3, [pc, #360]	; (8002a58 <acc_skimmer+0x1b0>)
 80028ee:	4a5b      	ldr	r2, [pc, #364]	; (8002a5c <acc_skimmer+0x1b4>)
 80028f0:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 80028f2:	4b59      	ldr	r3, [pc, #356]	; (8002a58 <acc_skimmer+0x1b0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	4798      	blx	r3
			}

			if (getStatBoton(IN_HASH) == FALL) {
 80028fa:	200e      	movs	r0, #14
 80028fc:	f7fd fde8 	bl	80004d0 <getStatBoton>
 8002900:	4603      	mov	r3, r0
 8002902:	2b02      	cmp	r3, #2
 8002904:	f040 809b 	bne.w	8002a3e <acc_skimmer+0x196>
				set_pantalla(PANT_OPCIONES_SKIMMER);
 8002908:	200e      	movs	r0, #14
 800290a:	f7fe f933 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = OPCIONES_SKIMMER;
 800290e:	4b51      	ldr	r3, [pc, #324]	; (8002a54 <acc_skimmer+0x1ac>)
 8002910:	2201      	movs	r2, #1
 8002912:	701a      	strb	r2, [r3, #0]
				break;
 8002914:	e09c      	b.n	8002a50 <acc_skimmer+0x1a8>
			}
		break;
		case OPCIONES_SKIMMER:
			if (getStatBoton(IN_AST) == FALL) {
 8002916:	200c      	movs	r0, #12
 8002918:	f7fd fdda 	bl	80004d0 <getStatBoton>
				//vuelve al menu principal
			}

			if (getStatBoton(IN_1) == FALL) {
 800291c:	2000      	movs	r0, #0
 800291e:	f7fd fdd7 	bl	80004d0 <getStatBoton>
 8002922:	4603      	mov	r3, r0
 8002924:	2b02      	cmp	r3, #2
 8002926:	d106      	bne.n	8002936 <acc_skimmer+0x8e>
				set_pantalla(PANT_ELIJE_FRECUENCIA_SKIMMER);
 8002928:	200f      	movs	r0, #15
 800292a:	f7fe f923 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = ELIJE_FRECUENCIA_SKIMMER;
 800292e:	4b49      	ldr	r3, [pc, #292]	; (8002a54 <acc_skimmer+0x1ac>)
 8002930:	2202      	movs	r2, #2
 8002932:	701a      	strb	r2, [r3, #0]
				break;
 8002934:	e08c      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_2) == FALL) {
 8002936:	2001      	movs	r0, #1
 8002938:	f7fd fdca 	bl	80004d0 <getStatBoton>
 800293c:	4603      	mov	r3, r0
 800293e:	2b02      	cmp	r3, #2
 8002940:	d17f      	bne.n	8002a42 <acc_skimmer+0x19a>
				set_pantalla(PANT_ELIJE_PROGRAMA_SKIMMER);
 8002942:	2010      	movs	r0, #16
 8002944:	f7fe f916 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = ELIJE_PROGRAMA_SKIMMER;
 8002948:	4b42      	ldr	r3, [pc, #264]	; (8002a54 <acc_skimmer+0x1ac>)
 800294a:	2205      	movs	r2, #5
 800294c:	701a      	strb	r2, [r3, #0]
				break;
 800294e:	e07f      	b.n	8002a50 <acc_skimmer+0x1a8>
			}
		break;
		case ELIJE_FRECUENCIA_SKIMMER:
			if (getStatBoton(IN_1) == FALL) {
 8002950:	2000      	movs	r0, #0
 8002952:	f7fd fdbd 	bl	80004d0 <getStatBoton>
 8002956:	4603      	mov	r3, r0
 8002958:	2b02      	cmp	r3, #2
 800295a:	d106      	bne.n	800296a <acc_skimmer+0xc2>
				set_pantalla(PANT_PERIODO_ON_SKIMMER);
 800295c:	2011      	movs	r0, #17
 800295e:	f7fe f909 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = PERIODO_ON_SKIMMER;
 8002962:	4b3c      	ldr	r3, [pc, #240]	; (8002a54 <acc_skimmer+0x1ac>)
 8002964:	2203      	movs	r2, #3
 8002966:	701a      	strb	r2, [r3, #0]
				break;
 8002968:	e072      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_2) == FALL) {
 800296a:	2001      	movs	r0, #1
 800296c:	f7fd fdb0 	bl	80004d0 <getStatBoton>
 8002970:	4603      	mov	r3, r0
 8002972:	2b02      	cmp	r3, #2
 8002974:	d106      	bne.n	8002984 <acc_skimmer+0xdc>
				set_pantalla(PANT_PERIODO_OFF_SKIMMER);
 8002976:	2012      	movs	r0, #18
 8002978:	f7fe f8fc 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = PERIODO_OFF_SKIMMER;
 800297c:	4b35      	ldr	r3, [pc, #212]	; (8002a54 <acc_skimmer+0x1ac>)
 800297e:	2204      	movs	r2, #4
 8002980:	701a      	strb	r2, [r3, #0]
				break;
 8002982:	e065      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_AST) == FALL) {
 8002984:	200c      	movs	r0, #12
 8002986:	f7fd fda3 	bl	80004d0 <getStatBoton>
 800298a:	4603      	mov	r3, r0
 800298c:	2b02      	cmp	r3, #2
 800298e:	d15a      	bne.n	8002a46 <acc_skimmer+0x19e>
				set_pantalla(PANT_OPCIONES_SKIMMER);
 8002990:	200e      	movs	r0, #14
 8002992:	f7fe f8ef 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = OPCIONES_SKIMMER;
 8002996:	4b2f      	ldr	r3, [pc, #188]	; (8002a54 <acc_skimmer+0x1ac>)
 8002998:	2201      	movs	r2, #1
 800299a:	701a      	strb	r2, [r3, #0]
				break;
 800299c:	e058      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
		case PERIODO_OFF_SKIMMER:
			//funcion de seteo de periodo off
		break;
		case ELIJE_PROGRAMA_SKIMMER:
			if (getStatBoton(IN_1) == FALL) {
 800299e:	2000      	movs	r0, #0
 80029a0:	f7fd fd96 	bl	80004d0 <getStatBoton>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d106      	bne.n	80029b8 <acc_skimmer+0x110>
				//levanta el flag de modificar el programa 1
				set_pantalla(PANT_ELIJE_ON_OFF_HORARIO_SKIMMER);
 80029aa:	2013      	movs	r0, #19
 80029ac:	f7fe f8e2 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = ELIJE_ON_OFF_HORARIO_SKIMMER;
 80029b0:	4b28      	ldr	r3, [pc, #160]	; (8002a54 <acc_skimmer+0x1ac>)
 80029b2:	2206      	movs	r2, #6
 80029b4:	701a      	strb	r2, [r3, #0]
				break;
 80029b6:	e04b      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_2) == FALL) {
 80029b8:	2001      	movs	r0, #1
 80029ba:	f7fd fd89 	bl	80004d0 <getStatBoton>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d106      	bne.n	80029d2 <acc_skimmer+0x12a>
				//levanta el flag de modificar el programa 2
				set_pantalla(PANT_ELIJE_ON_OFF_HORARIO_SKIMMER);
 80029c4:	2013      	movs	r0, #19
 80029c6:	f7fe f8d5 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = ELIJE_ON_OFF_HORARIO_SKIMMER;
 80029ca:	4b22      	ldr	r3, [pc, #136]	; (8002a54 <acc_skimmer+0x1ac>)
 80029cc:	2206      	movs	r2, #6
 80029ce:	701a      	strb	r2, [r3, #0]
				break;
 80029d0:	e03e      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_AST) == FALL) {
 80029d2:	200c      	movs	r0, #12
 80029d4:	f7fd fd7c 	bl	80004d0 <getStatBoton>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d135      	bne.n	8002a4a <acc_skimmer+0x1a2>
				set_pantalla(PANT_OPCIONES_SKIMMER);
 80029de:	200e      	movs	r0, #14
 80029e0:	f7fe f8c8 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = OPCIONES_SKIMMER;
 80029e4:	4b1b      	ldr	r3, [pc, #108]	; (8002a54 <acc_skimmer+0x1ac>)
 80029e6:	2201      	movs	r2, #1
 80029e8:	701a      	strb	r2, [r3, #0]
				break;
 80029ea:	e031      	b.n	8002a50 <acc_skimmer+0x1a8>
			}
		break;
		case ELIJE_ON_OFF_HORARIO_SKIMMER:
			if (getStatBoton(IN_1) == FALL) {
 80029ec:	2000      	movs	r0, #0
 80029ee:	f7fd fd6f 	bl	80004d0 <getStatBoton>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d106      	bne.n	8002a06 <acc_skimmer+0x15e>
				//levanta el flag de modificar el horario ON
				set_pantalla(PANT_HORARIO_ON_SKIMMER);
 80029f8:	2014      	movs	r0, #20
 80029fa:	f7fe f8bb 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = HORARIO_ON_SKIMMER;
 80029fe:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <acc_skimmer+0x1ac>)
 8002a00:	2207      	movs	r2, #7
 8002a02:	701a      	strb	r2, [r3, #0]
				break;
 8002a04:	e024      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_2) == FALL) {
 8002a06:	2001      	movs	r0, #1
 8002a08:	f7fd fd62 	bl	80004d0 <getStatBoton>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d106      	bne.n	8002a20 <acc_skimmer+0x178>
				//levanta el flag de modificar el horario OFF
				set_pantalla(PANT_HORARIO_OFF_SKIMMER);
 8002a12:	2015      	movs	r0, #21
 8002a14:	f7fe f8ae 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = HORARIO_OFF_SKIMMER;
 8002a18:	4b0e      	ldr	r3, [pc, #56]	; (8002a54 <acc_skimmer+0x1ac>)
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	701a      	strb	r2, [r3, #0]
				break;
 8002a1e:	e017      	b.n	8002a50 <acc_skimmer+0x1a8>
			}

			if (getStatBoton(IN_AST) == FALL) {
 8002a20:	200c      	movs	r0, #12
 8002a22:	f7fd fd55 	bl	80004d0 <getStatBoton>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d110      	bne.n	8002a4e <acc_skimmer+0x1a6>
				set_pantalla(PANT_ELIJE_PROGRAMA_SKIMMER);
 8002a2c:	2010      	movs	r0, #16
 8002a2e:	f7fe f8a1 	bl	8000b74 <set_pantalla>
				status_menuSkimmer = ELIJE_PROGRAMA_SKIMMER;
 8002a32:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <acc_skimmer+0x1ac>)
 8002a34:	2205      	movs	r2, #5
 8002a36:	701a      	strb	r2, [r3, #0]
				break;
 8002a38:	e00a      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
 8002a3a:	bf00      	nop
 8002a3c:	e008      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
 8002a3e:	bf00      	nop
 8002a40:	e006      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
 8002a42:	bf00      	nop
 8002a44:	e004      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
 8002a46:	bf00      	nop
 8002a48:	e002      	b.n	8002a50 <acc_skimmer+0x1a8>
		break;
 8002a4a:	bf00      	nop
 8002a4c:	e000      	b.n	8002a50 <acc_skimmer+0x1a8>
			}
		break;
 8002a4e:	bf00      	nop
		break;
		case HORARIO_OFF_SKIMMER:
			//funcion de seteo de horario off
		break;
	} //end switch status_menuSkimmer
} //end acc_skimmer()
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	20000145 	.word	0x20000145
 8002a58:	20000614 	.word	0x20000614
 8002a5c:	2000000c 	.word	0x2000000c

08002a60 <acc_hidro>:


void acc_hidro (void){
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0

	switch (status_menuHidro) {
 8002a64:	4b1c      	ldr	r3, [pc, #112]	; (8002ad8 <acc_hidro+0x78>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d002      	beq.n	8002a72 <acc_hidro+0x12>
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d018      	beq.n	8002aa2 <acc_hidro+0x42>
			} //end switch status_menuHidro

		break;
	} //end switch status_menuHidro

} //end acc_hidro()
 8002a70:	e02f      	b.n	8002ad2 <acc_hidro+0x72>
			if (getStatBoton(IN_AST) == FALL) {
 8002a72:	200c      	movs	r0, #12
 8002a74:	f7fd fd2c 	bl	80004d0 <getStatBoton>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d107      	bne.n	8002a8e <acc_hidro+0x2e>
				menuActual = &menu[MENU_PRINCIPAL];
 8002a7e:	4b17      	ldr	r3, [pc, #92]	; (8002adc <acc_hidro+0x7c>)
 8002a80:	4a17      	ldr	r2, [pc, #92]	; (8002ae0 <acc_hidro+0x80>)
 8002a82:	601a      	str	r2, [r3, #0]
				menuActual->inicia_menu();
 8002a84:	4b15      	ldr	r3, [pc, #84]	; (8002adc <acc_hidro+0x7c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	4798      	blx	r3
				break;
 8002a8c:	e021      	b.n	8002ad2 <acc_hidro+0x72>
			if (getStatBoton(IN_HASH) == FALL) {
 8002a8e:	200e      	movs	r0, #14
 8002a90:	f7fd fd1e 	bl	80004d0 <getStatBoton>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d11a      	bne.n	8002ad0 <acc_hidro+0x70>
				status_menuHidro = ELIJE_TIEMPO_HIDRO;
 8002a9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <acc_hidro+0x78>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]
				break;
 8002aa0:	e017      	b.n	8002ad2 <acc_hidro+0x72>
			aux_progOutput = setProg_hidro(PROG_RUN);
 8002aa2:	2002      	movs	r0, #2
 8002aa4:	f7fe f9fa 	bl	8000e9c <setProg_hidro>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	461a      	mov	r2, r3
 8002aac:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <acc_hidro+0x84>)
 8002aae:	701a      	strb	r2, [r3, #0]
			switch (aux_progOutput) {
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	; (8002ae4 <acc_hidro+0x84>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d002      	beq.n	8002abe <acc_hidro+0x5e>
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d000      	beq.n	8002abe <acc_hidro+0x5e>
				break;
 8002abc:	e006      	b.n	8002acc <acc_hidro+0x6c>
					menuActual = &menu[MENU_PRINCIPAL];
 8002abe:	4b07      	ldr	r3, [pc, #28]	; (8002adc <acc_hidro+0x7c>)
 8002ac0:	4a07      	ldr	r2, [pc, #28]	; (8002ae0 <acc_hidro+0x80>)
 8002ac2:	601a      	str	r2, [r3, #0]
					menuActual->inicia_menu();
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <acc_hidro+0x7c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	4798      	blx	r3
				break;
 8002acc:	bf00      	nop
		break;
 8002ace:	e000      	b.n	8002ad2 <acc_hidro+0x72>
		break;
 8002ad0:	bf00      	nop
} //end acc_hidro()
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000146 	.word	0x20000146
 8002adc:	20000614 	.word	0x20000614
 8002ae0:	2000000c 	.word	0x2000000c
 8002ae4:	20000624 	.word	0x20000624

08002ae8 <acc_lucesExt>:


void acc_lucesExt (void){ //luces Amarillas
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
	switch (status_menuLucesExt) {
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <acc_lucesExt+0x50>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d002      	beq.n	8002afa <acc_lucesExt+0x12>
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d017      	beq.n	8002b28 <acc_lucesExt+0x40>
			case ELIJE_TIEMPO_LUCESEXT:
				//funcion de seteo de timepo de hidro
				setProg_luz(PROG_RUN);
			break;
		} //end switch status_menuLucesExt
} //end acc_lucesExt()
 8002af8:	e01b      	b.n	8002b32 <acc_lucesExt+0x4a>
				if (getStatBoton(IN_AST) == FALL) {
 8002afa:	200c      	movs	r0, #12
 8002afc:	f7fd fce8 	bl	80004d0 <getStatBoton>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d106      	bne.n	8002b14 <acc_lucesExt+0x2c>
					menuActual = &menu[MENU_PRINCIPAL];
 8002b06:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <acc_lucesExt+0x54>)
 8002b08:	4a0d      	ldr	r2, [pc, #52]	; (8002b40 <acc_lucesExt+0x58>)
 8002b0a:	601a      	str	r2, [r3, #0]
					menuActual->inicia_menu();
 8002b0c:	4b0b      	ldr	r3, [pc, #44]	; (8002b3c <acc_lucesExt+0x54>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	4798      	blx	r3
				if (getStatBoton(IN_HASH) == FALL) {
 8002b14:	200e      	movs	r0, #14
 8002b16:	f7fd fcdb 	bl	80004d0 <getStatBoton>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d107      	bne.n	8002b30 <acc_lucesExt+0x48>
					status_menuLucesExt = ELIJE_TIEMPO_LUCESEXT;
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <acc_lucesExt+0x50>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
					break;
 8002b26:	e004      	b.n	8002b32 <acc_lucesExt+0x4a>
				setProg_luz(PROG_RUN);
 8002b28:	2002      	movs	r0, #2
 8002b2a:	f7fe fc7d 	bl	8001428 <setProg_luz>
			break;
 8002b2e:	e000      	b.n	8002b32 <acc_lucesExt+0x4a>
			break;
 8002b30:	bf00      	nop
} //end acc_lucesExt()
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20000147 	.word	0x20000147
 8002b3c:	20000614 	.word	0x20000614
 8002b40:	2000000c 	.word	0x2000000c

08002b44 <acc_lucesLed>:


void acc_lucesLed (void){
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <acc_config>:


void acc_config (void){
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0

}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8002b62:	f107 030c 	add.w	r3, r7, #12
 8002b66:	2100      	movs	r1, #0
 8002b68:	460a      	mov	r2, r1
 8002b6a:	801a      	strh	r2, [r3, #0]
 8002b6c:	460a      	mov	r2, r1
 8002b6e:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8002b70:	2300      	movs	r3, #0
 8002b72:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002b74:	463b      	mov	r3, r7
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002b7c:	4b27      	ldr	r3, [pc, #156]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002b7e:	4a28      	ldr	r2, [pc, #160]	; (8002c20 <MX_RTC_Init+0xc4>)
 8002b80:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002b82:	4b26      	ldr	r3, [pc, #152]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002b84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b88:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8002b8a:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002b8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b90:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002b92:	4822      	ldr	r0, [pc, #136]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002b94:	f001 fe1c 	bl	80047d0 <HAL_RTC_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002b9e:	f7ff fa4d 	bl	800203c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x12;
 8002ba2:	2312      	movs	r3, #18
 8002ba4:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x59;
 8002ba6:	2359      	movs	r3, #89	; 0x59
 8002ba8:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x30;
 8002baa:	2330      	movs	r3, #48	; 0x30
 8002bac:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002bae:	f107 030c 	add.w	r3, r7, #12
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4819      	ldr	r0, [pc, #100]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002bb8:	f001 fea0 	bl	80048fc <HAL_RTC_SetTime>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 8002bc2:	f7ff fa3b 	bl	800203c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_MAY;
 8002bca:	2305      	movs	r3, #5
 8002bcc:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8002bd6:	f107 0308 	add.w	r3, r7, #8
 8002bda:	2201      	movs	r2, #1
 8002bdc:	4619      	mov	r1, r3
 8002bde:	480f      	ldr	r0, [pc, #60]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002be0:	f001 fffc 	bl	8004bdc <HAL_RTC_SetDate>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002bea:	f7ff fa27 	bl	800203c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x13;
 8002bee:	2313      	movs	r3, #19
 8002bf0:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002bfe:	463b      	mov	r3, r7
 8002c00:	2201      	movs	r2, #1
 8002c02:	4619      	mov	r1, r3
 8002c04:	4805      	ldr	r0, [pc, #20]	; (8002c1c <MX_RTC_Init+0xc0>)
 8002c06:	f002 f8f3 	bl	8004df0 <HAL_RTC_SetAlarm_IT>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8002c10:	f7ff fa14 	bl	800203c <Error_Handler>
  }

}
 8002c14:	bf00      	nop
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	20000628 	.word	0x20000628
 8002c20:	40002800 	.word	0x40002800

08002c24 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a13      	ldr	r2, [pc, #76]	; (8002c80 <HAL_RTC_MspInit+0x5c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d120      	bne.n	8002c78 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002c36:	f001 f831 	bl	8003c9c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8002c3a:	4b12      	ldr	r3, [pc, #72]	; (8002c84 <HAL_RTC_MspInit+0x60>)
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	4a11      	ldr	r2, [pc, #68]	; (8002c84 <HAL_RTC_MspInit+0x60>)
 8002c40:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002c44:	61d3      	str	r3, [r2, #28]
 8002c46:	4b0f      	ldr	r3, [pc, #60]	; (8002c84 <HAL_RTC_MspInit+0x60>)
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002c52:	4b0d      	ldr	r3, [pc, #52]	; (8002c88 <HAL_RTC_MspInit+0x64>)
 8002c54:	2201      	movs	r2, #1
 8002c56:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	2003      	movs	r0, #3
 8002c5e:	f000 fe5c 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8002c62:	2003      	movs	r0, #3
 8002c64:	f000 fe75 	bl	8003952 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	2029      	movs	r0, #41	; 0x29
 8002c6e:	f000 fe54 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002c72:	2029      	movs	r0, #41	; 0x29
 8002c74:	f000 fe6d 	bl	8003952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002c78:	bf00      	nop
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40002800 	.word	0x40002800
 8002c84:	40021000 	.word	0x40021000
 8002c88:	4242043c 	.word	0x4242043c

08002c8c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002c90:	4b17      	ldr	r3, [pc, #92]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002c92:	4a18      	ldr	r2, [pc, #96]	; (8002cf4 <MX_SPI2_Init+0x68>)
 8002c94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c96:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002c98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c9e:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002caa:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cbc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cc0:	2238      	movs	r2, #56	; 0x38
 8002cc2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cca:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd0:	4b07      	ldr	r3, [pc, #28]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002cd6:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cd8:	220a      	movs	r2, #10
 8002cda:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cdc:	4804      	ldr	r0, [pc, #16]	; (8002cf0 <MX_SPI2_Init+0x64>)
 8002cde:	f002 fc4b 	bl	8005578 <HAL_SPI_Init>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002ce8:	f7ff f9a8 	bl	800203c <Error_Handler>
  }

}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	2000063c 	.word	0x2000063c
 8002cf4:	40003800 	.word	0x40003800

08002cf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d00:	f107 0310 	add.w	r3, r7, #16
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	609a      	str	r2, [r3, #8]
 8002d0c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a1c      	ldr	r2, [pc, #112]	; (8002d84 <HAL_SPI_MspInit+0x8c>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d131      	bne.n	8002d7c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d18:	4b1b      	ldr	r3, [pc, #108]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	4a1a      	ldr	r2, [pc, #104]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d22:	61d3      	str	r3, [r2, #28]
 8002d24:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d30:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a14      	ldr	r2, [pc, #80]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d36:	f043 0308 	orr.w	r3, r3, #8
 8002d3a:	6193      	str	r3, [r2, #24]
 8002d3c:	4b12      	ldr	r3, [pc, #72]	; (8002d88 <HAL_SPI_MspInit+0x90>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002d48:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002d4c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d52:	2303      	movs	r3, #3
 8002d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d56:	f107 0310 	add.w	r3, r7, #16
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	480b      	ldr	r0, [pc, #44]	; (8002d8c <HAL_SPI_MspInit+0x94>)
 8002d5e:	f000 fe13 	bl	8003988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002d62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d70:	f107 0310 	add.w	r3, r7, #16
 8002d74:	4619      	mov	r1, r3
 8002d76:	4805      	ldr	r0, [pc, #20]	; (8002d8c <HAL_SPI_MspInit+0x94>)
 8002d78:	f000 fe06 	bl	8003988 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	3720      	adds	r7, #32
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40003800 	.word	0x40003800
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	40010c00 	.word	0x40010c00

08002d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d96:	4b15      	ldr	r3, [pc, #84]	; (8002dec <HAL_MspInit+0x5c>)
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	4a14      	ldr	r2, [pc, #80]	; (8002dec <HAL_MspInit+0x5c>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6193      	str	r3, [r2, #24]
 8002da2:	4b12      	ldr	r3, [pc, #72]	; (8002dec <HAL_MspInit+0x5c>)
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dae:	4b0f      	ldr	r3, [pc, #60]	; (8002dec <HAL_MspInit+0x5c>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	4a0e      	ldr	r2, [pc, #56]	; (8002dec <HAL_MspInit+0x5c>)
 8002db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db8:	61d3      	str	r3, [r2, #28]
 8002dba:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <HAL_MspInit+0x5c>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc2:	607b      	str	r3, [r7, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <HAL_MspInit+0x60>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002dda:	60fb      	str	r3, [r7, #12]
 8002ddc:	4a04      	ldr	r2, [pc, #16]	; (8002df0 <HAL_MspInit+0x60>)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002de2:	bf00      	nop
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40010000 	.word	0x40010000

08002df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e04:	e7fe      	b.n	8002e04 <HardFault_Handler+0x4>

08002e06 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e06:	b480      	push	{r7}
 8002e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e0a:	e7fe      	b.n	8002e0a <MemManage_Handler+0x4>

08002e0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e10:	e7fe      	b.n	8002e10 <BusFault_Handler+0x4>

08002e12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e12:	b480      	push	{r7}
 8002e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e16:	e7fe      	b.n	8002e16 <UsageFault_Handler+0x4>

08002e18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e28:	bf00      	nop
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bc80      	pop	{r7}
 8002e2e:	4770      	bx	lr

08002e30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e40:	f000 fa4c 	bl	80032dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8002e4c:	4802      	ldr	r0, [pc, #8]	; (8002e58 <RTC_IRQHandler+0x10>)
 8002e4e:	f002 fb4d 	bl	80054ec <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	20000628 	.word	0x20000628

08002e5c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e60:	4802      	ldr	r0, [pc, #8]	; (8002e6c <TIM2_IRQHandler+0x10>)
 8002e62:	f003 f914 	bl	800608e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	200006d4 	.word	0x200006d4

08002e70 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002e74:	4802      	ldr	r0, [pc, #8]	; (8002e80 <RTC_Alarm_IRQHandler+0x10>)
 8002e76:	f002 f86f 	bl	8004f58 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000628 	.word	0x20000628

08002e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e8c:	4a14      	ldr	r2, [pc, #80]	; (8002ee0 <_sbrk+0x5c>)
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <_sbrk+0x60>)
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e98:	4b13      	ldr	r3, [pc, #76]	; (8002ee8 <_sbrk+0x64>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d102      	bne.n	8002ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ea0:	4b11      	ldr	r3, [pc, #68]	; (8002ee8 <_sbrk+0x64>)
 8002ea2:	4a12      	ldr	r2, [pc, #72]	; (8002eec <_sbrk+0x68>)
 8002ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ea6:	4b10      	ldr	r3, [pc, #64]	; (8002ee8 <_sbrk+0x64>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4413      	add	r3, r2
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d207      	bcs.n	8002ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eb4:	f003 fd44 	bl	8006940 <__errno>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	230c      	movs	r3, #12
 8002ebc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002ebe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ec2:	e009      	b.n	8002ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ec4:	4b08      	ldr	r3, [pc, #32]	; (8002ee8 <_sbrk+0x64>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eca:	4b07      	ldr	r3, [pc, #28]	; (8002ee8 <_sbrk+0x64>)
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	4a05      	ldr	r2, [pc, #20]	; (8002ee8 <_sbrk+0x64>)
 8002ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3718      	adds	r7, #24
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20005000 	.word	0x20005000
 8002ee4:	00000400 	.word	0x00000400
 8002ee8:	20000148 	.word	0x20000148
 8002eec:	20000760 	.word	0x20000760

08002ef0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002ef4:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <SystemInit+0x5c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <SystemInit+0x5c>)
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002f00:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <SystemInit+0x5c>)
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	4911      	ldr	r1, [pc, #68]	; (8002f4c <SystemInit+0x5c>)
 8002f06:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <SystemInit+0x60>)
 8002f08:	4013      	ands	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <SystemInit+0x5c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0e      	ldr	r2, [pc, #56]	; (8002f4c <SystemInit+0x5c>)
 8002f12:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002f16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f1a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <SystemInit+0x5c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a0a      	ldr	r2, [pc, #40]	; (8002f4c <SystemInit+0x5c>)
 8002f22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f26:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002f28:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <SystemInit+0x5c>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4a07      	ldr	r2, [pc, #28]	; (8002f4c <SystemInit+0x5c>)
 8002f2e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002f32:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002f34:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <SystemInit+0x5c>)
 8002f36:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002f3a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002f3c:	4b05      	ldr	r3, [pc, #20]	; (8002f54 <SystemInit+0x64>)
 8002f3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f42:	609a      	str	r2, [r3, #8]
#endif 
}
 8002f44:	bf00      	nop
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	f8ff0000 	.word	0xf8ff0000
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	605a      	str	r2, [r3, #4]
 8002f68:	609a      	str	r2, [r3, #8]
 8002f6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f6c:	463b      	mov	r3, r7
 8002f6e:	2200      	movs	r2, #0
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002f74:	4b1d      	ldr	r3, [pc, #116]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8002f7c:	4b1b      	ldr	r3, [pc, #108]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f7e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002f82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f84:	4b19      	ldr	r3, [pc, #100]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002f8a:	4b18      	ldr	r3, [pc, #96]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f8c:	2263      	movs	r2, #99	; 0x63
 8002f8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f90:	4b16      	ldr	r3, [pc, #88]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f96:	4b15      	ldr	r3, [pc, #84]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f9c:	4813      	ldr	r0, [pc, #76]	; (8002fec <MX_TIM2_Init+0x94>)
 8002f9e:	f003 f805 	bl	8005fac <HAL_TIM_Base_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002fa8:	f7ff f848 	bl	800203c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fb2:	f107 0308 	add.w	r3, r7, #8
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	480c      	ldr	r0, [pc, #48]	; (8002fec <MX_TIM2_Init+0x94>)
 8002fba:	f003 f970 	bl	800629e <HAL_TIM_ConfigClockSource>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002fc4:	f7ff f83a 	bl	800203c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fd0:	463b      	mov	r3, r7
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4805      	ldr	r0, [pc, #20]	; (8002fec <MX_TIM2_Init+0x94>)
 8002fd6:	f003 fb35 	bl	8006644 <HAL_TIMEx_MasterConfigSynchronization>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002fe0:	f7ff f82c 	bl	800203c <Error_Handler>
  }

}
 8002fe4:	bf00      	nop
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	200006d4 	.word	0x200006d4

08002ff0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ff6:	f107 0308 	add.w	r3, r7, #8
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	605a      	str	r2, [r3, #4]
 8003000:	609a      	str	r2, [r3, #8]
 8003002:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003004:	463b      	mov	r3, r7
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800300c:	4b1d      	ldr	r3, [pc, #116]	; (8003084 <MX_TIM3_Init+0x94>)
 800300e:	4a1e      	ldr	r2, [pc, #120]	; (8003088 <MX_TIM3_Init+0x98>)
 8003010:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8003012:	4b1c      	ldr	r3, [pc, #112]	; (8003084 <MX_TIM3_Init+0x94>)
 8003014:	2248      	movs	r2, #72	; 0x48
 8003016:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003018:	4b1a      	ldr	r3, [pc, #104]	; (8003084 <MX_TIM3_Init+0x94>)
 800301a:	2200      	movs	r2, #0
 800301c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800301e:	4b19      	ldr	r3, [pc, #100]	; (8003084 <MX_TIM3_Init+0x94>)
 8003020:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003024:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003026:	4b17      	ldr	r3, [pc, #92]	; (8003084 <MX_TIM3_Init+0x94>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800302c:	4b15      	ldr	r3, [pc, #84]	; (8003084 <MX_TIM3_Init+0x94>)
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003032:	4814      	ldr	r0, [pc, #80]	; (8003084 <MX_TIM3_Init+0x94>)
 8003034:	f002 ffba 	bl	8005fac <HAL_TIM_Base_Init>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800303e:	f7fe fffd 	bl	800203c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003042:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003046:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003048:	f107 0308 	add.w	r3, r7, #8
 800304c:	4619      	mov	r1, r3
 800304e:	480d      	ldr	r0, [pc, #52]	; (8003084 <MX_TIM3_Init+0x94>)
 8003050:	f003 f925 	bl	800629e <HAL_TIM_ConfigClockSource>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d001      	beq.n	800305e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800305a:	f7fe ffef 	bl	800203c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800305e:	2300      	movs	r3, #0
 8003060:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003062:	2300      	movs	r3, #0
 8003064:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003066:	463b      	mov	r3, r7
 8003068:	4619      	mov	r1, r3
 800306a:	4806      	ldr	r0, [pc, #24]	; (8003084 <MX_TIM3_Init+0x94>)
 800306c:	f003 faea 	bl	8006644 <HAL_TIMEx_MasterConfigSynchronization>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003076:	f7fe ffe1 	bl	800203c <Error_Handler>
  }

}
 800307a:	bf00      	nop
 800307c:	3718      	adds	r7, #24
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000694 	.word	0x20000694
 8003088:	40000400 	.word	0x40000400

0800308c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800309c:	d114      	bne.n	80030c8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800309e:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	61d3      	str	r3, [r2, #28]
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80030b6:	2200      	movs	r2, #0
 80030b8:	2100      	movs	r1, #0
 80030ba:	201c      	movs	r0, #28
 80030bc:	f000 fc2d 	bl	800391a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80030c0:	201c      	movs	r0, #28
 80030c2:	f000 fc46 	bl	8003952 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80030c6:	e010      	b.n	80030ea <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a0a      	ldr	r2, [pc, #40]	; (80030f8 <HAL_TIM_Base_MspInit+0x6c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d10b      	bne.n	80030ea <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030d2:	4b08      	ldr	r3, [pc, #32]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	4a07      	ldr	r2, [pc, #28]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030d8:	f043 0302 	orr.w	r3, r3, #2
 80030dc:	61d3      	str	r3, [r2, #28]
 80030de:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_TIM_Base_MspInit+0x68>)
 80030e0:	69db      	ldr	r3, [r3, #28]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	60bb      	str	r3, [r7, #8]
 80030e8:	68bb      	ldr	r3, [r7, #8]
}
 80030ea:	bf00      	nop
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40000400 	.word	0x40000400

080030fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8003100:	4b11      	ldr	r3, [pc, #68]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003102:	4a12      	ldr	r2, [pc, #72]	; (800314c <MX_USART1_UART_Init+0x50>)
 8003104:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003106:	4b10      	ldr	r3, [pc, #64]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800310c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800310e:	4b0e      	ldr	r3, [pc, #56]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003110:	2200      	movs	r2, #0
 8003112:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003116:	2200      	movs	r2, #0
 8003118:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800311a:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 800311c:	2200      	movs	r2, #0
 800311e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003120:	4b09      	ldr	r3, [pc, #36]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003122:	220c      	movs	r2, #12
 8003124:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003126:	4b08      	ldr	r3, [pc, #32]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003128:	2200      	movs	r2, #0
 800312a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800312c:	4b06      	ldr	r3, [pc, #24]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 800312e:	2200      	movs	r2, #0
 8003130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003132:	4805      	ldr	r0, [pc, #20]	; (8003148 <MX_USART1_UART_Init+0x4c>)
 8003134:	f003 fadc 	bl	80066f0 <HAL_UART_Init>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800313e:	f7fe ff7d 	bl	800203c <Error_Handler>
  }

}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20000714 	.word	0x20000714
 800314c:	40013800 	.word	0x40013800

08003150 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08a      	sub	sp, #40	; 0x28
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003158:	f107 0314 	add.w	r3, r7, #20
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	609a      	str	r2, [r3, #8]
 8003164:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <HAL_UART_MspInit+0xa4>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d13d      	bne.n	80031ec <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003170:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	4a20      	ldr	r2, [pc, #128]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 8003176:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800317a:	6193      	str	r3, [r2, #24]
 800317c:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003188:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	4a1a      	ldr	r2, [pc, #104]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 800318e:	f043 0308 	orr.w	r3, r3, #8
 8003192:	6193      	str	r3, [r2, #24]
 8003194:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <HAL_UART_MspInit+0xa8>)
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80031a0:	2340      	movs	r3, #64	; 0x40
 80031a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a4:	2302      	movs	r3, #2
 80031a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031a8:	2303      	movs	r3, #3
 80031aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ac:	f107 0314 	add.w	r3, r7, #20
 80031b0:	4619      	mov	r1, r3
 80031b2:	4812      	ldr	r0, [pc, #72]	; (80031fc <HAL_UART_MspInit+0xac>)
 80031b4:	f000 fbe8 	bl	8003988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80031b8:	2380      	movs	r3, #128	; 0x80
 80031ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031bc:	2300      	movs	r3, #0
 80031be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031c4:	f107 0314 	add.w	r3, r7, #20
 80031c8:	4619      	mov	r1, r3
 80031ca:	480c      	ldr	r0, [pc, #48]	; (80031fc <HAL_UART_MspInit+0xac>)
 80031cc:	f000 fbdc 	bl	8003988 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <HAL_UART_MspInit+0xb0>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
 80031d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80031dc:	627b      	str	r3, [r7, #36]	; 0x24
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	f043 0304 	orr.w	r3, r3, #4
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24
 80031e6:	4a06      	ldr	r2, [pc, #24]	; (8003200 <HAL_UART_MspInit+0xb0>)
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80031ec:	bf00      	nop
 80031ee:	3728      	adds	r7, #40	; 0x28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40013800 	.word	0x40013800
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40010c00 	.word	0x40010c00
 8003200:	40010000 	.word	0x40010000

08003204 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003204:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003206:	e003      	b.n	8003210 <LoopCopyDataInit>

08003208 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003208:	4b0b      	ldr	r3, [pc, #44]	; (8003238 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800320a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800320c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800320e:	3104      	adds	r1, #4

08003210 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003210:	480a      	ldr	r0, [pc, #40]	; (800323c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003212:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003214:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003216:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003218:	d3f6      	bcc.n	8003208 <CopyDataInit>
  ldr r2, =_sbss
 800321a:	4a0a      	ldr	r2, [pc, #40]	; (8003244 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800321c:	e002      	b.n	8003224 <LoopFillZerobss>

0800321e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800321e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003220:	f842 3b04 	str.w	r3, [r2], #4

08003224 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003224:	4b08      	ldr	r3, [pc, #32]	; (8003248 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003226:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003228:	d3f9      	bcc.n	800321e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800322a:	f7ff fe61 	bl	8002ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800322e:	f003 fb8d 	bl	800694c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003232:	f7fe fe01 	bl	8001e38 <main>
  bx lr
 8003236:	4770      	bx	lr
  ldr r3, =_sidata
 8003238:	0800748c 	.word	0x0800748c
  ldr r0, =_sdata
 800323c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003240:	20000100 	.word	0x20000100
  ldr r2, =_sbss
 8003244:	20000100 	.word	0x20000100
  ldr r3, = _ebss
 8003248:	2000075c 	.word	0x2000075c

0800324c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800324c:	e7fe      	b.n	800324c <ADC1_2_IRQHandler>
	...

08003250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_Init+0x28>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <HAL_Init+0x28>)
 800325a:	f043 0310 	orr.w	r3, r3, #16
 800325e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003260:	2003      	movs	r0, #3
 8003262:	f000 fb4f 	bl	8003904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003266:	2000      	movs	r0, #0
 8003268:	f000 f808 	bl	800327c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800326c:	f7ff fd90 	bl	8002d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40022000 	.word	0x40022000

0800327c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003284:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <HAL_InitTick+0x54>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <HAL_InitTick+0x58>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4619      	mov	r1, r3
 800328e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003292:	fbb3 f3f1 	udiv	r3, r3, r1
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fb67 	bl	800396e <HAL_SYSTICK_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00e      	b.n	80032c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b0f      	cmp	r3, #15
 80032ae:	d80a      	bhi.n	80032c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032b0:	2200      	movs	r2, #0
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032b8:	f000 fb2f 	bl	800391a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032bc:	4a06      	ldr	r2, [pc, #24]	; (80032d8 <HAL_InitTick+0x5c>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e000      	b.n	80032c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000090 	.word	0x20000090
 80032d4:	20000098 	.word	0x20000098
 80032d8:	20000094 	.word	0x20000094

080032dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032e0:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <HAL_IncTick+0x1c>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <HAL_IncTick+0x20>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4413      	add	r3, r2
 80032ec:	4a03      	ldr	r2, [pc, #12]	; (80032fc <HAL_IncTick+0x20>)
 80032ee:	6013      	str	r3, [r2, #0]
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr
 80032f8:	20000098 	.word	0x20000098
 80032fc:	20000754 	.word	0x20000754

08003300 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  return uwTick;
 8003304:	4b02      	ldr	r3, [pc, #8]	; (8003310 <HAL_GetTick+0x10>)
 8003306:	681b      	ldr	r3, [r3, #0]
}
 8003308:	4618      	mov	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	bc80      	pop	{r7}
 800330e:	4770      	bx	lr
 8003310:	20000754 	.word	0x20000754

08003314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800331c:	f7ff fff0 	bl	8003300 <HAL_GetTick>
 8003320:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800332c:	d005      	beq.n	800333a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <HAL_Delay+0x40>)
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800333a:	bf00      	nop
 800333c:	f7ff ffe0 	bl	8003300 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	429a      	cmp	r2, r3
 800334a:	d8f7      	bhi.n	800333c <HAL_Delay+0x28>
  {
  }
}
 800334c:	bf00      	nop
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	20000098 	.word	0x20000098

08003358 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e0be      	b.n	80034f8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003384:	2b00      	cmp	r3, #0
 8003386:	d109      	bne.n	800339c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7fd fb86 	bl	8000aa8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f9ab 	bl	80036f8 <ADC_ConversionStop_Disable>
 80033a2:	4603      	mov	r3, r0
 80033a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033aa:	f003 0310 	and.w	r3, r3, #16
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f040 8099 	bne.w	80034e6 <HAL_ADC_Init+0x18e>
 80033b4:	7dfb      	ldrb	r3, [r7, #23]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	f040 8095 	bne.w	80034e6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033c4:	f023 0302 	bic.w	r3, r3, #2
 80033c8:	f043 0202 	orr.w	r2, r3, #2
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033d8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	7b1b      	ldrb	r3, [r3, #12]
 80033de:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80033e0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f0:	d003      	beq.n	80033fa <HAL_ADC_Init+0xa2>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d102      	bne.n	8003400 <HAL_ADC_Init+0xa8>
 80033fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033fe:	e000      	b.n	8003402 <HAL_ADC_Init+0xaa>
 8003400:	2300      	movs	r3, #0
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	7d1b      	ldrb	r3, [r3, #20]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d119      	bne.n	8003444 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	7b1b      	ldrb	r3, [r3, #12]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d109      	bne.n	800342c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	3b01      	subs	r3, #1
 800341e:	035a      	lsls	r2, r3, #13
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	4313      	orrs	r3, r2
 8003424:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	e00b      	b.n	8003444 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003430:	f043 0220 	orr.w	r2, r3, #32
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	f043 0201 	orr.w	r2, r3, #1
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	430a      	orrs	r2, r1
 8003456:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	689a      	ldr	r2, [r3, #8]
 800345e:	4b28      	ldr	r3, [pc, #160]	; (8003500 <HAL_ADC_Init+0x1a8>)
 8003460:	4013      	ands	r3, r2
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6812      	ldr	r2, [r2, #0]
 8003466:	68b9      	ldr	r1, [r7, #8]
 8003468:	430b      	orrs	r3, r1
 800346a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003474:	d003      	beq.n	800347e <HAL_ADC_Init+0x126>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d104      	bne.n	8003488 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	3b01      	subs	r3, #1
 8003484:	051b      	lsls	r3, r3, #20
 8003486:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	430a      	orrs	r2, r1
 800349a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	4b18      	ldr	r3, [pc, #96]	; (8003504 <HAL_ADC_Init+0x1ac>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d10b      	bne.n	80034c4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b6:	f023 0303 	bic.w	r3, r3, #3
 80034ba:	f043 0201 	orr.w	r2, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034c2:	e018      	b.n	80034f6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c8:	f023 0312 	bic.w	r3, r3, #18
 80034cc:	f043 0210 	orr.w	r2, r3, #16
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d8:	f043 0201 	orr.w	r2, r3, #1
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80034e4:	e007      	b.n	80034f6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ea:	f043 0210 	orr.w	r2, r3, #16
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	ffe1f7fd 	.word	0xffe1f7fd
 8003504:	ff1f0efe 	.word	0xff1f0efe

08003508 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003512:	2300      	movs	r3, #0
 8003514:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003520:	2b01      	cmp	r3, #1
 8003522:	d101      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x20>
 8003524:	2302      	movs	r3, #2
 8003526:	e0dc      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x1da>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2b06      	cmp	r3, #6
 8003536:	d81c      	bhi.n	8003572 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4413      	add	r3, r2
 8003548:	3b05      	subs	r3, #5
 800354a:	221f      	movs	r2, #31
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	4019      	ands	r1, r3
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	6818      	ldr	r0, [r3, #0]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685a      	ldr	r2, [r3, #4]
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	3b05      	subs	r3, #5
 8003564:	fa00 f203 	lsl.w	r2, r0, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	635a      	str	r2, [r3, #52]	; 0x34
 8003570:	e03c      	b.n	80035ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2b0c      	cmp	r3, #12
 8003578:	d81c      	bhi.n	80035b4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	3b23      	subs	r3, #35	; 0x23
 800358c:	221f      	movs	r2, #31
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	4019      	ands	r1, r3
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	6818      	ldr	r0, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	4413      	add	r3, r2
 80035a4:	3b23      	subs	r3, #35	; 0x23
 80035a6:	fa00 f203 	lsl.w	r2, r0, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	631a      	str	r2, [r3, #48]	; 0x30
 80035b2:	e01b      	b.n	80035ec <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	3b41      	subs	r3, #65	; 0x41
 80035c6:	221f      	movs	r2, #31
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	4019      	ands	r1, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685a      	ldr	r2, [r3, #4]
 80035d8:	4613      	mov	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	4413      	add	r3, r2
 80035de:	3b41      	subs	r3, #65	; 0x41
 80035e0:	fa00 f203 	lsl.w	r2, r0, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2b09      	cmp	r3, #9
 80035f2:	d91c      	bls.n	800362e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68d9      	ldr	r1, [r3, #12]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	4613      	mov	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4413      	add	r3, r2
 8003604:	3b1e      	subs	r3, #30
 8003606:	2207      	movs	r2, #7
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	4019      	ands	r1, r3
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	6898      	ldr	r0, [r3, #8]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	4613      	mov	r3, r2
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	4413      	add	r3, r2
 800361e:	3b1e      	subs	r3, #30
 8003620:	fa00 f203 	lsl.w	r2, r0, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	60da      	str	r2, [r3, #12]
 800362c:	e019      	b.n	8003662 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6919      	ldr	r1, [r3, #16]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	4613      	mov	r3, r2
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	4413      	add	r3, r2
 800363e:	2207      	movs	r2, #7
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	43db      	mvns	r3, r3
 8003646:	4019      	ands	r1, r3
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	6898      	ldr	r0, [r3, #8]
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	fa00 f203 	lsl.w	r2, r0, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2b10      	cmp	r3, #16
 8003668:	d003      	beq.n	8003672 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800366e:	2b11      	cmp	r3, #17
 8003670:	d132      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a1d      	ldr	r2, [pc, #116]	; (80036ec <HAL_ADC_ConfigChannel+0x1e4>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d125      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d126      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689a      	ldr	r2, [r3, #8]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003698:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d11a      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036a2:	4b13      	ldr	r3, [pc, #76]	; (80036f0 <HAL_ADC_ConfigChannel+0x1e8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a13      	ldr	r2, [pc, #76]	; (80036f4 <HAL_ADC_ConfigChannel+0x1ec>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	0c9a      	lsrs	r2, r3, #18
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036b8:	e002      	b.n	80036c0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	3b01      	subs	r3, #1
 80036be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f9      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x1b2>
 80036c6:	e007      	b.n	80036d8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036cc:	f043 0220 	orr.w	r2, r3, #32
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bc80      	pop	{r7}
 80036ea:	4770      	bx	lr
 80036ec:	40012400 	.word	0x40012400
 80036f0:	20000090 	.word	0x20000090
 80036f4:	431bde83 	.word	0x431bde83

080036f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b01      	cmp	r3, #1
 8003710:	d127      	bne.n	8003762 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0201 	bic.w	r2, r2, #1
 8003720:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003722:	f7ff fded 	bl	8003300 <HAL_GetTick>
 8003726:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003728:	e014      	b.n	8003754 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800372a:	f7ff fde9 	bl	8003300 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d90d      	bls.n	8003754 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800373c:	f043 0210 	orr.w	r2, r3, #16
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003748:	f043 0201 	orr.w	r2, r3, #1
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e007      	b.n	8003764 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	2b01      	cmp	r3, #1
 8003760:	d0e3      	beq.n	800372a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f003 0307 	and.w	r3, r3, #7
 800377a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003788:	4013      	ands	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800379c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379e:	4a04      	ldr	r2, [pc, #16]	; (80037b0 <__NVIC_SetPriorityGrouping+0x44>)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	60d3      	str	r3, [r2, #12]
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	e000ed00 	.word	0xe000ed00

080037b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <__NVIC_GetPriorityGrouping+0x18>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	f003 0307 	and.w	r3, r3, #7
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	db0b      	blt.n	80037fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037e2:	79fb      	ldrb	r3, [r7, #7]
 80037e4:	f003 021f 	and.w	r2, r3, #31
 80037e8:	4906      	ldr	r1, [pc, #24]	; (8003804 <__NVIC_EnableIRQ+0x34>)
 80037ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ee:	095b      	lsrs	r3, r3, #5
 80037f0:	2001      	movs	r0, #1
 80037f2:	fa00 f202 	lsl.w	r2, r0, r2
 80037f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr
 8003804:	e000e100 	.word	0xe000e100

08003808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	4603      	mov	r3, r0
 8003810:	6039      	str	r1, [r7, #0]
 8003812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003818:	2b00      	cmp	r3, #0
 800381a:	db0a      	blt.n	8003832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	b2da      	uxtb	r2, r3
 8003820:	490c      	ldr	r1, [pc, #48]	; (8003854 <__NVIC_SetPriority+0x4c>)
 8003822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003826:	0112      	lsls	r2, r2, #4
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	440b      	add	r3, r1
 800382c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003830:	e00a      	b.n	8003848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	4908      	ldr	r1, [pc, #32]	; (8003858 <__NVIC_SetPriority+0x50>)
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	3b04      	subs	r3, #4
 8003840:	0112      	lsls	r2, r2, #4
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	440b      	add	r3, r1
 8003846:	761a      	strb	r2, [r3, #24]
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	bc80      	pop	{r7}
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	e000e100 	.word	0xe000e100
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800385c:	b480      	push	{r7}
 800385e:	b089      	sub	sp, #36	; 0x24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f1c3 0307 	rsb	r3, r3, #7
 8003876:	2b04      	cmp	r3, #4
 8003878:	bf28      	it	cs
 800387a:	2304      	movcs	r3, #4
 800387c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	3304      	adds	r3, #4
 8003882:	2b06      	cmp	r3, #6
 8003884:	d902      	bls.n	800388c <NVIC_EncodePriority+0x30>
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	3b03      	subs	r3, #3
 800388a:	e000      	b.n	800388e <NVIC_EncodePriority+0x32>
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003890:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43da      	mvns	r2, r3
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	401a      	ands	r2, r3
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	fa01 f303 	lsl.w	r3, r1, r3
 80038ae:	43d9      	mvns	r1, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b4:	4313      	orrs	r3, r2
         );
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3724      	adds	r7, #36	; 0x24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr

080038c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3b01      	subs	r3, #1
 80038cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038d0:	d301      	bcc.n	80038d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038d2:	2301      	movs	r3, #1
 80038d4:	e00f      	b.n	80038f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d6:	4a0a      	ldr	r2, [pc, #40]	; (8003900 <SysTick_Config+0x40>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	3b01      	subs	r3, #1
 80038dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038de:	210f      	movs	r1, #15
 80038e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038e4:	f7ff ff90 	bl	8003808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e8:	4b05      	ldr	r3, [pc, #20]	; (8003900 <SysTick_Config+0x40>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ee:	4b04      	ldr	r3, [pc, #16]	; (8003900 <SysTick_Config+0x40>)
 80038f0:	2207      	movs	r2, #7
 80038f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	e000e010 	.word	0xe000e010

08003904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff ff2d 	bl	800376c <__NVIC_SetPriorityGrouping>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800391a:	b580      	push	{r7, lr}
 800391c:	b086      	sub	sp, #24
 800391e:	af00      	add	r7, sp, #0
 8003920:	4603      	mov	r3, r0
 8003922:	60b9      	str	r1, [r7, #8]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003928:	2300      	movs	r3, #0
 800392a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800392c:	f7ff ff42 	bl	80037b4 <__NVIC_GetPriorityGrouping>
 8003930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	68b9      	ldr	r1, [r7, #8]
 8003936:	6978      	ldr	r0, [r7, #20]
 8003938:	f7ff ff90 	bl	800385c <NVIC_EncodePriority>
 800393c:	4602      	mov	r2, r0
 800393e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003942:	4611      	mov	r1, r2
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff5f 	bl	8003808 <__NVIC_SetPriority>
}
 800394a:	bf00      	nop
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	4603      	mov	r3, r0
 800395a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	4618      	mov	r0, r3
 8003962:	f7ff ff35 	bl	80037d0 <__NVIC_EnableIRQ>
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff ffa2 	bl	80038c0 <SysTick_Config>
 800397c:	4603      	mov	r3, r0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003988:	b480      	push	{r7}
 800398a:	b08b      	sub	sp, #44	; 0x2c
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003992:	2300      	movs	r3, #0
 8003994:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003996:	2300      	movs	r3, #0
 8003998:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399a:	e127      	b.n	8003bec <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800399c:	2201      	movs	r2, #1
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	4013      	ands	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	f040 8116 	bne.w	8003be6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b12      	cmp	r3, #18
 80039c0:	d034      	beq.n	8003a2c <HAL_GPIO_Init+0xa4>
 80039c2:	2b12      	cmp	r3, #18
 80039c4:	d80d      	bhi.n	80039e2 <HAL_GPIO_Init+0x5a>
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d02b      	beq.n	8003a22 <HAL_GPIO_Init+0x9a>
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d804      	bhi.n	80039d8 <HAL_GPIO_Init+0x50>
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d031      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d01c      	beq.n	8003a10 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039d6:	e048      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d043      	beq.n	8003a64 <HAL_GPIO_Init+0xdc>
 80039dc:	2b11      	cmp	r3, #17
 80039de:	d01b      	beq.n	8003a18 <HAL_GPIO_Init+0x90>
          break;
 80039e0:	e043      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039e2:	4a89      	ldr	r2, [pc, #548]	; (8003c08 <HAL_GPIO_Init+0x280>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d026      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
 80039e8:	4a87      	ldr	r2, [pc, #540]	; (8003c08 <HAL_GPIO_Init+0x280>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d806      	bhi.n	80039fc <HAL_GPIO_Init+0x74>
 80039ee:	4a87      	ldr	r2, [pc, #540]	; (8003c0c <HAL_GPIO_Init+0x284>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d020      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
 80039f4:	4a86      	ldr	r2, [pc, #536]	; (8003c10 <HAL_GPIO_Init+0x288>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d01d      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
          break;
 80039fa:	e036      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039fc:	4a85      	ldr	r2, [pc, #532]	; (8003c14 <HAL_GPIO_Init+0x28c>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d019      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
 8003a02:	4a85      	ldr	r2, [pc, #532]	; (8003c18 <HAL_GPIO_Init+0x290>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d016      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
 8003a08:	4a84      	ldr	r2, [pc, #528]	; (8003c1c <HAL_GPIO_Init+0x294>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d013      	beq.n	8003a36 <HAL_GPIO_Init+0xae>
          break;
 8003a0e:	e02c      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	623b      	str	r3, [r7, #32]
          break;
 8003a16:	e028      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	623b      	str	r3, [r7, #32]
          break;
 8003a20:	e023      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	3308      	adds	r3, #8
 8003a28:	623b      	str	r3, [r7, #32]
          break;
 8003a2a:	e01e      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	330c      	adds	r3, #12
 8003a32:	623b      	str	r3, [r7, #32]
          break;
 8003a34:	e019      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d102      	bne.n	8003a44 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a3e:	2304      	movs	r3, #4
 8003a40:	623b      	str	r3, [r7, #32]
          break;
 8003a42:	e012      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d105      	bne.n	8003a58 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a4c:	2308      	movs	r3, #8
 8003a4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	611a      	str	r2, [r3, #16]
          break;
 8003a56:	e008      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a58:	2308      	movs	r3, #8
 8003a5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69fa      	ldr	r2, [r7, #28]
 8003a60:	615a      	str	r2, [r3, #20]
          break;
 8003a62:	e002      	b.n	8003a6a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a64:	2300      	movs	r3, #0
 8003a66:	623b      	str	r3, [r7, #32]
          break;
 8003a68:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	2bff      	cmp	r3, #255	; 0xff
 8003a6e:	d801      	bhi.n	8003a74 <HAL_GPIO_Init+0xec>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	e001      	b.n	8003a78 <HAL_GPIO_Init+0xf0>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3304      	adds	r3, #4
 8003a78:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	2bff      	cmp	r3, #255	; 0xff
 8003a7e:	d802      	bhi.n	8003a86 <HAL_GPIO_Init+0xfe>
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	e002      	b.n	8003a8c <HAL_GPIO_Init+0x104>
 8003a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a88:	3b08      	subs	r3, #8
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	210f      	movs	r1, #15
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	401a      	ands	r2, r3
 8003a9e:	6a39      	ldr	r1, [r7, #32]
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8096 	beq.w	8003be6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003aba:	4b59      	ldr	r3, [pc, #356]	; (8003c20 <HAL_GPIO_Init+0x298>)
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	4a58      	ldr	r2, [pc, #352]	; (8003c20 <HAL_GPIO_Init+0x298>)
 8003ac0:	f043 0301 	orr.w	r3, r3, #1
 8003ac4:	6193      	str	r3, [r2, #24]
 8003ac6:	4b56      	ldr	r3, [pc, #344]	; (8003c20 <HAL_GPIO_Init+0x298>)
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ad2:	4a54      	ldr	r2, [pc, #336]	; (8003c24 <HAL_GPIO_Init+0x29c>)
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	089b      	lsrs	r3, r3, #2
 8003ad8:	3302      	adds	r3, #2
 8003ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ade:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	220f      	movs	r2, #15
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43db      	mvns	r3, r3
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4013      	ands	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a4b      	ldr	r2, [pc, #300]	; (8003c28 <HAL_GPIO_Init+0x2a0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d013      	beq.n	8003b26 <HAL_GPIO_Init+0x19e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a4a      	ldr	r2, [pc, #296]	; (8003c2c <HAL_GPIO_Init+0x2a4>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00d      	beq.n	8003b22 <HAL_GPIO_Init+0x19a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a49      	ldr	r2, [pc, #292]	; (8003c30 <HAL_GPIO_Init+0x2a8>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <HAL_GPIO_Init+0x196>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a48      	ldr	r2, [pc, #288]	; (8003c34 <HAL_GPIO_Init+0x2ac>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d101      	bne.n	8003b1a <HAL_GPIO_Init+0x192>
 8003b16:	2303      	movs	r3, #3
 8003b18:	e006      	b.n	8003b28 <HAL_GPIO_Init+0x1a0>
 8003b1a:	2304      	movs	r3, #4
 8003b1c:	e004      	b.n	8003b28 <HAL_GPIO_Init+0x1a0>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_Init+0x1a0>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x1a0>
 8003b26:	2300      	movs	r3, #0
 8003b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b2a:	f002 0203 	and.w	r2, r2, #3
 8003b2e:	0092      	lsls	r2, r2, #2
 8003b30:	4093      	lsls	r3, r2
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b38:	493a      	ldr	r1, [pc, #232]	; (8003c24 <HAL_GPIO_Init+0x29c>)
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	3302      	adds	r3, #2
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d006      	beq.n	8003b60 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b52:	4b39      	ldr	r3, [pc, #228]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	4938      	ldr	r1, [pc, #224]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	600b      	str	r3, [r1, #0]
 8003b5e:	e006      	b.n	8003b6e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b60:	4b35      	ldr	r3, [pc, #212]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	43db      	mvns	r3, r3
 8003b68:	4933      	ldr	r1, [pc, #204]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d006      	beq.n	8003b88 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b7a:	4b2f      	ldr	r3, [pc, #188]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	492e      	ldr	r1, [pc, #184]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
 8003b86:	e006      	b.n	8003b96 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b88:	4b2b      	ldr	r3, [pc, #172]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	43db      	mvns	r3, r3
 8003b90:	4929      	ldr	r1, [pc, #164]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003b92:	4013      	ands	r3, r2
 8003b94:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d006      	beq.n	8003bb0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003ba2:	4b25      	ldr	r3, [pc, #148]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	4924      	ldr	r1, [pc, #144]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
 8003bae:	e006      	b.n	8003bbe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003bb0:	4b21      	ldr	r3, [pc, #132]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	491f      	ldr	r1, [pc, #124]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003bba:	4013      	ands	r3, r2
 8003bbc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d006      	beq.n	8003bd8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003bca:	4b1b      	ldr	r3, [pc, #108]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	491a      	ldr	r1, [pc, #104]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60cb      	str	r3, [r1, #12]
 8003bd6:	e006      	b.n	8003be6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bd8:	4b17      	ldr	r3, [pc, #92]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	43db      	mvns	r3, r3
 8003be0:	4915      	ldr	r1, [pc, #84]	; (8003c38 <HAL_GPIO_Init+0x2b0>)
 8003be2:	4013      	ands	r3, r2
 8003be4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be8:	3301      	adds	r3, #1
 8003bea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f47f aed0 	bne.w	800399c <HAL_GPIO_Init+0x14>
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	372c      	adds	r7, #44	; 0x2c
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	10210000 	.word	0x10210000
 8003c0c:	10110000 	.word	0x10110000
 8003c10:	10120000 	.word	0x10120000
 8003c14:	10310000 	.word	0x10310000
 8003c18:	10320000 	.word	0x10320000
 8003c1c:	10220000 	.word	0x10220000
 8003c20:	40021000 	.word	0x40021000
 8003c24:	40010000 	.word	0x40010000
 8003c28:	40010800 	.word	0x40010800
 8003c2c:	40010c00 	.word	0x40010c00
 8003c30:	40011000 	.word	0x40011000
 8003c34:	40011400 	.word	0x40011400
 8003c38:	40010400 	.word	0x40010400

08003c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	887b      	ldrh	r3, [r7, #2]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d002      	beq.n	8003c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
 8003c58:	e001      	b.n	8003c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr

08003c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	807b      	strh	r3, [r7, #2]
 8003c76:	4613      	mov	r3, r2
 8003c78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c7a:	787b      	ldrb	r3, [r7, #1]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c80:	887a      	ldrh	r2, [r7, #2]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c86:	e003      	b.n	8003c90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c88:	887b      	ldrh	r3, [r7, #2]
 8003c8a:	041a      	lsls	r2, r3, #16
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	611a      	str	r2, [r3, #16]
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bc80      	pop	{r7}
 8003c98:	4770      	bx	lr
	...

08003c9c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <HAL_PWR_EnableBkUpAccess+0x14>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
}
 8003ca6:	bf00      	nop
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	420e0020 	.word	0x420e0020

08003cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e26c      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 8087 	beq.w	8003de2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cd4:	4b92      	ldr	r3, [pc, #584]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f003 030c 	and.w	r3, r3, #12
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d00c      	beq.n	8003cfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ce0:	4b8f      	ldr	r3, [pc, #572]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 030c 	and.w	r3, r3, #12
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d112      	bne.n	8003d12 <HAL_RCC_OscConfig+0x5e>
 8003cec:	4b8c      	ldr	r3, [pc, #560]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf8:	d10b      	bne.n	8003d12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfa:	4b89      	ldr	r3, [pc, #548]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d06c      	beq.n	8003de0 <HAL_RCC_OscConfig+0x12c>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d168      	bne.n	8003de0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e246      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1a:	d106      	bne.n	8003d2a <HAL_RCC_OscConfig+0x76>
 8003d1c:	4b80      	ldr	r3, [pc, #512]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a7f      	ldr	r2, [pc, #508]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	e02e      	b.n	8003d88 <HAL_RCC_OscConfig+0xd4>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCC_OscConfig+0x98>
 8003d32:	4b7b      	ldr	r3, [pc, #492]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a7a      	ldr	r2, [pc, #488]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	4b78      	ldr	r3, [pc, #480]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a77      	ldr	r2, [pc, #476]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e01d      	b.n	8003d88 <HAL_RCC_OscConfig+0xd4>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d54:	d10c      	bne.n	8003d70 <HAL_RCC_OscConfig+0xbc>
 8003d56:	4b72      	ldr	r3, [pc, #456]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a71      	ldr	r2, [pc, #452]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b6f      	ldr	r3, [pc, #444]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a6e      	ldr	r2, [pc, #440]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	e00b      	b.n	8003d88 <HAL_RCC_OscConfig+0xd4>
 8003d70:	4b6b      	ldr	r3, [pc, #428]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a6a      	ldr	r2, [pc, #424]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b68      	ldr	r3, [pc, #416]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a67      	ldr	r2, [pc, #412]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d013      	beq.n	8003db8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d90:	f7ff fab6 	bl	8003300 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7ff fab2 	bl	8003300 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e1fa      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b5d      	ldr	r3, [pc, #372]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0xe4>
 8003db6:	e014      	b.n	8003de2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db8:	f7ff faa2 	bl	8003300 <HAL_GetTick>
 8003dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dc0:	f7ff fa9e 	bl	8003300 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b64      	cmp	r3, #100	; 0x64
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e1e6      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	4b53      	ldr	r3, [pc, #332]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d1f0      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x10c>
 8003dde:	e000      	b.n	8003de2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d063      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dee:	4b4c      	ldr	r3, [pc, #304]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003dfa:	4b49      	ldr	r3, [pc, #292]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f003 030c 	and.w	r3, r3, #12
 8003e02:	2b08      	cmp	r3, #8
 8003e04:	d11c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x18c>
 8003e06:	4b46      	ldr	r3, [pc, #280]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d116      	bne.n	8003e40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	4b43      	ldr	r3, [pc, #268]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_RCC_OscConfig+0x176>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d001      	beq.n	8003e2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e1ba      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2a:	4b3d      	ldr	r3, [pc, #244]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4939      	ldr	r1, [pc, #228]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e3e:	e03a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d020      	beq.n	8003e8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e48:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4e:	f7ff fa57 	bl	8003300 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7ff fa53 	bl	8003300 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e19b      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	4b2d      	ldr	r3, [pc, #180]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0f0      	beq.n	8003e56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e74:	4b2a      	ldr	r3, [pc, #168]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	4927      	ldr	r1, [pc, #156]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e015      	b.n	8003eb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e8a:	4b26      	ldr	r3, [pc, #152]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7ff fa36 	bl	8003300 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e98:	f7ff fa32 	bl	8003300 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e17a      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	4b1d      	ldr	r3, [pc, #116]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d03a      	beq.n	8003f38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d019      	beq.n	8003efe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eca:	4b17      	ldr	r3, [pc, #92]	; (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed0:	f7ff fa16 	bl	8003300 <HAL_GetTick>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed8:	f7ff fa12 	bl	8003300 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e15a      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	4b0d      	ldr	r3, [pc, #52]	; (8003f20 <HAL_RCC_OscConfig+0x26c>)
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ef6:	2001      	movs	r0, #1
 8003ef8:	f000 fada 	bl	80044b0 <RCC_Delay>
 8003efc:	e01c      	b.n	8003f38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003efe:	4b0a      	ldr	r3, [pc, #40]	; (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f04:	f7ff f9fc 	bl	8003300 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f0a:	e00f      	b.n	8003f2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f0c:	f7ff f9f8 	bl	8003300 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d908      	bls.n	8003f2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e140      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
 8003f1e:	bf00      	nop
 8003f20:	40021000 	.word	0x40021000
 8003f24:	42420000 	.word	0x42420000
 8003f28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f2c:	4b9e      	ldr	r3, [pc, #632]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1e9      	bne.n	8003f0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0304 	and.w	r3, r3, #4
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 80a6 	beq.w	8004092 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4a:	4b97      	ldr	r3, [pc, #604]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10d      	bne.n	8003f72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f56:	4b94      	ldr	r3, [pc, #592]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	4a93      	ldr	r2, [pc, #588]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f60:	61d3      	str	r3, [r2, #28]
 8003f62:	4b91      	ldr	r3, [pc, #580]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6a:	60bb      	str	r3, [r7, #8]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f72:	4b8e      	ldr	r3, [pc, #568]	; (80041ac <HAL_RCC_OscConfig+0x4f8>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d118      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7e:	4b8b      	ldr	r3, [pc, #556]	; (80041ac <HAL_RCC_OscConfig+0x4f8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a8a      	ldr	r2, [pc, #552]	; (80041ac <HAL_RCC_OscConfig+0x4f8>)
 8003f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f8a:	f7ff f9b9 	bl	8003300 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f90:	e008      	b.n	8003fa4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f92:	f7ff f9b5 	bl	8003300 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	2b64      	cmp	r3, #100	; 0x64
 8003f9e:	d901      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e0fd      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa4:	4b81      	ldr	r3, [pc, #516]	; (80041ac <HAL_RCC_OscConfig+0x4f8>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d0f0      	beq.n	8003f92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d106      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x312>
 8003fb8:	4b7b      	ldr	r3, [pc, #492]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	4a7a      	ldr	r2, [pc, #488]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fbe:	f043 0301 	orr.w	r3, r3, #1
 8003fc2:	6213      	str	r3, [r2, #32]
 8003fc4:	e02d      	b.n	8004022 <HAL_RCC_OscConfig+0x36e>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10c      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x334>
 8003fce:	4b76      	ldr	r3, [pc, #472]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	4a75      	ldr	r2, [pc, #468]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fd4:	f023 0301 	bic.w	r3, r3, #1
 8003fd8:	6213      	str	r3, [r2, #32]
 8003fda:	4b73      	ldr	r3, [pc, #460]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	4a72      	ldr	r2, [pc, #456]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003fe0:	f023 0304 	bic.w	r3, r3, #4
 8003fe4:	6213      	str	r3, [r2, #32]
 8003fe6:	e01c      	b.n	8004022 <HAL_RCC_OscConfig+0x36e>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	2b05      	cmp	r3, #5
 8003fee:	d10c      	bne.n	800400a <HAL_RCC_OscConfig+0x356>
 8003ff0:	4b6d      	ldr	r3, [pc, #436]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	4a6c      	ldr	r2, [pc, #432]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003ff6:	f043 0304 	orr.w	r3, r3, #4
 8003ffa:	6213      	str	r3, [r2, #32]
 8003ffc:	4b6a      	ldr	r3, [pc, #424]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	4a69      	ldr	r2, [pc, #420]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	6213      	str	r3, [r2, #32]
 8004008:	e00b      	b.n	8004022 <HAL_RCC_OscConfig+0x36e>
 800400a:	4b67      	ldr	r3, [pc, #412]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	4a66      	ldr	r2, [pc, #408]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004010:	f023 0301 	bic.w	r3, r3, #1
 8004014:	6213      	str	r3, [r2, #32]
 8004016:	4b64      	ldr	r3, [pc, #400]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	4a63      	ldr	r2, [pc, #396]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800401c:	f023 0304 	bic.w	r3, r3, #4
 8004020:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	68db      	ldr	r3, [r3, #12]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d015      	beq.n	8004056 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800402a:	f7ff f969 	bl	8003300 <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004030:	e00a      	b.n	8004048 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004032:	f7ff f965 	bl	8003300 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004040:	4293      	cmp	r3, r2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e0ab      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004048:	4b57      	ldr	r3, [pc, #348]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d0ee      	beq.n	8004032 <HAL_RCC_OscConfig+0x37e>
 8004054:	e014      	b.n	8004080 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004056:	f7ff f953 	bl	8003300 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800405c:	e00a      	b.n	8004074 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800405e:	f7ff f94f 	bl	8003300 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	f241 3288 	movw	r2, #5000	; 0x1388
 800406c:	4293      	cmp	r3, r2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e095      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004074:	4b4c      	ldr	r3, [pc, #304]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1ee      	bne.n	800405e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004080:	7dfb      	ldrb	r3, [r7, #23]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d105      	bne.n	8004092 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004086:	4b48      	ldr	r3, [pc, #288]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	4a47      	ldr	r2, [pc, #284]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800408c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004090:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 8081 	beq.w	800419e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800409c:	4b42      	ldr	r3, [pc, #264]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d061      	beq.n	800416c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d146      	bne.n	800413e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040b0:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <HAL_RCC_OscConfig+0x4fc>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b6:	f7ff f923 	bl	8003300 <HAL_GetTick>
 80040ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040bc:	e008      	b.n	80040d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040be:	f7ff f91f 	bl	8003300 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d901      	bls.n	80040d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	e067      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040d0:	4b35      	ldr	r3, [pc, #212]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1f0      	bne.n	80040be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040e4:	d108      	bne.n	80040f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040e6:	4b30      	ldr	r3, [pc, #192]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	492d      	ldr	r1, [pc, #180]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040f8:	4b2b      	ldr	r3, [pc, #172]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a19      	ldr	r1, [r3, #32]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	430b      	orrs	r3, r1
 800410a:	4927      	ldr	r1, [pc, #156]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800410c:	4313      	orrs	r3, r2
 800410e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004110:	4b27      	ldr	r3, [pc, #156]	; (80041b0 <HAL_RCC_OscConfig+0x4fc>)
 8004112:	2201      	movs	r2, #1
 8004114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004116:	f7ff f8f3 	bl	8003300 <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800411e:	f7ff f8ef 	bl	8003300 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e037      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004130:	4b1d      	ldr	r3, [pc, #116]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0f0      	beq.n	800411e <HAL_RCC_OscConfig+0x46a>
 800413c:	e02f      	b.n	800419e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800413e:	4b1c      	ldr	r3, [pc, #112]	; (80041b0 <HAL_RCC_OscConfig+0x4fc>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004144:	f7ff f8dc 	bl	8003300 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800414c:	f7ff f8d8 	bl	8003300 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e020      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800415e:	4b12      	ldr	r3, [pc, #72]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x498>
 800416a:	e018      	b.n	800419e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	69db      	ldr	r3, [r3, #28]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e013      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004178:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <HAL_RCC_OscConfig+0x4f4>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	429a      	cmp	r2, r3
 800418a:	d106      	bne.n	800419a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004196:	429a      	cmp	r2, r3
 8004198:	d001      	beq.n	800419e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e000      	b.n	80041a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40021000 	.word	0x40021000
 80041ac:	40007000 	.word	0x40007000
 80041b0:	42420060 	.word	0x42420060

080041b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e0d0      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041c8:	4b6a      	ldr	r3, [pc, #424]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	683a      	ldr	r2, [r7, #0]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d910      	bls.n	80041f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041d6:	4b67      	ldr	r3, [pc, #412]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f023 0207 	bic.w	r2, r3, #7
 80041de:	4965      	ldr	r1, [pc, #404]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041e6:	4b63      	ldr	r3, [pc, #396]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d001      	beq.n	80041f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e0b8      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b00      	cmp	r3, #0
 8004202:	d020      	beq.n	8004246 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004210:	4b59      	ldr	r3, [pc, #356]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	4a58      	ldr	r2, [pc, #352]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004216:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800421a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0308 	and.w	r3, r3, #8
 8004224:	2b00      	cmp	r3, #0
 8004226:	d005      	beq.n	8004234 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004228:	4b53      	ldr	r3, [pc, #332]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	4a52      	ldr	r2, [pc, #328]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800422e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004232:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004234:	4b50      	ldr	r3, [pc, #320]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	494d      	ldr	r1, [pc, #308]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004242:	4313      	orrs	r3, r2
 8004244:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d040      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d107      	bne.n	800426a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800425a:	4b47      	ldr	r3, [pc, #284]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d115      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e07f      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	2b02      	cmp	r3, #2
 8004270:	d107      	bne.n	8004282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004272:	4b41      	ldr	r3, [pc, #260]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d109      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e073      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004282:	4b3d      	ldr	r3, [pc, #244]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e06b      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004292:	4b39      	ldr	r3, [pc, #228]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f023 0203 	bic.w	r2, r3, #3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	4936      	ldr	r1, [pc, #216]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042a4:	f7ff f82c 	bl	8003300 <HAL_GetTick>
 80042a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042aa:	e00a      	b.n	80042c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ac:	f7ff f828 	bl	8003300 <HAL_GetTick>
 80042b0:	4602      	mov	r2, r0
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e053      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042c2:	4b2d      	ldr	r3, [pc, #180]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 020c 	and.w	r2, r3, #12
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d1eb      	bne.n	80042ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042d4:	4b27      	ldr	r3, [pc, #156]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d210      	bcs.n	8004304 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e2:	4b24      	ldr	r3, [pc, #144]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f023 0207 	bic.w	r2, r3, #7
 80042ea:	4922      	ldr	r1, [pc, #136]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042f2:	4b20      	ldr	r3, [pc, #128]	; (8004374 <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	683a      	ldr	r2, [r7, #0]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d001      	beq.n	8004304 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004300:	2301      	movs	r3, #1
 8004302:	e032      	b.n	800436a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0304 	and.w	r3, r3, #4
 800430c:	2b00      	cmp	r3, #0
 800430e:	d008      	beq.n	8004322 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004310:	4b19      	ldr	r3, [pc, #100]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	4916      	ldr	r1, [pc, #88]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800431e:	4313      	orrs	r3, r2
 8004320:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d009      	beq.n	8004342 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800432e:	4b12      	ldr	r3, [pc, #72]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	490e      	ldr	r1, [pc, #56]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800433e:	4313      	orrs	r3, r2
 8004340:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004342:	f000 f821 	bl	8004388 <HAL_RCC_GetSysClockFreq>
 8004346:	4601      	mov	r1, r0
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	091b      	lsrs	r3, r3, #4
 800434e:	f003 030f 	and.w	r3, r3, #15
 8004352:	4a0a      	ldr	r2, [pc, #40]	; (800437c <HAL_RCC_ClockConfig+0x1c8>)
 8004354:	5cd3      	ldrb	r3, [r2, r3]
 8004356:	fa21 f303 	lsr.w	r3, r1, r3
 800435a:	4a09      	ldr	r2, [pc, #36]	; (8004380 <HAL_RCC_ClockConfig+0x1cc>)
 800435c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800435e:	4b09      	ldr	r3, [pc, #36]	; (8004384 <HAL_RCC_ClockConfig+0x1d0>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4618      	mov	r0, r3
 8004364:	f7fe ff8a 	bl	800327c <HAL_InitTick>

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40022000 	.word	0x40022000
 8004378:	40021000 	.word	0x40021000
 800437c:	08007438 	.word	0x08007438
 8004380:	20000090 	.word	0x20000090
 8004384:	20000094 	.word	0x20000094

08004388 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004388:	b490      	push	{r4, r7}
 800438a:	b08a      	sub	sp, #40	; 0x28
 800438c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800438e:	4b2a      	ldr	r3, [pc, #168]	; (8004438 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004390:	1d3c      	adds	r4, r7, #4
 8004392:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004394:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004398:	4b28      	ldr	r3, [pc, #160]	; (800443c <HAL_RCC_GetSysClockFreq+0xb4>)
 800439a:	881b      	ldrh	r3, [r3, #0]
 800439c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	61fb      	str	r3, [r7, #28]
 80043a2:	2300      	movs	r3, #0
 80043a4:	61bb      	str	r3, [r7, #24]
 80043a6:	2300      	movs	r3, #0
 80043a8:	627b      	str	r3, [r7, #36]	; 0x24
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043ae:	2300      	movs	r3, #0
 80043b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043b2:	4b23      	ldr	r3, [pc, #140]	; (8004440 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f003 030c 	and.w	r3, r3, #12
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d002      	beq.n	80043c8 <HAL_RCC_GetSysClockFreq+0x40>
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d003      	beq.n	80043ce <HAL_RCC_GetSysClockFreq+0x46>
 80043c6:	e02d      	b.n	8004424 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043c8:	4b1e      	ldr	r3, [pc, #120]	; (8004444 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043ca:	623b      	str	r3, [r7, #32]
      break;
 80043cc:	e02d      	b.n	800442a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	0c9b      	lsrs	r3, r3, #18
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043da:	4413      	add	r3, r2
 80043dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80043e0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d013      	beq.n	8004414 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043ec:	4b14      	ldr	r3, [pc, #80]	; (8004440 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	0c5b      	lsrs	r3, r3, #17
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043fa:	4413      	add	r3, r2
 80043fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004400:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	4a0f      	ldr	r2, [pc, #60]	; (8004444 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004406:	fb02 f203 	mul.w	r2, r2, r3
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	627b      	str	r3, [r7, #36]	; 0x24
 8004412:	e004      	b.n	800441e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	4a0c      	ldr	r2, [pc, #48]	; (8004448 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004418:	fb02 f303 	mul.w	r3, r2, r3
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	623b      	str	r3, [r7, #32]
      break;
 8004422:	e002      	b.n	800442a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004424:	4b07      	ldr	r3, [pc, #28]	; (8004444 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004426:	623b      	str	r3, [r7, #32]
      break;
 8004428:	bf00      	nop
    }
  }
  return sysclockfreq;
 800442a:	6a3b      	ldr	r3, [r7, #32]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3728      	adds	r7, #40	; 0x28
 8004430:	46bd      	mov	sp, r7
 8004432:	bc90      	pop	{r4, r7}
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	08007410 	.word	0x08007410
 800443c:	08007420 	.word	0x08007420
 8004440:	40021000 	.word	0x40021000
 8004444:	007a1200 	.word	0x007a1200
 8004448:	003d0900 	.word	0x003d0900

0800444c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004450:	4b02      	ldr	r3, [pc, #8]	; (800445c <HAL_RCC_GetHCLKFreq+0x10>)
 8004452:	681b      	ldr	r3, [r3, #0]
}
 8004454:	4618      	mov	r0, r3
 8004456:	46bd      	mov	sp, r7
 8004458:	bc80      	pop	{r7}
 800445a:	4770      	bx	lr
 800445c:	20000090 	.word	0x20000090

08004460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004464:	f7ff fff2 	bl	800444c <HAL_RCC_GetHCLKFreq>
 8004468:	4601      	mov	r1, r0
 800446a:	4b05      	ldr	r3, [pc, #20]	; (8004480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	0a1b      	lsrs	r3, r3, #8
 8004470:	f003 0307 	and.w	r3, r3, #7
 8004474:	4a03      	ldr	r2, [pc, #12]	; (8004484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004476:	5cd3      	ldrb	r3, [r2, r3]
 8004478:	fa21 f303 	lsr.w	r3, r1, r3
}
 800447c:	4618      	mov	r0, r3
 800447e:	bd80      	pop	{r7, pc}
 8004480:	40021000 	.word	0x40021000
 8004484:	08007448 	.word	0x08007448

08004488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800448c:	f7ff ffde 	bl	800444c <HAL_RCC_GetHCLKFreq>
 8004490:	4601      	mov	r1, r0
 8004492:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	0adb      	lsrs	r3, r3, #11
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	4a03      	ldr	r2, [pc, #12]	; (80044ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800449e:	5cd3      	ldrb	r3, [r2, r3]
 80044a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40021000 	.word	0x40021000
 80044ac:	08007448 	.word	0x08007448

080044b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044b8:	4b0a      	ldr	r3, [pc, #40]	; (80044e4 <RCC_Delay+0x34>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a0a      	ldr	r2, [pc, #40]	; (80044e8 <RCC_Delay+0x38>)
 80044be:	fba2 2303 	umull	r2, r3, r2, r3
 80044c2:	0a5b      	lsrs	r3, r3, #9
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044cc:	bf00      	nop
  }
  while (Delay --);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1e5a      	subs	r2, r3, #1
 80044d2:	60fa      	str	r2, [r7, #12]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1f9      	bne.n	80044cc <RCC_Delay+0x1c>
}
 80044d8:	bf00      	nop
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	bc80      	pop	{r7}
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	20000090 	.word	0x20000090
 80044e8:	10624dd3 	.word	0x10624dd3

080044ec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80044f4:	2300      	movs	r3, #0
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	2300      	movs	r3, #0
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d07d      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004508:	2300      	movs	r3, #0
 800450a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800450c:	4b4f      	ldr	r3, [pc, #316]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d10d      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004518:	4b4c      	ldr	r3, [pc, #304]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4a4b      	ldr	r2, [pc, #300]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800451e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004522:	61d3      	str	r3, [r2, #28]
 8004524:	4b49      	ldr	r3, [pc, #292]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800452c:	60bb      	str	r3, [r7, #8]
 800452e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004530:	2301      	movs	r3, #1
 8004532:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004534:	4b46      	ldr	r3, [pc, #280]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d118      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004540:	4b43      	ldr	r3, [pc, #268]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a42      	ldr	r2, [pc, #264]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800454a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800454c:	f7fe fed8 	bl	8003300 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004552:	e008      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004554:	f7fe fed4 	bl	8003300 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b64      	cmp	r3, #100	; 0x64
 8004560:	d901      	bls.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e06d      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004566:	4b3a      	ldr	r3, [pc, #232]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004572:	4b36      	ldr	r3, [pc, #216]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800457a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d02e      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	429a      	cmp	r2, r3
 800458e:	d027      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004590:	4b2e      	ldr	r3, [pc, #184]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004598:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800459a:	4b2e      	ldr	r3, [pc, #184]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800459c:	2201      	movs	r2, #1
 800459e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045a0:	4b2c      	ldr	r3, [pc, #176]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045a6:	4a29      	ldr	r2, [pc, #164]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d014      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b6:	f7fe fea3 	bl	8003300 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045bc:	e00a      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045be:	f7fe fe9f 	bl	8003300 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e036      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	4b1d      	ldr	r3, [pc, #116]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0ee      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045e0:	4b1a      	ldr	r3, [pc, #104]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	4917      	ldr	r1, [pc, #92]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80045f2:	7dfb      	ldrb	r3, [r7, #23]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d105      	bne.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f8:	4b14      	ldr	r3, [pc, #80]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	4a13      	ldr	r2, [pc, #76]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004602:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d008      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004610:	4b0e      	ldr	r3, [pc, #56]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	490b      	ldr	r1, [pc, #44]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461e:	4313      	orrs	r3, r2
 8004620:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d008      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800462e:	4b07      	ldr	r3, [pc, #28]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	4904      	ldr	r1, [pc, #16]	; (800464c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800463c:	4313      	orrs	r3, r2
 800463e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3718      	adds	r7, #24
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40021000 	.word	0x40021000
 8004650:	40007000 	.word	0x40007000
 8004654:	42420440 	.word	0x42420440

08004658 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004658:	b590      	push	{r4, r7, lr}
 800465a:	b08d      	sub	sp, #52	; 0x34
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004660:	4b55      	ldr	r3, [pc, #340]	; (80047b8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004662:	f107 040c 	add.w	r4, r7, #12
 8004666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800466c:	4b53      	ldr	r3, [pc, #332]	; (80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800466e:	881b      	ldrh	r3, [r3, #0]
 8004670:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
 8004676:	2300      	movs	r3, #0
 8004678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800467a:	2300      	movs	r3, #0
 800467c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800467e:	2300      	movs	r3, #0
 8004680:	61fb      	str	r3, [r7, #28]
 8004682:	2300      	movs	r3, #0
 8004684:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d07f      	beq.n	800478c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800468c:	2b10      	cmp	r3, #16
 800468e:	d002      	beq.n	8004696 <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8004690:	2b01      	cmp	r3, #1
 8004692:	d048      	beq.n	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004694:	e08b      	b.n	80047ae <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8004696:	4b4a      	ldr	r3, [pc, #296]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800469c:	4b48      	ldr	r3, [pc, #288]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d07f      	beq.n	80047a8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	0c9b      	lsrs	r3, r3, #18
 80046ac:	f003 030f 	and.w	r3, r3, #15
 80046b0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80046b4:	4413      	add	r3, r2
 80046b6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80046ba:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d018      	beq.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046c6:	4b3e      	ldr	r3, [pc, #248]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	0c5b      	lsrs	r3, r3, #17
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80046d4:	4413      	add	r3, r2
 80046d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80046da:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00d      	beq.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80046e6:	4a37      	ldr	r2, [pc, #220]	; (80047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	fb02 f303 	mul.w	r3, r2, r3
 80046f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046f6:	e004      	b.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046f8:	6a3b      	ldr	r3, [r7, #32]
 80046fa:	4a33      	ldr	r2, [pc, #204]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80046fc:	fb02 f303 	mul.w	r3, r2, r3
 8004700:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004702:	4b2f      	ldr	r3, [pc, #188]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800470a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800470e:	d102      	bne.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8004710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004712:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004714:	e048      	b.n	80047a8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8004716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	4a2c      	ldr	r2, [pc, #176]	; (80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800471c:	fba2 2303 	umull	r2, r3, r2, r3
 8004720:	085b      	lsrs	r3, r3, #1
 8004722:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004724:	e040      	b.n	80047a8 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8004726:	4b26      	ldr	r3, [pc, #152]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004732:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004736:	d108      	bne.n	800474a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8004742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004746:	62bb      	str	r3, [r7, #40]	; 0x28
 8004748:	e01f      	b.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004754:	d109      	bne.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8004756:	4b1a      	ldr	r3, [pc, #104]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8004762:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004766:	62bb      	str	r3, [r7, #40]	; 0x28
 8004768:	e00f      	b.n	800478a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004770:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004774:	d11a      	bne.n	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8004776:	4b12      	ldr	r3, [pc, #72]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d014      	beq.n	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8004782:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004786:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004788:	e010      	b.n	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800478a:	e00f      	b.n	80047ac <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800478c:	f7ff fe7c 	bl	8004488 <HAL_RCC_GetPCLK2Freq>
 8004790:	4602      	mov	r2, r0
 8004792:	4b0b      	ldr	r3, [pc, #44]	; (80047c0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	0b9b      	lsrs	r3, r3, #14
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	3301      	adds	r3, #1
 800479e:	005b      	lsls	r3, r3, #1
 80047a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80047a6:	e002      	b.n	80047ae <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80047a8:	bf00      	nop
 80047aa:	e000      	b.n	80047ae <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80047ac:	bf00      	nop
    }
  }
  return (frequency);
 80047ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3734      	adds	r7, #52	; 0x34
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd90      	pop	{r4, r7, pc}
 80047b8:	08007424 	.word	0x08007424
 80047bc:	08007434 	.word	0x08007434
 80047c0:	40021000 	.word	0x40021000
 80047c4:	007a1200 	.word	0x007a1200
 80047c8:	003d0900 	.word	0x003d0900
 80047cc:	aaaaaaab 	.word	0xaaaaaaab

080047d0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e084      	b.n	80048f0 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	7c5b      	ldrb	r3, [r3, #17]
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d105      	bne.n	80047fc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fe fa14 	bl	8002c24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 fbd0 	bl	8004fa8 <HAL_RTC_WaitForSynchro>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2204      	movs	r2, #4
 8004812:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e06b      	b.n	80048f0 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 fc89 	bl	8005130 <RTC_EnterInitMode>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d004      	beq.n	800482e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2204      	movs	r2, #4
 8004828:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e060      	b.n	80048f0 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f022 0207 	bic.w	r2, r2, #7
 800483c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d005      	beq.n	8004852 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004846:	4b2c      	ldr	r3, [pc, #176]	; (80048f8 <HAL_RTC_Init+0x128>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484a:	4a2b      	ldr	r2, [pc, #172]	; (80048f8 <HAL_RTC_Init+0x128>)
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004852:	4b29      	ldr	r3, [pc, #164]	; (80048f8 <HAL_RTC_Init+0x128>)
 8004854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004856:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	4926      	ldr	r1, [pc, #152]	; (80048f8 <HAL_RTC_Init+0x128>)
 8004860:	4313      	orrs	r3, r2
 8004862:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800486c:	d003      	beq.n	8004876 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	60fb      	str	r3, [r7, #12]
 8004874:	e00e      	b.n	8004894 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004876:	2001      	movs	r0, #1
 8004878:	f7ff feee 	bl	8004658 <HAL_RCCEx_GetPeriphCLKFreq>
 800487c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d104      	bne.n	800488e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2204      	movs	r2, #4
 8004888:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e030      	b.n	80048f0 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	3b01      	subs	r3, #1
 8004892:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f023 010f 	bic.w	r1, r3, #15
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	0c1a      	lsrs	r2, r3, #16
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	0c1b      	lsrs	r3, r3, #16
 80048b2:	041b      	lsls	r3, r3, #16
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	b291      	uxth	r1, r2
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	6812      	ldr	r2, [r2, #0]
 80048bc:	430b      	orrs	r3, r1
 80048be:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 fc5d 	bl	8005180 <RTC_ExitInitMode>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d004      	beq.n	80048d6 <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2204      	movs	r2, #4
 80048d0:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e00c      	b.n	80048f0 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80048ee:	2300      	movs	r3, #0
  }
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40006c00 	.word	0x40006c00

080048fc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80048fc:	b590      	push	{r4, r7, lr}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	617b      	str	r3, [r7, #20]
 800490c:	2300      	movs	r3, #0
 800490e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d002      	beq.n	800491c <HAL_RTC_SetTime+0x20>
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e080      	b.n	8004a22 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	7c1b      	ldrb	r3, [r3, #16]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_RTC_SetTime+0x30>
 8004928:	2302      	movs	r3, #2
 800492a:	e07a      	b.n	8004a22 <HAL_RTC_SetTime+0x126>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2202      	movs	r2, #2
 8004936:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d113      	bne.n	8004966 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	461a      	mov	r2, r3
 8004944:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004948:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	785b      	ldrb	r3, [r3, #1]
 8004950:	4619      	mov	r1, r3
 8004952:	460b      	mov	r3, r1
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a5b      	subs	r3, r3, r1
 8004958:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800495a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004960:	4413      	add	r3, r2
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e01e      	b.n	80049a4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fc4d 	bl	800520a <RTC_Bcd2ToByte>
 8004970:	4603      	mov	r3, r0
 8004972:	461a      	mov	r2, r3
 8004974:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004978:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	785b      	ldrb	r3, [r3, #1]
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fc42 	bl	800520a <RTC_Bcd2ToByte>
 8004986:	4603      	mov	r3, r0
 8004988:	461a      	mov	r2, r3
 800498a:	4613      	mov	r3, r2
 800498c:	011b      	lsls	r3, r3, #4
 800498e:	1a9b      	subs	r3, r3, r2
 8004990:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004992:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	789b      	ldrb	r3, [r3, #2]
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fc36 	bl	800520a <RTC_Bcd2ToByte>
 800499e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80049a0:	4423      	add	r3, r4
 80049a2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80049a4:	6979      	ldr	r1, [r7, #20]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 fb5b 	bl	8005062 <RTC_WriteTimeCounter>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d007      	beq.n	80049c2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2204      	movs	r2, #4
 80049b6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e02f      	b.n	8004a22 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0205 	bic.w	r2, r2, #5
 80049d0:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fb6c 	bl	80050b0 <RTC_ReadAlarmCounter>
 80049d8:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049e0:	d018      	beq.n	8004a14 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80049e2:	693a      	ldr	r2, [r7, #16]
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d214      	bcs.n	8004a14 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80049f0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80049f4:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80049f6:	6939      	ldr	r1, [r7, #16]
 80049f8:	68f8      	ldr	r0, [r7, #12]
 80049fa:	f000 fb72 	bl	80050e2 <RTC_WriteAlarmCounter>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d007      	beq.n	8004a14 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2204      	movs	r2, #4
 8004a08:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e006      	b.n	8004a22 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004a20:	2300      	movs	r3, #0
  }
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	371c      	adds	r7, #28
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd90      	pop	{r4, r7, pc}
	...

08004a2c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b088      	sub	sp, #32
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	61bb      	str	r3, [r7, #24]
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]
 8004a44:	2300      	movs	r3, #0
 8004a46:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <HAL_RTC_GetTime+0x28>
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e0b5      	b.n	8004bc4 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f003 0304 	and.w	r3, r3, #4
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e0ac      	b.n	8004bc4 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f000 fac9 	bl	8005002 <RTC_ReadTimeCounter>
 8004a70:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	4a55      	ldr	r2, [pc, #340]	; (8004bcc <HAL_RTC_GetTime+0x1a0>)
 8004a76:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7a:	0adb      	lsrs	r3, r3, #11
 8004a7c:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	4b52      	ldr	r3, [pc, #328]	; (8004bcc <HAL_RTC_GetTime+0x1a0>)
 8004a82:	fba3 1302 	umull	r1, r3, r3, r2
 8004a86:	0adb      	lsrs	r3, r3, #11
 8004a88:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004a8c:	fb01 f303 	mul.w	r3, r1, r3
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	4a4f      	ldr	r2, [pc, #316]	; (8004bd0 <HAL_RTC_GetTime+0x1a4>)
 8004a94:	fba2 2303 	umull	r2, r3, r2, r3
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	4a4a      	ldr	r2, [pc, #296]	; (8004bcc <HAL_RTC_GetTime+0x1a0>)
 8004aa4:	fba2 1203 	umull	r1, r2, r2, r3
 8004aa8:	0ad2      	lsrs	r2, r2, #11
 8004aaa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004aae:	fb01 f202 	mul.w	r2, r1, r2
 8004ab2:	1a9a      	subs	r2, r3, r2
 8004ab4:	4b46      	ldr	r3, [pc, #280]	; (8004bd0 <HAL_RTC_GetTime+0x1a4>)
 8004ab6:	fba3 1302 	umull	r1, r3, r3, r2
 8004aba:	0959      	lsrs	r1, r3, #5
 8004abc:	460b      	mov	r3, r1
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a5b      	subs	r3, r3, r1
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	1ad1      	subs	r1, r2, r3
 8004ac6:	b2ca      	uxtb	r2, r1
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b17      	cmp	r3, #23
 8004ad0:	d955      	bls.n	8004b7e <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	4a3f      	ldr	r2, [pc, #252]	; (8004bd4 <HAL_RTC_GetTime+0x1a8>)
 8004ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8004ada:	091b      	lsrs	r3, r3, #4
 8004adc:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004ade:	6939      	ldr	r1, [r7, #16]
 8004ae0:	4b3c      	ldr	r3, [pc, #240]	; (8004bd4 <HAL_RTC_GetTime+0x1a8>)
 8004ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ae6:	091a      	lsrs	r2, r3, #4
 8004ae8:	4613      	mov	r3, r2
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	4413      	add	r3, r2
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	1aca      	subs	r2, r1, r3
 8004af2:	b2d2      	uxtb	r2, r2
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 fad9 	bl	80050b0 <RTC_ReadAlarmCounter>
 8004afe:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b06:	d008      	beq.n	8004b1a <HAL_RTC_GetTime+0xee>
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d904      	bls.n	8004b1a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	61fb      	str	r3, [r7, #28]
 8004b18:	e002      	b.n	8004b20 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004b1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b1e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	4a2d      	ldr	r2, [pc, #180]	; (8004bd8 <HAL_RTC_GetTime+0x1ac>)
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	69ba      	ldr	r2, [r7, #24]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004b2e:	69b9      	ldr	r1, [r7, #24]
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f000 fa96 	bl	8005062 <RTC_WriteTimeCounter>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e041      	b.n	8004bc4 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b46:	d00c      	beq.n	8004b62 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8004b48:	69fa      	ldr	r2, [r7, #28]
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b50:	69f9      	ldr	r1, [r7, #28]
 8004b52:	68f8      	ldr	r0, [r7, #12]
 8004b54:	f000 fac5 	bl	80050e2 <RTC_WriteAlarmCounter>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00a      	beq.n	8004b74 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e030      	b.n	8004bc4 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004b62:	69f9      	ldr	r1, [r7, #28]
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 fabc 	bl	80050e2 <RTC_WriteAlarmCounter>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e027      	b.n	8004bc4 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8004b74:	6979      	ldr	r1, [r7, #20]
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f000 fb64 	bl	8005244 <RTC_DateUpdate>
 8004b7c:	e003      	b.n	8004b86 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	b2da      	uxtb	r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01a      	beq.n	8004bc2 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fb1d 	bl	80051d0 <RTC_ByteToBcd2>
 8004b96:	4603      	mov	r3, r0
 8004b98:	461a      	mov	r2, r3
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	785b      	ldrb	r3, [r3, #1]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 fb14 	bl	80051d0 <RTC_ByteToBcd2>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	461a      	mov	r2, r3
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	789b      	ldrb	r3, [r3, #2]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f000 fb0b 	bl	80051d0 <RTC_ByteToBcd2>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3720      	adds	r7, #32
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	91a2b3c5 	.word	0x91a2b3c5
 8004bd0:	88888889 	.word	0x88888889
 8004bd4:	aaaaaaab 	.word	0xaaaaaaab
 8004bd8:	00015180 	.word	0x00015180

08004bdc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b088      	sub	sp, #32
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004be8:	2300      	movs	r3, #0
 8004bea:	61fb      	str	r3, [r7, #28]
 8004bec:	2300      	movs	r3, #0
 8004bee:	61bb      	str	r3, [r7, #24]
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_RTC_SetDate+0x24>
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e097      	b.n	8004d34 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	7c1b      	ldrb	r3, [r3, #16]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_RTC_SetDate+0x34>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e091      	b.n	8004d34 <HAL_RTC_SetDate+0x158>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2202      	movs	r2, #2
 8004c1a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d10c      	bne.n	8004c3c <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	78da      	ldrb	r2, [r3, #3]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	785a      	ldrb	r2, [r3, #1]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	789a      	ldrb	r2, [r3, #2]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	739a      	strb	r2, [r3, #14]
 8004c3a:	e01a      	b.n	8004c72 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	78db      	ldrb	r3, [r3, #3]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 fae2 	bl	800520a <RTC_Bcd2ToByte>
 8004c46:	4603      	mov	r3, r0
 8004c48:	461a      	mov	r2, r3
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	785b      	ldrb	r3, [r3, #1]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f000 fad9 	bl	800520a <RTC_Bcd2ToByte>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	789b      	ldrb	r3, [r3, #2]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f000 fad0 	bl	800520a <RTC_Bcd2ToByte>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	7bdb      	ldrb	r3, [r3, #15]
 8004c76:	4618      	mov	r0, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	7b59      	ldrb	r1, [r3, #13]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	7b9b      	ldrb	r3, [r3, #14]
 8004c80:	461a      	mov	r2, r3
 8004c82:	f000 fbbb 	bl	80053fc <RTC_WeekDayNum>
 8004c86:	4603      	mov	r3, r0
 8004c88:	461a      	mov	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	7b1a      	ldrb	r2, [r3, #12]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f000 f9b3 	bl	8005002 <RTC_ReadTimeCounter>
 8004c9c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	4a26      	ldr	r2, [pc, #152]	; (8004d3c <HAL_RTC_SetDate+0x160>)
 8004ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca6:	0adb      	lsrs	r3, r3, #11
 8004ca8:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2b18      	cmp	r3, #24
 8004cae:	d93a      	bls.n	8004d26 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	4a23      	ldr	r2, [pc, #140]	; (8004d40 <HAL_RTC_SetDate+0x164>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb8:	091b      	lsrs	r3, r3, #4
 8004cba:	4a22      	ldr	r2, [pc, #136]	; (8004d44 <HAL_RTC_SetDate+0x168>)
 8004cbc:	fb02 f303 	mul.w	r3, r2, r3
 8004cc0:	69fa      	ldr	r2, [r7, #28]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004cc6:	69f9      	ldr	r1, [r7, #28]
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f9ca 	bl	8005062 <RTC_WriteTimeCounter>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d007      	beq.n	8004ce4 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2204      	movs	r2, #4
 8004cd8:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e027      	b.n	8004d34 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 f9e3 	bl	80050b0 <RTC_ReadAlarmCounter>
 8004cea:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cf2:	d018      	beq.n	8004d26 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d214      	bcs.n	8004d26 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004d02:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004d06:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d08:	69b9      	ldr	r1, [r7, #24]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 f9e9 	bl	80050e2 <RTC_WriteAlarmCounter>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d007      	beq.n	8004d26 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2204      	movs	r2, #4
 8004d1a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e006      	b.n	8004d34 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3720      	adds	r7, #32
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	91a2b3c5 	.word	0x91a2b3c5
 8004d40:	aaaaaaab 	.word	0xaaaaaaab
 8004d44:	00015180 	.word	0x00015180

08004d48 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8004d54:	f107 0314 	add.w	r3, r7, #20
 8004d58:	2100      	movs	r1, #0
 8004d5a:	460a      	mov	r2, r1
 8004d5c:	801a      	strh	r2, [r3, #0]
 8004d5e:	460a      	mov	r2, r1
 8004d60:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <HAL_RTC_GetDate+0x26>
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e03a      	b.n	8004de8 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004d72:	f107 0314 	add.w	r3, r7, #20
 8004d76:	2200      	movs	r2, #0
 8004d78:	4619      	mov	r1, r3
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f7ff fe56 	bl	8004a2c <HAL_RTC_GetTime>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e02e      	b.n	8004de8 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	7b1a      	ldrb	r2, [r3, #12]
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	7bda      	ldrb	r2, [r3, #15]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	7b5a      	ldrb	r2, [r3, #13]
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	7b9a      	ldrb	r2, [r3, #14]
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01a      	beq.n	8004de6 <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	78db      	ldrb	r3, [r3, #3]
 8004db4:	4618      	mov	r0, r3
 8004db6:	f000 fa0b 	bl	80051d0 <RTC_ByteToBcd2>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	785b      	ldrb	r3, [r3, #1]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fa02 	bl	80051d0 <RTC_ByteToBcd2>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	461a      	mov	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	789b      	ldrb	r3, [r3, #2]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 f9f9 	bl	80051d0 <RTC_ByteToBcd2>
 8004dde:	4603      	mov	r3, r0
 8004de0:	461a      	mov	r2, r3
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004df0:	b590      	push	{r4, r7, lr}
 8004df2:	b089      	sub	sp, #36	; 0x24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8004e00:	f107 0314 	add.w	r3, r7, #20
 8004e04:	2100      	movs	r1, #0
 8004e06:	460a      	mov	r2, r1
 8004e08:	801a      	strh	r2, [r3, #0]
 8004e0a:	460a      	mov	r2, r1
 8004e0c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <HAL_RTC_SetAlarm_IT+0x2a>
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e096      	b.n	8004f4c <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	7c1b      	ldrb	r3, [r3, #16]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_RTC_SetAlarm_IT+0x3a>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e090      	b.n	8004f4c <HAL_RTC_SetAlarm_IT+0x15c>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2202      	movs	r2, #2
 8004e34:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004e36:	f107 0314 	add.w	r3, r7, #20
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff fdf4 	bl	8004a2c <HAL_RTC_GetTime>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e07e      	b.n	8004f4c <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004e4e:	7d3b      	ldrb	r3, [r7, #20]
 8004e50:	461a      	mov	r2, r3
 8004e52:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004e56:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8004e5a:	7d7b      	ldrb	r3, [r7, #21]
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	460b      	mov	r3, r1
 8004e60:	011b      	lsls	r3, r3, #4
 8004e62:	1a5b      	subs	r3, r3, r1
 8004e64:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004e66:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8004e68:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004e6a:	4413      	add	r3, r2
 8004e6c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d113      	bne.n	8004e9c <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004e7e:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	785b      	ldrb	r3, [r3, #1]
 8004e86:	4619      	mov	r1, r3
 8004e88:	460b      	mov	r3, r1
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a5b      	subs	r3, r3, r1
 8004e8e:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004e90:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004e96:	4413      	add	r3, r2
 8004e98:	61fb      	str	r3, [r7, #28]
 8004e9a:	e01e      	b.n	8004eda <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f9b2 	bl	800520a <RTC_Bcd2ToByte>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004eae:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	785b      	ldrb	r3, [r3, #1]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 f9a7 	bl	800520a <RTC_Bcd2ToByte>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	011b      	lsls	r3, r3, #4
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004ec8:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	789b      	ldrb	r3, [r3, #2]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 f99b 	bl	800520a <RTC_Bcd2ToByte>
 8004ed4:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004ed6:	4423      	add	r3, r4
 8004ed8:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d205      	bcs.n	8004eee <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004ee8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004eec:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004eee:	69f9      	ldr	r1, [r7, #28]
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f8f6 	bl	80050e2 <RTC_WriteAlarmCounter>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d007      	beq.n	8004f0c <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2204      	movs	r2, #4
 8004f00:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2200      	movs	r2, #0
 8004f06:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e01f      	b.n	8004f4c <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0202 	mvn.w	r2, #2
 8004f14:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0202 	orr.w	r2, r2, #2
 8004f24:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004f26:	4b0b      	ldr	r3, [pc, #44]	; (8004f54 <HAL_RTC_SetAlarm_IT+0x164>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a0a      	ldr	r2, [pc, #40]	; (8004f54 <HAL_RTC_SetAlarm_IT+0x164>)
 8004f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f30:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004f32:	4b08      	ldr	r3, [pc, #32]	; (8004f54 <HAL_RTC_SetAlarm_IT+0x164>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	4a07      	ldr	r2, [pc, #28]	; (8004f54 <HAL_RTC_SetAlarm_IT+0x164>)
 8004f38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f3c:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2201      	movs	r2, #1
 8004f42:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
  }
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3724      	adds	r7, #36	; 0x24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd90      	pop	{r4, r7, pc}
 8004f54:	40010400 	.word	0x40010400

08004f58 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00e      	beq.n	8004f8c <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d007      	beq.n	8004f8c <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f7fd f853 	bl	8002028 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f06f 0202 	mvn.w	r2, #2
 8004f8a:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004f8c:	4b05      	ldr	r3, [pc, #20]	; (8004fa4 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8004f8e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f92:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	745a      	strb	r2, [r3, #17]
}
 8004f9a:	bf00      	nop
 8004f9c:	3708      	adds	r7, #8
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40010400 	.word	0x40010400

08004fa8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e01d      	b.n	8004ffa <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0208 	bic.w	r2, r2, #8
 8004fcc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004fce:	f7fe f997 	bl	8003300 <HAL_GetTick>
 8004fd2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004fd4:	e009      	b.n	8004fea <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004fd6:	f7fe f993 	bl	8003300 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fe4:	d901      	bls.n	8004fea <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e007      	b.n	8004ffa <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f003 0308 	and.w	r3, r3, #8
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d0ee      	beq.n	8004fd6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005002:	b480      	push	{r7}
 8005004:	b087      	sub	sp, #28
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	827b      	strh	r3, [r7, #18]
 800500e:	2300      	movs	r3, #0
 8005010:	823b      	strh	r3, [r7, #16]
 8005012:	2300      	movs	r3, #0
 8005014:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69db      	ldr	r3, [r3, #28]
 8005028:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005032:	8a7a      	ldrh	r2, [r7, #18]
 8005034:	8a3b      	ldrh	r3, [r7, #16]
 8005036:	429a      	cmp	r2, r3
 8005038:	d008      	beq.n	800504c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800503a:	8a3b      	ldrh	r3, [r7, #16]
 800503c:	041a      	lsls	r2, r3, #16
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	b29b      	uxth	r3, r3
 8005046:	4313      	orrs	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	e004      	b.n	8005056 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800504c:	8a7b      	ldrh	r3, [r7, #18]
 800504e:	041a      	lsls	r2, r3, #16
 8005050:	89fb      	ldrh	r3, [r7, #14]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005056:	697b      	ldr	r3, [r7, #20]
}
 8005058:	4618      	mov	r0, r3
 800505a:	371c      	adds	r7, #28
 800505c:	46bd      	mov	sp, r7
 800505e:	bc80      	pop	{r7}
 8005060:	4770      	bx	lr

08005062 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f85d 	bl	8005130 <RTC_EnterInitMode>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d002      	beq.n	8005082 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	73fb      	strb	r3, [r7, #15]
 8005080:	e011      	b.n	80050a6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	0c12      	lsrs	r2, r2, #16
 800508a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	b292      	uxth	r2, r2
 8005094:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 f872 	bl	8005180 <RTC_ExitInitMode>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3710      	adds	r7, #16
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	81fb      	strh	r3, [r7, #14]
 80050bc:	2300      	movs	r3, #0
 80050be:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80050d0:	89fb      	ldrh	r3, [r7, #14]
 80050d2:	041a      	lsls	r2, r3, #16
 80050d4:	89bb      	ldrh	r3, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3714      	adds	r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	bc80      	pop	{r7}
 80050e0:	4770      	bx	lr

080050e2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80050e2:	b580      	push	{r7, lr}
 80050e4:	b084      	sub	sp, #16
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
 80050ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f81d 	bl	8005130 <RTC_EnterInitMode>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d002      	beq.n	8005102 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	73fb      	strb	r3, [r7, #15]
 8005100:	e011      	b.n	8005126 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	0c12      	lsrs	r2, r2, #16
 800510a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	683a      	ldr	r2, [r7, #0]
 8005112:	b292      	uxth	r2, r2
 8005114:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 f832 	bl	8005180 <RTC_ExitInitMode>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005126:	7bfb      	ldrb	r3, [r7, #15]
}
 8005128:	4618      	mov	r0, r3
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800513c:	f7fe f8e0 	bl	8003300 <HAL_GetTick>
 8005140:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005142:	e009      	b.n	8005158 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005144:	f7fe f8dc 	bl	8003300 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005152:	d901      	bls.n	8005158 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e00f      	b.n	8005178 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 0320 	and.w	r3, r3, #32
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0ee      	beq.n	8005144 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f042 0210 	orr.w	r2, r2, #16
 8005174:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005188:	2300      	movs	r3, #0
 800518a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0210 	bic.w	r2, r2, #16
 800519a:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800519c:	f7fe f8b0 	bl	8003300 <HAL_GetTick>
 80051a0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80051a2:	e009      	b.n	80051b8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80051a4:	f7fe f8ac 	bl	8003300 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051b2:	d901      	bls.n	80051b8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e007      	b.n	80051c8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d0ee      	beq.n	80051a4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3710      	adds	r7, #16
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80051de:	e005      	b.n	80051ec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80051e6:	79fb      	ldrb	r3, [r7, #7]
 80051e8:	3b0a      	subs	r3, #10
 80051ea:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80051ec:	79fb      	ldrb	r3, [r7, #7]
 80051ee:	2b09      	cmp	r3, #9
 80051f0:	d8f6      	bhi.n	80051e0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	79fb      	ldrb	r3, [r7, #7]
 80051fc:	4313      	orrs	r3, r2
 80051fe:	b2db      	uxtb	r3, r3
}
 8005200:	4618      	mov	r0, r3
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr

0800520a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800520a:	b480      	push	{r7}
 800520c:	b085      	sub	sp, #20
 800520e:	af00      	add	r7, sp, #0
 8005210:	4603      	mov	r3, r0
 8005212:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005218:	79fb      	ldrb	r3, [r7, #7]
 800521a:	091b      	lsrs	r3, r3, #4
 800521c:	b2db      	uxtb	r3, r3
 800521e:	461a      	mov	r2, r3
 8005220:	4613      	mov	r3, r2
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	4413      	add	r3, r2
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800522a:	79fb      	ldrb	r3, [r7, #7]
 800522c:	f003 030f 	and.w	r3, r3, #15
 8005230:	b2da      	uxtb	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	b2db      	uxtb	r3, r3
 8005236:	4413      	add	r3, r2
 8005238:	b2db      	uxtb	r3, r3
}
 800523a:	4618      	mov	r0, r3
 800523c:	3714      	adds	r7, #20
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr

08005244 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	617b      	str	r3, [r7, #20]
 8005252:	2300      	movs	r3, #0
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	2300      	movs	r3, #0
 8005258:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	7bdb      	ldrb	r3, [r3, #15]
 8005262:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	7b5b      	ldrb	r3, [r3, #13]
 8005268:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	7b9b      	ldrb	r3, [r3, #14]
 800526e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8005270:	2300      	movs	r3, #0
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	e06f      	b.n	8005356 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d011      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	2b03      	cmp	r3, #3
 8005280:	d00e      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	2b05      	cmp	r3, #5
 8005286:	d00b      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	2b07      	cmp	r3, #7
 800528c:	d008      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	2b08      	cmp	r3, #8
 8005292:	d005      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	2b0a      	cmp	r3, #10
 8005298:	d002      	beq.n	80052a0 <RTC_DateUpdate+0x5c>
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b0c      	cmp	r3, #12
 800529e:	d117      	bne.n	80052d0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2b1e      	cmp	r3, #30
 80052a4:	d803      	bhi.n	80052ae <RTC_DateUpdate+0x6a>
      {
        day++;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3301      	adds	r3, #1
 80052aa:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80052ac:	e050      	b.n	8005350 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	2b0c      	cmp	r3, #12
 80052b2:	d005      	beq.n	80052c0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	3301      	adds	r3, #1
 80052b8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80052ba:	2301      	movs	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80052be:	e047      	b.n	8005350 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80052c0:	2301      	movs	r3, #1
 80052c2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80052c4:	2301      	movs	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
          year++;
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	3301      	adds	r3, #1
 80052cc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80052ce:	e03f      	b.n	8005350 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	d008      	beq.n	80052e8 <RTC_DateUpdate+0xa4>
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	2b06      	cmp	r3, #6
 80052da:	d005      	beq.n	80052e8 <RTC_DateUpdate+0xa4>
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	2b09      	cmp	r3, #9
 80052e0:	d002      	beq.n	80052e8 <RTC_DateUpdate+0xa4>
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	2b0b      	cmp	r3, #11
 80052e6:	d10c      	bne.n	8005302 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2b1d      	cmp	r3, #29
 80052ec:	d803      	bhi.n	80052f6 <RTC_DateUpdate+0xb2>
      {
        day++;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	3301      	adds	r3, #1
 80052f2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80052f4:	e02c      	b.n	8005350 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	3301      	adds	r3, #1
 80052fa:	613b      	str	r3, [r7, #16]
        day = 1U;
 80052fc:	2301      	movs	r3, #1
 80052fe:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005300:	e026      	b.n	8005350 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d123      	bne.n	8005350 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2b1b      	cmp	r3, #27
 800530c:	d803      	bhi.n	8005316 <RTC_DateUpdate+0xd2>
      {
        day++;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	3301      	adds	r3, #1
 8005312:	60fb      	str	r3, [r7, #12]
 8005314:	e01c      	b.n	8005350 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2b1c      	cmp	r3, #28
 800531a:	d111      	bne.n	8005340 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	b29b      	uxth	r3, r3
 8005320:	4618      	mov	r0, r3
 8005322:	f000 f839 	bl	8005398 <RTC_IsLeapYear>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <RTC_DateUpdate+0xf0>
        {
          day++;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	3301      	adds	r3, #1
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	e00d      	b.n	8005350 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	3301      	adds	r3, #1
 8005338:	613b      	str	r3, [r7, #16]
          day = 1U;
 800533a:	2301      	movs	r3, #1
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	e007      	b.n	8005350 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2b1d      	cmp	r3, #29
 8005344:	d104      	bne.n	8005350 <RTC_DateUpdate+0x10c>
      {
        month++;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	3301      	adds	r3, #1
 800534a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800534c:	2301      	movs	r3, #1
 800534e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	3301      	adds	r3, #1
 8005354:	60bb      	str	r3, [r7, #8]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	429a      	cmp	r2, r3
 800535c:	d38b      	bcc.n	8005276 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	b2da      	uxtb	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	b2da      	uxtb	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	b2da      	uxtb	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	b2db      	uxtb	r3, r3
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	4619      	mov	r1, r3
 8005380:	6978      	ldr	r0, [r7, #20]
 8005382:	f000 f83b 	bl	80053fc <RTC_WeekDayNum>
 8005386:	4603      	mov	r3, r0
 8005388:	461a      	mov	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	731a      	strb	r2, [r3, #12]
}
 800538e:	bf00      	nop
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
	...

08005398 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	4603      	mov	r3, r0
 80053a0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80053a2:	88fb      	ldrh	r3, [r7, #6]
 80053a4:	f003 0303 	and.w	r3, r3, #3
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d001      	beq.n	80053b2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80053ae:	2300      	movs	r3, #0
 80053b0:	e01d      	b.n	80053ee <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80053b2:	88fb      	ldrh	r3, [r7, #6]
 80053b4:	4a10      	ldr	r2, [pc, #64]	; (80053f8 <RTC_IsLeapYear+0x60>)
 80053b6:	fba2 1203 	umull	r1, r2, r2, r3
 80053ba:	0952      	lsrs	r2, r2, #5
 80053bc:	2164      	movs	r1, #100	; 0x64
 80053be:	fb01 f202 	mul.w	r2, r1, r2
 80053c2:	1a9b      	subs	r3, r3, r2
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e00f      	b.n	80053ee <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80053ce:	88fb      	ldrh	r3, [r7, #6]
 80053d0:	4a09      	ldr	r2, [pc, #36]	; (80053f8 <RTC_IsLeapYear+0x60>)
 80053d2:	fba2 1203 	umull	r1, r2, r2, r3
 80053d6:	09d2      	lsrs	r2, r2, #7
 80053d8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80053dc:	fb01 f202 	mul.w	r2, r1, r2
 80053e0:	1a9b      	subs	r3, r3, r2
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e000      	b.n	80053ee <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80053ec:	2300      	movs	r3, #0
  }
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	370c      	adds	r7, #12
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bc80      	pop	{r7}
 80053f6:	4770      	bx	lr
 80053f8:	51eb851f 	.word	0x51eb851f

080053fc <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	70fb      	strb	r3, [r7, #3]
 8005408:	4613      	mov	r3, r2
 800540a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60bb      	str	r3, [r7, #8]
 8005410:	2300      	movs	r3, #0
 8005412:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800541a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	2b02      	cmp	r3, #2
 8005420:	d82d      	bhi.n	800547e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8005422:	78fa      	ldrb	r2, [r7, #3]
 8005424:	4613      	mov	r3, r2
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	4413      	add	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	1a9b      	subs	r3, r3, r2
 800542e:	4a2c      	ldr	r2, [pc, #176]	; (80054e0 <RTC_WeekDayNum+0xe4>)
 8005430:	fba2 2303 	umull	r2, r3, r2, r3
 8005434:	085a      	lsrs	r2, r3, #1
 8005436:	78bb      	ldrb	r3, [r7, #2]
 8005438:	441a      	add	r2, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	441a      	add	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	3b01      	subs	r3, #1
 8005442:	089b      	lsrs	r3, r3, #2
 8005444:	441a      	add	r2, r3
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	3b01      	subs	r3, #1
 800544a:	4926      	ldr	r1, [pc, #152]	; (80054e4 <RTC_WeekDayNum+0xe8>)
 800544c:	fba1 1303 	umull	r1, r3, r1, r3
 8005450:	095b      	lsrs	r3, r3, #5
 8005452:	1ad2      	subs	r2, r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	3b01      	subs	r3, #1
 8005458:	4922      	ldr	r1, [pc, #136]	; (80054e4 <RTC_WeekDayNum+0xe8>)
 800545a:	fba1 1303 	umull	r1, r3, r1, r3
 800545e:	09db      	lsrs	r3, r3, #7
 8005460:	4413      	add	r3, r2
 8005462:	1d1a      	adds	r2, r3, #4
 8005464:	4b20      	ldr	r3, [pc, #128]	; (80054e8 <RTC_WeekDayNum+0xec>)
 8005466:	fba3 1302 	umull	r1, r3, r3, r2
 800546a:	1ad1      	subs	r1, r2, r3
 800546c:	0849      	lsrs	r1, r1, #1
 800546e:	440b      	add	r3, r1
 8005470:	0899      	lsrs	r1, r3, #2
 8005472:	460b      	mov	r3, r1
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	1a5b      	subs	r3, r3, r1
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	e029      	b.n	80054d2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800547e:	78fa      	ldrb	r2, [r7, #3]
 8005480:	4613      	mov	r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4413      	add	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	4a15      	ldr	r2, [pc, #84]	; (80054e0 <RTC_WeekDayNum+0xe4>)
 800548c:	fba2 2303 	umull	r2, r3, r2, r3
 8005490:	085a      	lsrs	r2, r3, #1
 8005492:	78bb      	ldrb	r3, [r7, #2]
 8005494:	441a      	add	r2, r3
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	441a      	add	r2, r3
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	089b      	lsrs	r3, r3, #2
 800549e:	441a      	add	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4910      	ldr	r1, [pc, #64]	; (80054e4 <RTC_WeekDayNum+0xe8>)
 80054a4:	fba1 1303 	umull	r1, r3, r1, r3
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	1ad2      	subs	r2, r2, r3
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	490d      	ldr	r1, [pc, #52]	; (80054e4 <RTC_WeekDayNum+0xe8>)
 80054b0:	fba1 1303 	umull	r1, r3, r1, r3
 80054b4:	09db      	lsrs	r3, r3, #7
 80054b6:	4413      	add	r3, r2
 80054b8:	1c9a      	adds	r2, r3, #2
 80054ba:	4b0b      	ldr	r3, [pc, #44]	; (80054e8 <RTC_WeekDayNum+0xec>)
 80054bc:	fba3 1302 	umull	r1, r3, r3, r2
 80054c0:	1ad1      	subs	r1, r2, r3
 80054c2:	0849      	lsrs	r1, r1, #1
 80054c4:	440b      	add	r3, r1
 80054c6:	0899      	lsrs	r1, r3, #2
 80054c8:	460b      	mov	r3, r1
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	1a5b      	subs	r3, r3, r1
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	b2db      	uxtb	r3, r3
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr
 80054e0:	38e38e39 	.word	0x38e38e39
 80054e4:	51eb851f 	.word	0x51eb851f
 80054e8:	24924925 	.word	0x24924925

080054ec <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d024      	beq.n	800554c <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d01d      	beq.n	800554c <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 f821 	bl	8005566 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f06f 0204 	mvn.w	r2, #4
 800552c:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2204      	movs	r2, #4
 8005532:	745a      	strb	r2, [r3, #17]
 8005534:	e005      	b.n	8005542 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f80c 	bl	8005554 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f06f 0201 	mvn.w	r2, #1
 800554a:	605a      	str	r2, [r3, #4]
    }
  }
}
 800554c:	bf00      	nop
 800554e:	3708      	adds	r7, #8
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}

08005554 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	bc80      	pop	{r7}
 8005564:	4770      	bx	lr

08005566 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e053      	b.n	8005632 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b00      	cmp	r3, #0
 800559a:	d106      	bne.n	80055aa <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7fd fba7 	bl	8002cf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2202      	movs	r2, #2
 80055ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	431a      	orrs	r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	431a      	orrs	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	431a      	orrs	r2, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	ea42 0103 	orr.w	r1, r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	699b      	ldr	r3, [r3, #24]
 8005606:	0c1a      	lsrs	r2, r3, #16
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f002 0204 	and.w	r2, r2, #4
 8005610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3708      	adds	r7, #8
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800563a:	b580      	push	{r7, lr}
 800563c:	b088      	sub	sp, #32
 800563e:	af00      	add	r7, sp, #0
 8005640:	60f8      	str	r0, [r7, #12]
 8005642:	60b9      	str	r1, [r7, #8]
 8005644:	603b      	str	r3, [r7, #0]
 8005646:	4613      	mov	r3, r2
 8005648:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800564a:	2300      	movs	r3, #0
 800564c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005654:	2b01      	cmp	r3, #1
 8005656:	d101      	bne.n	800565c <HAL_SPI_Transmit+0x22>
 8005658:	2302      	movs	r3, #2
 800565a:	e11e      	b.n	800589a <HAL_SPI_Transmit+0x260>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005664:	f7fd fe4c 	bl	8003300 <HAL_GetTick>
 8005668:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800566a:	88fb      	ldrh	r3, [r7, #6]
 800566c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b01      	cmp	r3, #1
 8005678:	d002      	beq.n	8005680 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800567a:	2302      	movs	r3, #2
 800567c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800567e:	e103      	b.n	8005888 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d002      	beq.n	800568c <HAL_SPI_Transmit+0x52>
 8005686:	88fb      	ldrh	r3, [r7, #6]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d102      	bne.n	8005692 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005690:	e0fa      	b.n	8005888 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2203      	movs	r2, #3
 8005696:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	88fa      	ldrh	r2, [r7, #6]
 80056aa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	88fa      	ldrh	r2, [r7, #6]
 80056b0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056d8:	d107      	bne.n	80056ea <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f4:	2b40      	cmp	r3, #64	; 0x40
 80056f6:	d007      	beq.n	8005708 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005706:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005710:	d14b      	bne.n	80057aa <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d002      	beq.n	8005720 <HAL_SPI_Transmit+0xe6>
 800571a:	8afb      	ldrh	r3, [r7, #22]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d13e      	bne.n	800579e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005724:	881a      	ldrh	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005730:	1c9a      	adds	r2, r3, #2
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800573a:	b29b      	uxth	r3, r3
 800573c:	3b01      	subs	r3, #1
 800573e:	b29a      	uxth	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005744:	e02b      	b.n	800579e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b02      	cmp	r3, #2
 8005752:	d112      	bne.n	800577a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005758:	881a      	ldrh	r2, [r3, #0]
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005764:	1c9a      	adds	r2, r3, #2
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800576e:	b29b      	uxth	r3, r3
 8005770:	3b01      	subs	r3, #1
 8005772:	b29a      	uxth	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	86da      	strh	r2, [r3, #54]	; 0x36
 8005778:	e011      	b.n	800579e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800577a:	f7fd fdc1 	bl	8003300 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	683a      	ldr	r2, [r7, #0]
 8005786:	429a      	cmp	r2, r3
 8005788:	d803      	bhi.n	8005792 <HAL_SPI_Transmit+0x158>
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005790:	d102      	bne.n	8005798 <HAL_SPI_Transmit+0x15e>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d102      	bne.n	800579e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800579c:	e074      	b.n	8005888 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1ce      	bne.n	8005746 <HAL_SPI_Transmit+0x10c>
 80057a8:	e04c      	b.n	8005844 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_Transmit+0x17e>
 80057b2:	8afb      	ldrh	r3, [r7, #22]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d140      	bne.n	800583a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057de:	e02c      	b.n	800583a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d113      	bne.n	8005816 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	330c      	adds	r3, #12
 80057f8:	7812      	ldrb	r2, [r2, #0]
 80057fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005800:	1c5a      	adds	r2, r3, #1
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	86da      	strh	r2, [r3, #54]	; 0x36
 8005814:	e011      	b.n	800583a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005816:	f7fd fd73 	bl	8003300 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d803      	bhi.n	800582e <HAL_SPI_Transmit+0x1f4>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800582c:	d102      	bne.n	8005834 <HAL_SPI_Transmit+0x1fa>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d102      	bne.n	800583a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005838:	e026      	b.n	8005888 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800583e:	b29b      	uxth	r3, r3
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1cd      	bne.n	80057e0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005844:	69ba      	ldr	r2, [r7, #24]
 8005846:	6839      	ldr	r1, [r7, #0]
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f000 fb91 	bl	8005f70 <SPI_EndRxTxTransaction>
 800584e:	4603      	mov	r3, r0
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2220      	movs	r2, #32
 8005858:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10a      	bne.n	8005878 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005862:	2300      	movs	r3, #0
 8005864:	613b      	str	r3, [r7, #16]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	613b      	str	r3, [r7, #16]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	613b      	str	r3, [r7, #16]
 8005876:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	77fb      	strb	r3, [r7, #31]
 8005884:	e000      	b.n	8005888 <HAL_SPI_Transmit+0x24e>
  }

error:
 8005886:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005898:	7ffb      	ldrb	r3, [r7, #31]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3720      	adds	r7, #32
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b088      	sub	sp, #32
 80058a6:	af02      	add	r7, sp, #8
 80058a8:	60f8      	str	r0, [r7, #12]
 80058aa:	60b9      	str	r1, [r7, #8]
 80058ac:	603b      	str	r3, [r7, #0]
 80058ae:	4613      	mov	r3, r2
 80058b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058be:	d112      	bne.n	80058e6 <HAL_SPI_Receive+0x44>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10e      	bne.n	80058e6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2204      	movs	r2, #4
 80058cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80058d0:	88fa      	ldrh	r2, [r7, #6]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	4613      	mov	r3, r2
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	68f8      	ldr	r0, [r7, #12]
 80058de:	f000 f8e9 	bl	8005ab4 <HAL_SPI_TransmitReceive>
 80058e2:	4603      	mov	r3, r0
 80058e4:	e0e2      	b.n	8005aac <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d101      	bne.n	80058f4 <HAL_SPI_Receive+0x52>
 80058f0:	2302      	movs	r3, #2
 80058f2:	e0db      	b.n	8005aac <HAL_SPI_Receive+0x20a>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058fc:	f7fd fd00 	bl	8003300 <HAL_GetTick>
 8005900:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b01      	cmp	r3, #1
 800590c:	d002      	beq.n	8005914 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800590e:	2302      	movs	r3, #2
 8005910:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005912:	e0c2      	b.n	8005a9a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d002      	beq.n	8005920 <HAL_SPI_Receive+0x7e>
 800591a:	88fb      	ldrh	r3, [r7, #6]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d102      	bne.n	8005926 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005924:	e0b9      	b.n	8005a9a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2204      	movs	r2, #4
 800592a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68ba      	ldr	r2, [r7, #8]
 8005938:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	88fa      	ldrh	r2, [r7, #6]
 800593e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	88fa      	ldrh	r2, [r7, #6]
 8005944:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800596c:	d107      	bne.n	800597e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800597c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005988:	2b40      	cmp	r3, #64	; 0x40
 800598a:	d007      	beq.n	800599c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800599a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d162      	bne.n	8005a6a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80059a4:	e02e      	b.n	8005a04 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f003 0301 	and.w	r3, r3, #1
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d115      	bne.n	80059e0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f103 020c 	add.w	r2, r3, #12
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c0:	7812      	ldrb	r2, [r2, #0]
 80059c2:	b2d2      	uxtb	r2, r2
 80059c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059de:	e011      	b.n	8005a04 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059e0:	f7fd fc8e 	bl	8003300 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d803      	bhi.n	80059f8 <HAL_SPI_Receive+0x156>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059f6:	d102      	bne.n	80059fe <HAL_SPI_Receive+0x15c>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d102      	bne.n	8005a04 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a02:	e04a      	b.n	8005a9a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1cb      	bne.n	80059a6 <HAL_SPI_Receive+0x104>
 8005a0e:	e031      	b.n	8005a74 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d113      	bne.n	8005a46 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68da      	ldr	r2, [r3, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	b292      	uxth	r2, r2
 8005a2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a30:	1c9a      	adds	r2, r3, #2
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	b29a      	uxth	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a44:	e011      	b.n	8005a6a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a46:	f7fd fc5b 	bl	8003300 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	683a      	ldr	r2, [r7, #0]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d803      	bhi.n	8005a5e <HAL_SPI_Receive+0x1bc>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a5c:	d102      	bne.n	8005a64 <HAL_SPI_Receive+0x1c2>
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d102      	bne.n	8005a6a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a68:	e017      	b.n	8005a9a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1cd      	bne.n	8005a10 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 fa27 	bl	8005ecc <SPI_EndRxTransaction>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2220      	movs	r2, #32
 8005a88:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d002      	beq.n	8005a98 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	75fb      	strb	r3, [r7, #23]
 8005a96:	e000      	b.n	8005a9a <HAL_SPI_Receive+0x1f8>
  }

error :
 8005a98:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3718      	adds	r7, #24
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b08c      	sub	sp, #48	; 0x30
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d101      	bne.n	8005ada <HAL_SPI_TransmitReceive+0x26>
 8005ad6:	2302      	movs	r3, #2
 8005ad8:	e18a      	b.n	8005df0 <HAL_SPI_TransmitReceive+0x33c>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ae2:	f7fd fc0d 	bl	8003300 <HAL_GetTick>
 8005ae6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005af8:	887b      	ldrh	r3, [r7, #2]
 8005afa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005afc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d00f      	beq.n	8005b24 <HAL_SPI_TransmitReceive+0x70>
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b0a:	d107      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d103      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x68>
 8005b14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d003      	beq.n	8005b24 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b22:	e15b      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x82>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x82>
 8005b30:	887b      	ldrh	r3, [r7, #2]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d103      	bne.n	8005b3e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005b3c:	e14e      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	d003      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2205      	movs	r2, #5
 8005b4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	887a      	ldrh	r2, [r7, #2]
 8005b62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	887a      	ldrh	r2, [r7, #2]
 8005b68:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	68ba      	ldr	r2, [r7, #8]
 8005b6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	887a      	ldrh	r2, [r7, #2]
 8005b74:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	887a      	ldrh	r2, [r7, #2]
 8005b7a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b92:	2b40      	cmp	r3, #64	; 0x40
 8005b94:	d007      	beq.n	8005ba6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ba4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bae:	d178      	bne.n	8005ca2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <HAL_SPI_TransmitReceive+0x10a>
 8005bb8:	8b7b      	ldrh	r3, [r7, #26]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d166      	bne.n	8005c8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bc2:	881a      	ldrh	r2, [r3, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bce:	1c9a      	adds	r2, r3, #2
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005be2:	e053      	b.n	8005c8c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d11b      	bne.n	8005c2a <HAL_SPI_TransmitReceive+0x176>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d016      	beq.n	8005c2a <HAL_SPI_TransmitReceive+0x176>
 8005bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d113      	bne.n	8005c2a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c06:	881a      	ldrh	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c12:	1c9a      	adds	r2, r3, #2
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d119      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x1b8>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d014      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68da      	ldr	r2, [r3, #12]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4c:	b292      	uxth	r2, r2
 8005c4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	1c9a      	adds	r2, r3, #2
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c6c:	f7fd fb48 	bl	8003300 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d807      	bhi.n	8005c8c <HAL_SPI_TransmitReceive+0x1d8>
 8005c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c82:	d003      	beq.n	8005c8c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c8a:	e0a7      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1a6      	bne.n	8005be4 <HAL_SPI_TransmitReceive+0x130>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1a1      	bne.n	8005be4 <HAL_SPI_TransmitReceive+0x130>
 8005ca0:	e07c      	b.n	8005d9c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d002      	beq.n	8005cb0 <HAL_SPI_TransmitReceive+0x1fc>
 8005caa:	8b7b      	ldrh	r3, [r7, #26]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d16b      	bne.n	8005d88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	330c      	adds	r3, #12
 8005cba:	7812      	ldrb	r2, [r2, #0]
 8005cbc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cc2:	1c5a      	adds	r2, r3, #1
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	3b01      	subs	r3, #1
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd6:	e057      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 0302 	and.w	r3, r3, #2
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d11c      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x26c>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d017      	beq.n	8005d20 <HAL_SPI_TransmitReceive+0x26c>
 8005cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d114      	bne.n	8005d20 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	330c      	adds	r3, #12
 8005d00:	7812      	ldrb	r2, [r2, #0]
 8005d02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f003 0301 	and.w	r3, r3, #1
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d119      	bne.n	8005d62 <HAL_SPI_TransmitReceive+0x2ae>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d014      	beq.n	8005d62 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d62:	f7fd facd 	bl	8003300 <HAL_GetTick>
 8005d66:	4602      	mov	r2, r0
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	1ad3      	subs	r3, r2, r3
 8005d6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d803      	bhi.n	8005d7a <HAL_SPI_TransmitReceive+0x2c6>
 8005d72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d78:	d102      	bne.n	8005d80 <HAL_SPI_TransmitReceive+0x2cc>
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d103      	bne.n	8005d88 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d86:	e029      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1a2      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x224>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d19d      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f000 f8e5 	bl	8005f70 <SPI_EndRxTxTransaction>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d006      	beq.n	8005dba <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2220      	movs	r2, #32
 8005db6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005db8:	e010      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10b      	bne.n	8005dda <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	617b      	str	r3, [r7, #20]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	617b      	str	r3, [r7, #20]
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	e000      	b.n	8005ddc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005dda:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005dec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3730      	adds	r7, #48	; 0x30
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e08:	e04c      	b.n	8005ea4 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e10:	d048      	beq.n	8005ea4 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005e12:	f7fd fa75 	bl	8003300 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	683a      	ldr	r2, [r7, #0]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d902      	bls.n	8005e28 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d13d      	bne.n	8005ea4 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e36:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e40:	d111      	bne.n	8005e66 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e4a:	d004      	beq.n	8005e56 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e54:	d107      	bne.n	8005e66 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e64:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e6e:	d10f      	bne.n	8005e90 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e8e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e00f      	b.n	8005ec4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689a      	ldr	r2, [r3, #8]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4013      	ands	r3, r2
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	bf0c      	ite	eq
 8005eb4:	2301      	moveq	r3, #1
 8005eb6:	2300      	movne	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	461a      	mov	r2, r3
 8005ebc:	79fb      	ldrb	r3, [r7, #7]
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d1a3      	bne.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b086      	sub	sp, #24
 8005ed0:	af02      	add	r7, sp, #8
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ee0:	d111      	bne.n	8005f06 <SPI_EndRxTransaction+0x3a>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eea:	d004      	beq.n	8005ef6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef4:	d107      	bne.n	8005f06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f04:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f0e:	d117      	bne.n	8005f40 <SPI_EndRxTransaction+0x74>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f18:	d112      	bne.n	8005f40 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2200      	movs	r2, #0
 8005f22:	2101      	movs	r1, #1
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f7ff ff67 	bl	8005df8 <SPI_WaitFlagStateUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d01a      	beq.n	8005f66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f34:	f043 0220 	orr.w	r2, r3, #32
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e013      	b.n	8005f68 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2200      	movs	r2, #0
 8005f48:	2180      	movs	r1, #128	; 0x80
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f7ff ff54 	bl	8005df8 <SPI_WaitFlagStateUntilTimeout>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5a:	f043 0220 	orr.w	r2, r3, #32
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e000      	b.n	8005f68 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af02      	add	r7, sp, #8
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2200      	movs	r2, #0
 8005f84:	2180      	movs	r1, #128	; 0x80
 8005f86:	68f8      	ldr	r0, [r7, #12]
 8005f88:	f7ff ff36 	bl	8005df8 <SPI_WaitFlagStateUntilTimeout>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d007      	beq.n	8005fa2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f96:	f043 0220 	orr.w	r2, r3, #32
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e000      	b.n	8005fa4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e01d      	b.n	8005ffa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7fd f85a 	bl	800308c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4610      	mov	r0, r2
 8005fec:	f000 fa32 	bl	8006454 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006002:	b480      	push	{r7}
 8006004:	b085      	sub	sp, #20
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2202      	movs	r2, #2
 800600e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 0307 	and.w	r3, r3, #7
 800601c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2b06      	cmp	r3, #6
 8006022:	d007      	beq.n	8006034 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0201 	orr.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	bc80      	pop	{r7}
 8006046:	4770      	bx	lr

08006048 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2b06      	cmp	r3, #6
 8006070:	d007      	beq.n	8006082 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f042 0201 	orr.w	r2, r2, #1
 8006080:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3714      	adds	r7, #20
 8006088:	46bd      	mov	sp, r7
 800608a:	bc80      	pop	{r7}
 800608c:	4770      	bx	lr

0800608e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b082      	sub	sp, #8
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	f003 0302 	and.w	r3, r3, #2
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d122      	bne.n	80060ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d11b      	bne.n	80060ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f06f 0202 	mvn.w	r2, #2
 80060ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	f003 0303 	and.w	r3, r3, #3
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f9a4 	bl	800641e <HAL_TIM_IC_CaptureCallback>
 80060d6:	e005      	b.n	80060e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f997 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f9a6 	bl	8006430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	2b04      	cmp	r3, #4
 80060f6:	d122      	bne.n	800613e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b04      	cmp	r3, #4
 8006104:	d11b      	bne.n	800613e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f06f 0204 	mvn.w	r2, #4
 800610e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 f97a 	bl	800641e <HAL_TIM_IC_CaptureCallback>
 800612a:	e005      	b.n	8006138 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f96d 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f97c 	bl	8006430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	2b08      	cmp	r3, #8
 800614a:	d122      	bne.n	8006192 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	f003 0308 	and.w	r3, r3, #8
 8006156:	2b08      	cmp	r3, #8
 8006158:	d11b      	bne.n	8006192 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f06f 0208 	mvn.w	r2, #8
 8006162:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2204      	movs	r2, #4
 8006168:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	f003 0303 	and.w	r3, r3, #3
 8006174:	2b00      	cmp	r3, #0
 8006176:	d003      	beq.n	8006180 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f950 	bl	800641e <HAL_TIM_IC_CaptureCallback>
 800617e:	e005      	b.n	800618c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f943 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f952 	bl	8006430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	f003 0310 	and.w	r3, r3, #16
 800619c:	2b10      	cmp	r3, #16
 800619e:	d122      	bne.n	80061e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	f003 0310 	and.w	r3, r3, #16
 80061aa:	2b10      	cmp	r3, #16
 80061ac:	d11b      	bne.n	80061e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f06f 0210 	mvn.w	r2, #16
 80061b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2208      	movs	r2, #8
 80061bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69db      	ldr	r3, [r3, #28]
 80061c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 f926 	bl	800641e <HAL_TIM_IC_CaptureCallback>
 80061d2:	e005      	b.n	80061e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f919 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 f928 	bl	8006430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d10e      	bne.n	8006212 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d107      	bne.n	8006212 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f06f 0201 	mvn.w	r2, #1
 800620a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f7fb fef7 	bl	8002000 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	691b      	ldr	r3, [r3, #16]
 8006218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800621c:	2b80      	cmp	r3, #128	; 0x80
 800621e:	d10e      	bne.n	800623e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800622a:	2b80      	cmp	r3, #128	; 0x80
 800622c:	d107      	bne.n	800623e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006236:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 fa50 	bl	80066de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006248:	2b40      	cmp	r3, #64	; 0x40
 800624a:	d10e      	bne.n	800626a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006256:	2b40      	cmp	r3, #64	; 0x40
 8006258:	d107      	bne.n	800626a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f8ec 	bl	8006442 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	f003 0320 	and.w	r3, r3, #32
 8006274:	2b20      	cmp	r3, #32
 8006276:	d10e      	bne.n	8006296 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	f003 0320 	and.w	r3, r3, #32
 8006282:	2b20      	cmp	r3, #32
 8006284:	d107      	bne.n	8006296 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f06f 0220 	mvn.w	r2, #32
 800628e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 fa1b 	bl	80066cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006296:	bf00      	nop
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b084      	sub	sp, #16
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
 80062a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d101      	bne.n	80062b6 <HAL_TIM_ConfigClockSource+0x18>
 80062b2:	2302      	movs	r3, #2
 80062b4:	e0a6      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x166>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062d4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062dc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	2b40      	cmp	r3, #64	; 0x40
 80062ec:	d067      	beq.n	80063be <HAL_TIM_ConfigClockSource+0x120>
 80062ee:	2b40      	cmp	r3, #64	; 0x40
 80062f0:	d80b      	bhi.n	800630a <HAL_TIM_ConfigClockSource+0x6c>
 80062f2:	2b10      	cmp	r3, #16
 80062f4:	d073      	beq.n	80063de <HAL_TIM_ConfigClockSource+0x140>
 80062f6:	2b10      	cmp	r3, #16
 80062f8:	d802      	bhi.n	8006300 <HAL_TIM_ConfigClockSource+0x62>
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d06f      	beq.n	80063de <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80062fe:	e078      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006300:	2b20      	cmp	r3, #32
 8006302:	d06c      	beq.n	80063de <HAL_TIM_ConfigClockSource+0x140>
 8006304:	2b30      	cmp	r3, #48	; 0x30
 8006306:	d06a      	beq.n	80063de <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006308:	e073      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800630a:	2b70      	cmp	r3, #112	; 0x70
 800630c:	d00d      	beq.n	800632a <HAL_TIM_ConfigClockSource+0x8c>
 800630e:	2b70      	cmp	r3, #112	; 0x70
 8006310:	d804      	bhi.n	800631c <HAL_TIM_ConfigClockSource+0x7e>
 8006312:	2b50      	cmp	r3, #80	; 0x50
 8006314:	d033      	beq.n	800637e <HAL_TIM_ConfigClockSource+0xe0>
 8006316:	2b60      	cmp	r3, #96	; 0x60
 8006318:	d041      	beq.n	800639e <HAL_TIM_ConfigClockSource+0x100>
      break;
 800631a:	e06a      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800631c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006320:	d066      	beq.n	80063f0 <HAL_TIM_ConfigClockSource+0x152>
 8006322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006326:	d017      	beq.n	8006358 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006328:	e063      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6818      	ldr	r0, [r3, #0]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	6899      	ldr	r1, [r3, #8]
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685a      	ldr	r2, [r3, #4]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f000 f964 	bl	8006606 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800634c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	609a      	str	r2, [r3, #8]
      break;
 8006356:	e04c      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	6899      	ldr	r1, [r3, #8]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	f000 f94d 	bl	8006606 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800637a:	609a      	str	r2, [r3, #8]
      break;
 800637c:	e039      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6818      	ldr	r0, [r3, #0]
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	6859      	ldr	r1, [r3, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	461a      	mov	r2, r3
 800638c:	f000 f8c4 	bl	8006518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2150      	movs	r1, #80	; 0x50
 8006396:	4618      	mov	r0, r3
 8006398:	f000 f91b 	bl	80065d2 <TIM_ITRx_SetConfig>
      break;
 800639c:	e029      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6818      	ldr	r0, [r3, #0]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	6859      	ldr	r1, [r3, #4]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	461a      	mov	r2, r3
 80063ac:	f000 f8e2 	bl	8006574 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2160      	movs	r1, #96	; 0x60
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 f90b 	bl	80065d2 <TIM_ITRx_SetConfig>
      break;
 80063bc:	e019      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6818      	ldr	r0, [r3, #0]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	6859      	ldr	r1, [r3, #4]
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	461a      	mov	r2, r3
 80063cc:	f000 f8a4 	bl	8006518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2140      	movs	r1, #64	; 0x40
 80063d6:	4618      	mov	r0, r3
 80063d8:	f000 f8fb 	bl	80065d2 <TIM_ITRx_SetConfig>
      break;
 80063dc:	e009      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4619      	mov	r1, r3
 80063e8:	4610      	mov	r0, r2
 80063ea:	f000 f8f2 	bl	80065d2 <TIM_ITRx_SetConfig>
      break;
 80063ee:	e000      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80063f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr

0800641e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800641e:	b480      	push	{r7}
 8006420:	b083      	sub	sp, #12
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006426:	bf00      	nop
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	bc80      	pop	{r7}
 8006440:	4770      	bx	lr

08006442 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800644a:	bf00      	nop
 800644c:	370c      	adds	r7, #12
 800644e:	46bd      	mov	sp, r7
 8006450:	bc80      	pop	{r7}
 8006452:	4770      	bx	lr

08006454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	4a29      	ldr	r2, [pc, #164]	; (800650c <TIM_Base_SetConfig+0xb8>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d00b      	beq.n	8006484 <TIM_Base_SetConfig+0x30>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006472:	d007      	beq.n	8006484 <TIM_Base_SetConfig+0x30>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a26      	ldr	r2, [pc, #152]	; (8006510 <TIM_Base_SetConfig+0xbc>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d003      	beq.n	8006484 <TIM_Base_SetConfig+0x30>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a25      	ldr	r2, [pc, #148]	; (8006514 <TIM_Base_SetConfig+0xc0>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d108      	bne.n	8006496 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800648a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	68fa      	ldr	r2, [r7, #12]
 8006492:	4313      	orrs	r3, r2
 8006494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a1c      	ldr	r2, [pc, #112]	; (800650c <TIM_Base_SetConfig+0xb8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d00b      	beq.n	80064b6 <TIM_Base_SetConfig+0x62>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064a4:	d007      	beq.n	80064b6 <TIM_Base_SetConfig+0x62>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a19      	ldr	r2, [pc, #100]	; (8006510 <TIM_Base_SetConfig+0xbc>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d003      	beq.n	80064b6 <TIM_Base_SetConfig+0x62>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a18      	ldr	r2, [pc, #96]	; (8006514 <TIM_Base_SetConfig+0xc0>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d108      	bne.n	80064c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	689a      	ldr	r2, [r3, #8]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a07      	ldr	r2, [pc, #28]	; (800650c <TIM_Base_SetConfig+0xb8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d103      	bne.n	80064fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	615a      	str	r2, [r3, #20]
}
 8006502:	bf00      	nop
 8006504:	3714      	adds	r7, #20
 8006506:	46bd      	mov	sp, r7
 8006508:	bc80      	pop	{r7}
 800650a:	4770      	bx	lr
 800650c:	40012c00 	.word	0x40012c00
 8006510:	40000400 	.word	0x40000400
 8006514:	40000800 	.word	0x40000800

08006518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6a1b      	ldr	r3, [r3, #32]
 8006528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6a1b      	ldr	r3, [r3, #32]
 800652e:	f023 0201 	bic.w	r2, r3, #1
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	699b      	ldr	r3, [r3, #24]
 800653a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	011b      	lsls	r3, r3, #4
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	f023 030a 	bic.w	r3, r3, #10
 8006554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	4313      	orrs	r3, r2
 800655c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	693a      	ldr	r2, [r7, #16]
 8006562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	697a      	ldr	r2, [r7, #20]
 8006568:	621a      	str	r2, [r3, #32]
}
 800656a:	bf00      	nop
 800656c:	371c      	adds	r7, #28
 800656e:	46bd      	mov	sp, r7
 8006570:	bc80      	pop	{r7}
 8006572:	4770      	bx	lr

08006574 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006574:	b480      	push	{r7}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	f023 0210 	bic.w	r2, r3, #16
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800659e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	031b      	lsls	r3, r3, #12
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80065b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	011b      	lsls	r3, r3, #4
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	621a      	str	r2, [r3, #32]
}
 80065c8:	bf00      	nop
 80065ca:	371c      	adds	r7, #28
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bc80      	pop	{r7}
 80065d0:	4770      	bx	lr

080065d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b085      	sub	sp, #20
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065ea:	683a      	ldr	r2, [r7, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	f043 0307 	orr.w	r3, r3, #7
 80065f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	609a      	str	r2, [r3, #8]
}
 80065fc:	bf00      	nop
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	bc80      	pop	{r7}
 8006604:	4770      	bx	lr

08006606 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006606:	b480      	push	{r7}
 8006608:	b087      	sub	sp, #28
 800660a:	af00      	add	r7, sp, #0
 800660c:	60f8      	str	r0, [r7, #12]
 800660e:	60b9      	str	r1, [r7, #8]
 8006610:	607a      	str	r2, [r7, #4]
 8006612:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006620:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	021a      	lsls	r2, r3, #8
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	431a      	orrs	r2, r3
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	4313      	orrs	r3, r2
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	4313      	orrs	r3, r2
 8006632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	697a      	ldr	r2, [r7, #20]
 8006638:	609a      	str	r2, [r3, #8]
}
 800663a:	bf00      	nop
 800663c:	371c      	adds	r7, #28
 800663e:	46bd      	mov	sp, r7
 8006640:	bc80      	pop	{r7}
 8006642:	4770      	bx	lr

08006644 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006654:	2b01      	cmp	r3, #1
 8006656:	d101      	bne.n	800665c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006658:	2302      	movs	r3, #2
 800665a:	e032      	b.n	80066c2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006682:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	4313      	orrs	r3, r2
 800668c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006694:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	4313      	orrs	r3, r2
 800669e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bc80      	pop	{r7}
 80066ca:	4770      	bx	lr

080066cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr

080066de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80066e6:	bf00      	nop
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bc80      	pop	{r7}
 80066ee:	4770      	bx	lr

080066f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e03f      	b.n	8006782 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d106      	bne.n	800671c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7fc fd1a 	bl	8003150 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2224      	movs	r2, #36	; 0x24
 8006720:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68da      	ldr	r2, [r3, #12]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006732:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 f829 	bl	800678c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691a      	ldr	r2, [r3, #16]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006748:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	695a      	ldr	r2, [r3, #20]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006758:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68da      	ldr	r2, [r3, #12]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006768:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2220      	movs	r2, #32
 800677c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68da      	ldr	r2, [r3, #12]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689a      	ldr	r2, [r3, #8]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	431a      	orrs	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80067c6:	f023 030c 	bic.w	r3, r3, #12
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	6812      	ldr	r2, [r2, #0]
 80067ce:	68f9      	ldr	r1, [r7, #12]
 80067d0:	430b      	orrs	r3, r1
 80067d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	699a      	ldr	r2, [r3, #24]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a52      	ldr	r2, [pc, #328]	; (8006938 <UART_SetConfig+0x1ac>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d14e      	bne.n	8006892 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80067f4:	f7fd fe48 	bl	8004488 <HAL_RCC_GetPCLK2Freq>
 80067f8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	4613      	mov	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	009a      	lsls	r2, r3, #2
 8006804:	441a      	add	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006810:	4a4a      	ldr	r2, [pc, #296]	; (800693c <UART_SetConfig+0x1b0>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	0119      	lsls	r1, r3, #4
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	4613      	mov	r3, r2
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	4413      	add	r3, r2
 8006822:	009a      	lsls	r2, r3, #2
 8006824:	441a      	add	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	009b      	lsls	r3, r3, #2
 800682c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006830:	4b42      	ldr	r3, [pc, #264]	; (800693c <UART_SetConfig+0x1b0>)
 8006832:	fba3 0302 	umull	r0, r3, r3, r2
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	2064      	movs	r0, #100	; 0x64
 800683a:	fb00 f303 	mul.w	r3, r0, r3
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	3332      	adds	r3, #50	; 0x32
 8006844:	4a3d      	ldr	r2, [pc, #244]	; (800693c <UART_SetConfig+0x1b0>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006850:	4419      	add	r1, r3
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	4613      	mov	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	009a      	lsls	r2, r3, #2
 800685c:	441a      	add	r2, r3
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	fbb2 f2f3 	udiv	r2, r2, r3
 8006868:	4b34      	ldr	r3, [pc, #208]	; (800693c <UART_SetConfig+0x1b0>)
 800686a:	fba3 0302 	umull	r0, r3, r3, r2
 800686e:	095b      	lsrs	r3, r3, #5
 8006870:	2064      	movs	r0, #100	; 0x64
 8006872:	fb00 f303 	mul.w	r3, r0, r3
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	011b      	lsls	r3, r3, #4
 800687a:	3332      	adds	r3, #50	; 0x32
 800687c:	4a2f      	ldr	r2, [pc, #188]	; (800693c <UART_SetConfig+0x1b0>)
 800687e:	fba2 2303 	umull	r2, r3, r2, r3
 8006882:	095b      	lsrs	r3, r3, #5
 8006884:	f003 020f 	and.w	r2, r3, #15
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	440a      	add	r2, r1
 800688e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006890:	e04d      	b.n	800692e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8006892:	f7fd fde5 	bl	8004460 <HAL_RCC_GetPCLK1Freq>
 8006896:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	4613      	mov	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	4413      	add	r3, r2
 80068a0:	009a      	lsls	r2, r3, #2
 80068a2:	441a      	add	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ae:	4a23      	ldr	r2, [pc, #140]	; (800693c <UART_SetConfig+0x1b0>)
 80068b0:	fba2 2303 	umull	r2, r3, r2, r3
 80068b4:	095b      	lsrs	r3, r3, #5
 80068b6:	0119      	lsls	r1, r3, #4
 80068b8:	68ba      	ldr	r2, [r7, #8]
 80068ba:	4613      	mov	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	009a      	lsls	r2, r3, #2
 80068c2:	441a      	add	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80068ce:	4b1b      	ldr	r3, [pc, #108]	; (800693c <UART_SetConfig+0x1b0>)
 80068d0:	fba3 0302 	umull	r0, r3, r3, r2
 80068d4:	095b      	lsrs	r3, r3, #5
 80068d6:	2064      	movs	r0, #100	; 0x64
 80068d8:	fb00 f303 	mul.w	r3, r0, r3
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	011b      	lsls	r3, r3, #4
 80068e0:	3332      	adds	r3, #50	; 0x32
 80068e2:	4a16      	ldr	r2, [pc, #88]	; (800693c <UART_SetConfig+0x1b0>)
 80068e4:	fba2 2303 	umull	r2, r3, r2, r3
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068ee:	4419      	add	r1, r3
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	4613      	mov	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	009a      	lsls	r2, r3, #2
 80068fa:	441a      	add	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	009b      	lsls	r3, r3, #2
 8006902:	fbb2 f2f3 	udiv	r2, r2, r3
 8006906:	4b0d      	ldr	r3, [pc, #52]	; (800693c <UART_SetConfig+0x1b0>)
 8006908:	fba3 0302 	umull	r0, r3, r3, r2
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	2064      	movs	r0, #100	; 0x64
 8006910:	fb00 f303 	mul.w	r3, r0, r3
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	011b      	lsls	r3, r3, #4
 8006918:	3332      	adds	r3, #50	; 0x32
 800691a:	4a08      	ldr	r2, [pc, #32]	; (800693c <UART_SetConfig+0x1b0>)
 800691c:	fba2 2303 	umull	r2, r3, r2, r3
 8006920:	095b      	lsrs	r3, r3, #5
 8006922:	f003 020f 	and.w	r2, r3, #15
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	440a      	add	r2, r1
 800692c:	609a      	str	r2, [r3, #8]
}
 800692e:	bf00      	nop
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40013800 	.word	0x40013800
 800693c:	51eb851f 	.word	0x51eb851f

08006940 <__errno>:
 8006940:	4b01      	ldr	r3, [pc, #4]	; (8006948 <__errno+0x8>)
 8006942:	6818      	ldr	r0, [r3, #0]
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	2000009c 	.word	0x2000009c

0800694c <__libc_init_array>:
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	2500      	movs	r5, #0
 8006950:	4e0c      	ldr	r6, [pc, #48]	; (8006984 <__libc_init_array+0x38>)
 8006952:	4c0d      	ldr	r4, [pc, #52]	; (8006988 <__libc_init_array+0x3c>)
 8006954:	1ba4      	subs	r4, r4, r6
 8006956:	10a4      	asrs	r4, r4, #2
 8006958:	42a5      	cmp	r5, r4
 800695a:	d109      	bne.n	8006970 <__libc_init_array+0x24>
 800695c:	f000 fc34 	bl	80071c8 <_init>
 8006960:	2500      	movs	r5, #0
 8006962:	4e0a      	ldr	r6, [pc, #40]	; (800698c <__libc_init_array+0x40>)
 8006964:	4c0a      	ldr	r4, [pc, #40]	; (8006990 <__libc_init_array+0x44>)
 8006966:	1ba4      	subs	r4, r4, r6
 8006968:	10a4      	asrs	r4, r4, #2
 800696a:	42a5      	cmp	r5, r4
 800696c:	d105      	bne.n	800697a <__libc_init_array+0x2e>
 800696e:	bd70      	pop	{r4, r5, r6, pc}
 8006970:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006974:	4798      	blx	r3
 8006976:	3501      	adds	r5, #1
 8006978:	e7ee      	b.n	8006958 <__libc_init_array+0xc>
 800697a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800697e:	4798      	blx	r3
 8006980:	3501      	adds	r5, #1
 8006982:	e7f2      	b.n	800696a <__libc_init_array+0x1e>
 8006984:	08007484 	.word	0x08007484
 8006988:	08007484 	.word	0x08007484
 800698c:	08007484 	.word	0x08007484
 8006990:	08007488 	.word	0x08007488

08006994 <memset>:
 8006994:	4603      	mov	r3, r0
 8006996:	4402      	add	r2, r0
 8006998:	4293      	cmp	r3, r2
 800699a:	d100      	bne.n	800699e <memset+0xa>
 800699c:	4770      	bx	lr
 800699e:	f803 1b01 	strb.w	r1, [r3], #1
 80069a2:	e7f9      	b.n	8006998 <memset+0x4>

080069a4 <siprintf>:
 80069a4:	b40e      	push	{r1, r2, r3}
 80069a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069aa:	b500      	push	{lr}
 80069ac:	b09c      	sub	sp, #112	; 0x70
 80069ae:	ab1d      	add	r3, sp, #116	; 0x74
 80069b0:	9002      	str	r0, [sp, #8]
 80069b2:	9006      	str	r0, [sp, #24]
 80069b4:	9107      	str	r1, [sp, #28]
 80069b6:	9104      	str	r1, [sp, #16]
 80069b8:	4808      	ldr	r0, [pc, #32]	; (80069dc <siprintf+0x38>)
 80069ba:	4909      	ldr	r1, [pc, #36]	; (80069e0 <siprintf+0x3c>)
 80069bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80069c0:	9105      	str	r1, [sp, #20]
 80069c2:	6800      	ldr	r0, [r0, #0]
 80069c4:	a902      	add	r1, sp, #8
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	f000 f866 	bl	8006a98 <_svfiprintf_r>
 80069cc:	2200      	movs	r2, #0
 80069ce:	9b02      	ldr	r3, [sp, #8]
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	b01c      	add	sp, #112	; 0x70
 80069d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069d8:	b003      	add	sp, #12
 80069da:	4770      	bx	lr
 80069dc:	2000009c 	.word	0x2000009c
 80069e0:	ffff0208 	.word	0xffff0208

080069e4 <__ssputs_r>:
 80069e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069e8:	688e      	ldr	r6, [r1, #8]
 80069ea:	4682      	mov	sl, r0
 80069ec:	429e      	cmp	r6, r3
 80069ee:	460c      	mov	r4, r1
 80069f0:	4690      	mov	r8, r2
 80069f2:	4699      	mov	r9, r3
 80069f4:	d837      	bhi.n	8006a66 <__ssputs_r+0x82>
 80069f6:	898a      	ldrh	r2, [r1, #12]
 80069f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80069fc:	d031      	beq.n	8006a62 <__ssputs_r+0x7e>
 80069fe:	2302      	movs	r3, #2
 8006a00:	6825      	ldr	r5, [r4, #0]
 8006a02:	6909      	ldr	r1, [r1, #16]
 8006a04:	1a6f      	subs	r7, r5, r1
 8006a06:	6965      	ldr	r5, [r4, #20]
 8006a08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a0c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006a10:	f109 0301 	add.w	r3, r9, #1
 8006a14:	443b      	add	r3, r7
 8006a16:	429d      	cmp	r5, r3
 8006a18:	bf38      	it	cc
 8006a1a:	461d      	movcc	r5, r3
 8006a1c:	0553      	lsls	r3, r2, #21
 8006a1e:	d530      	bpl.n	8006a82 <__ssputs_r+0x9e>
 8006a20:	4629      	mov	r1, r5
 8006a22:	f000 fb37 	bl	8007094 <_malloc_r>
 8006a26:	4606      	mov	r6, r0
 8006a28:	b950      	cbnz	r0, 8006a40 <__ssputs_r+0x5c>
 8006a2a:	230c      	movs	r3, #12
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a30:	f8ca 3000 	str.w	r3, [sl]
 8006a34:	89a3      	ldrh	r3, [r4, #12]
 8006a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a3a:	81a3      	strh	r3, [r4, #12]
 8006a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a40:	463a      	mov	r2, r7
 8006a42:	6921      	ldr	r1, [r4, #16]
 8006a44:	f000 fab6 	bl	8006fb4 <memcpy>
 8006a48:	89a3      	ldrh	r3, [r4, #12]
 8006a4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	6126      	str	r6, [r4, #16]
 8006a56:	443e      	add	r6, r7
 8006a58:	6026      	str	r6, [r4, #0]
 8006a5a:	464e      	mov	r6, r9
 8006a5c:	6165      	str	r5, [r4, #20]
 8006a5e:	1bed      	subs	r5, r5, r7
 8006a60:	60a5      	str	r5, [r4, #8]
 8006a62:	454e      	cmp	r6, r9
 8006a64:	d900      	bls.n	8006a68 <__ssputs_r+0x84>
 8006a66:	464e      	mov	r6, r9
 8006a68:	4632      	mov	r2, r6
 8006a6a:	4641      	mov	r1, r8
 8006a6c:	6820      	ldr	r0, [r4, #0]
 8006a6e:	f000 faac 	bl	8006fca <memmove>
 8006a72:	68a3      	ldr	r3, [r4, #8]
 8006a74:	2000      	movs	r0, #0
 8006a76:	1b9b      	subs	r3, r3, r6
 8006a78:	60a3      	str	r3, [r4, #8]
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	441e      	add	r6, r3
 8006a7e:	6026      	str	r6, [r4, #0]
 8006a80:	e7dc      	b.n	8006a3c <__ssputs_r+0x58>
 8006a82:	462a      	mov	r2, r5
 8006a84:	f000 fb60 	bl	8007148 <_realloc_r>
 8006a88:	4606      	mov	r6, r0
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	d1e2      	bne.n	8006a54 <__ssputs_r+0x70>
 8006a8e:	6921      	ldr	r1, [r4, #16]
 8006a90:	4650      	mov	r0, sl
 8006a92:	f000 fab3 	bl	8006ffc <_free_r>
 8006a96:	e7c8      	b.n	8006a2a <__ssputs_r+0x46>

08006a98 <_svfiprintf_r>:
 8006a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a9c:	461d      	mov	r5, r3
 8006a9e:	898b      	ldrh	r3, [r1, #12]
 8006aa0:	b09d      	sub	sp, #116	; 0x74
 8006aa2:	061f      	lsls	r7, r3, #24
 8006aa4:	4680      	mov	r8, r0
 8006aa6:	460c      	mov	r4, r1
 8006aa8:	4616      	mov	r6, r2
 8006aaa:	d50f      	bpl.n	8006acc <_svfiprintf_r+0x34>
 8006aac:	690b      	ldr	r3, [r1, #16]
 8006aae:	b96b      	cbnz	r3, 8006acc <_svfiprintf_r+0x34>
 8006ab0:	2140      	movs	r1, #64	; 0x40
 8006ab2:	f000 faef 	bl	8007094 <_malloc_r>
 8006ab6:	6020      	str	r0, [r4, #0]
 8006ab8:	6120      	str	r0, [r4, #16]
 8006aba:	b928      	cbnz	r0, 8006ac8 <_svfiprintf_r+0x30>
 8006abc:	230c      	movs	r3, #12
 8006abe:	f8c8 3000 	str.w	r3, [r8]
 8006ac2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ac6:	e0c8      	b.n	8006c5a <_svfiprintf_r+0x1c2>
 8006ac8:	2340      	movs	r3, #64	; 0x40
 8006aca:	6163      	str	r3, [r4, #20]
 8006acc:	2300      	movs	r3, #0
 8006ace:	9309      	str	r3, [sp, #36]	; 0x24
 8006ad0:	2320      	movs	r3, #32
 8006ad2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ad6:	2330      	movs	r3, #48	; 0x30
 8006ad8:	f04f 0b01 	mov.w	fp, #1
 8006adc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ae0:	9503      	str	r5, [sp, #12]
 8006ae2:	4637      	mov	r7, r6
 8006ae4:	463d      	mov	r5, r7
 8006ae6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006aea:	b10b      	cbz	r3, 8006af0 <_svfiprintf_r+0x58>
 8006aec:	2b25      	cmp	r3, #37	; 0x25
 8006aee:	d13e      	bne.n	8006b6e <_svfiprintf_r+0xd6>
 8006af0:	ebb7 0a06 	subs.w	sl, r7, r6
 8006af4:	d00b      	beq.n	8006b0e <_svfiprintf_r+0x76>
 8006af6:	4653      	mov	r3, sl
 8006af8:	4632      	mov	r2, r6
 8006afa:	4621      	mov	r1, r4
 8006afc:	4640      	mov	r0, r8
 8006afe:	f7ff ff71 	bl	80069e4 <__ssputs_r>
 8006b02:	3001      	adds	r0, #1
 8006b04:	f000 80a4 	beq.w	8006c50 <_svfiprintf_r+0x1b8>
 8006b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0a:	4453      	add	r3, sl
 8006b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0e:	783b      	ldrb	r3, [r7, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 809d 	beq.w	8006c50 <_svfiprintf_r+0x1b8>
 8006b16:	2300      	movs	r3, #0
 8006b18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b20:	9304      	str	r3, [sp, #16]
 8006b22:	9307      	str	r3, [sp, #28]
 8006b24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b28:	931a      	str	r3, [sp, #104]	; 0x68
 8006b2a:	462f      	mov	r7, r5
 8006b2c:	2205      	movs	r2, #5
 8006b2e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006b32:	4850      	ldr	r0, [pc, #320]	; (8006c74 <_svfiprintf_r+0x1dc>)
 8006b34:	f000 fa30 	bl	8006f98 <memchr>
 8006b38:	9b04      	ldr	r3, [sp, #16]
 8006b3a:	b9d0      	cbnz	r0, 8006b72 <_svfiprintf_r+0xda>
 8006b3c:	06d9      	lsls	r1, r3, #27
 8006b3e:	bf44      	itt	mi
 8006b40:	2220      	movmi	r2, #32
 8006b42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b46:	071a      	lsls	r2, r3, #28
 8006b48:	bf44      	itt	mi
 8006b4a:	222b      	movmi	r2, #43	; 0x2b
 8006b4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b50:	782a      	ldrb	r2, [r5, #0]
 8006b52:	2a2a      	cmp	r2, #42	; 0x2a
 8006b54:	d015      	beq.n	8006b82 <_svfiprintf_r+0xea>
 8006b56:	462f      	mov	r7, r5
 8006b58:	2000      	movs	r0, #0
 8006b5a:	250a      	movs	r5, #10
 8006b5c:	9a07      	ldr	r2, [sp, #28]
 8006b5e:	4639      	mov	r1, r7
 8006b60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b64:	3b30      	subs	r3, #48	; 0x30
 8006b66:	2b09      	cmp	r3, #9
 8006b68:	d94d      	bls.n	8006c06 <_svfiprintf_r+0x16e>
 8006b6a:	b1b8      	cbz	r0, 8006b9c <_svfiprintf_r+0x104>
 8006b6c:	e00f      	b.n	8006b8e <_svfiprintf_r+0xf6>
 8006b6e:	462f      	mov	r7, r5
 8006b70:	e7b8      	b.n	8006ae4 <_svfiprintf_r+0x4c>
 8006b72:	4a40      	ldr	r2, [pc, #256]	; (8006c74 <_svfiprintf_r+0x1dc>)
 8006b74:	463d      	mov	r5, r7
 8006b76:	1a80      	subs	r0, r0, r2
 8006b78:	fa0b f000 	lsl.w	r0, fp, r0
 8006b7c:	4318      	orrs	r0, r3
 8006b7e:	9004      	str	r0, [sp, #16]
 8006b80:	e7d3      	b.n	8006b2a <_svfiprintf_r+0x92>
 8006b82:	9a03      	ldr	r2, [sp, #12]
 8006b84:	1d11      	adds	r1, r2, #4
 8006b86:	6812      	ldr	r2, [r2, #0]
 8006b88:	9103      	str	r1, [sp, #12]
 8006b8a:	2a00      	cmp	r2, #0
 8006b8c:	db01      	blt.n	8006b92 <_svfiprintf_r+0xfa>
 8006b8e:	9207      	str	r2, [sp, #28]
 8006b90:	e004      	b.n	8006b9c <_svfiprintf_r+0x104>
 8006b92:	4252      	negs	r2, r2
 8006b94:	f043 0302 	orr.w	r3, r3, #2
 8006b98:	9207      	str	r2, [sp, #28]
 8006b9a:	9304      	str	r3, [sp, #16]
 8006b9c:	783b      	ldrb	r3, [r7, #0]
 8006b9e:	2b2e      	cmp	r3, #46	; 0x2e
 8006ba0:	d10c      	bne.n	8006bbc <_svfiprintf_r+0x124>
 8006ba2:	787b      	ldrb	r3, [r7, #1]
 8006ba4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ba6:	d133      	bne.n	8006c10 <_svfiprintf_r+0x178>
 8006ba8:	9b03      	ldr	r3, [sp, #12]
 8006baa:	3702      	adds	r7, #2
 8006bac:	1d1a      	adds	r2, r3, #4
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	9203      	str	r2, [sp, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	bfb8      	it	lt
 8006bb6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006bba:	9305      	str	r3, [sp, #20]
 8006bbc:	4d2e      	ldr	r5, [pc, #184]	; (8006c78 <_svfiprintf_r+0x1e0>)
 8006bbe:	2203      	movs	r2, #3
 8006bc0:	7839      	ldrb	r1, [r7, #0]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	f000 f9e8 	bl	8006f98 <memchr>
 8006bc8:	b138      	cbz	r0, 8006bda <_svfiprintf_r+0x142>
 8006bca:	2340      	movs	r3, #64	; 0x40
 8006bcc:	1b40      	subs	r0, r0, r5
 8006bce:	fa03 f000 	lsl.w	r0, r3, r0
 8006bd2:	9b04      	ldr	r3, [sp, #16]
 8006bd4:	3701      	adds	r7, #1
 8006bd6:	4303      	orrs	r3, r0
 8006bd8:	9304      	str	r3, [sp, #16]
 8006bda:	7839      	ldrb	r1, [r7, #0]
 8006bdc:	2206      	movs	r2, #6
 8006bde:	4827      	ldr	r0, [pc, #156]	; (8006c7c <_svfiprintf_r+0x1e4>)
 8006be0:	1c7e      	adds	r6, r7, #1
 8006be2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006be6:	f000 f9d7 	bl	8006f98 <memchr>
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d038      	beq.n	8006c60 <_svfiprintf_r+0x1c8>
 8006bee:	4b24      	ldr	r3, [pc, #144]	; (8006c80 <_svfiprintf_r+0x1e8>)
 8006bf0:	bb13      	cbnz	r3, 8006c38 <_svfiprintf_r+0x1a0>
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	3307      	adds	r3, #7
 8006bf6:	f023 0307 	bic.w	r3, r3, #7
 8006bfa:	3308      	adds	r3, #8
 8006bfc:	9303      	str	r3, [sp, #12]
 8006bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c00:	444b      	add	r3, r9
 8006c02:	9309      	str	r3, [sp, #36]	; 0x24
 8006c04:	e76d      	b.n	8006ae2 <_svfiprintf_r+0x4a>
 8006c06:	fb05 3202 	mla	r2, r5, r2, r3
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	460f      	mov	r7, r1
 8006c0e:	e7a6      	b.n	8006b5e <_svfiprintf_r+0xc6>
 8006c10:	2300      	movs	r3, #0
 8006c12:	250a      	movs	r5, #10
 8006c14:	4619      	mov	r1, r3
 8006c16:	3701      	adds	r7, #1
 8006c18:	9305      	str	r3, [sp, #20]
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c20:	3a30      	subs	r2, #48	; 0x30
 8006c22:	2a09      	cmp	r2, #9
 8006c24:	d903      	bls.n	8006c2e <_svfiprintf_r+0x196>
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0c8      	beq.n	8006bbc <_svfiprintf_r+0x124>
 8006c2a:	9105      	str	r1, [sp, #20]
 8006c2c:	e7c6      	b.n	8006bbc <_svfiprintf_r+0x124>
 8006c2e:	fb05 2101 	mla	r1, r5, r1, r2
 8006c32:	2301      	movs	r3, #1
 8006c34:	4607      	mov	r7, r0
 8006c36:	e7f0      	b.n	8006c1a <_svfiprintf_r+0x182>
 8006c38:	ab03      	add	r3, sp, #12
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	4b11      	ldr	r3, [pc, #68]	; (8006c84 <_svfiprintf_r+0x1ec>)
 8006c40:	a904      	add	r1, sp, #16
 8006c42:	4640      	mov	r0, r8
 8006c44:	f3af 8000 	nop.w
 8006c48:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006c4c:	4681      	mov	r9, r0
 8006c4e:	d1d6      	bne.n	8006bfe <_svfiprintf_r+0x166>
 8006c50:	89a3      	ldrh	r3, [r4, #12]
 8006c52:	065b      	lsls	r3, r3, #25
 8006c54:	f53f af35 	bmi.w	8006ac2 <_svfiprintf_r+0x2a>
 8006c58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c5a:	b01d      	add	sp, #116	; 0x74
 8006c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c60:	ab03      	add	r3, sp, #12
 8006c62:	9300      	str	r3, [sp, #0]
 8006c64:	4622      	mov	r2, r4
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <_svfiprintf_r+0x1ec>)
 8006c68:	a904      	add	r1, sp, #16
 8006c6a:	4640      	mov	r0, r8
 8006c6c:	f000 f882 	bl	8006d74 <_printf_i>
 8006c70:	e7ea      	b.n	8006c48 <_svfiprintf_r+0x1b0>
 8006c72:	bf00      	nop
 8006c74:	08007450 	.word	0x08007450
 8006c78:	08007456 	.word	0x08007456
 8006c7c:	0800745a 	.word	0x0800745a
 8006c80:	00000000 	.word	0x00000000
 8006c84:	080069e5 	.word	0x080069e5

08006c88 <_printf_common>:
 8006c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c8c:	4691      	mov	r9, r2
 8006c8e:	461f      	mov	r7, r3
 8006c90:	688a      	ldr	r2, [r1, #8]
 8006c92:	690b      	ldr	r3, [r1, #16]
 8006c94:	4606      	mov	r6, r0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfb8      	it	lt
 8006c9a:	4613      	movlt	r3, r2
 8006c9c:	f8c9 3000 	str.w	r3, [r9]
 8006ca0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006caa:	b112      	cbz	r2, 8006cb2 <_printf_common+0x2a>
 8006cac:	3301      	adds	r3, #1
 8006cae:	f8c9 3000 	str.w	r3, [r9]
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	0699      	lsls	r1, r3, #26
 8006cb6:	bf42      	ittt	mi
 8006cb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006cbc:	3302      	addmi	r3, #2
 8006cbe:	f8c9 3000 	strmi.w	r3, [r9]
 8006cc2:	6825      	ldr	r5, [r4, #0]
 8006cc4:	f015 0506 	ands.w	r5, r5, #6
 8006cc8:	d107      	bne.n	8006cda <_printf_common+0x52>
 8006cca:	f104 0a19 	add.w	sl, r4, #25
 8006cce:	68e3      	ldr	r3, [r4, #12]
 8006cd0:	f8d9 2000 	ldr.w	r2, [r9]
 8006cd4:	1a9b      	subs	r3, r3, r2
 8006cd6:	42ab      	cmp	r3, r5
 8006cd8:	dc29      	bgt.n	8006d2e <_printf_common+0xa6>
 8006cda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cde:	6822      	ldr	r2, [r4, #0]
 8006ce0:	3300      	adds	r3, #0
 8006ce2:	bf18      	it	ne
 8006ce4:	2301      	movne	r3, #1
 8006ce6:	0692      	lsls	r2, r2, #26
 8006ce8:	d42e      	bmi.n	8006d48 <_printf_common+0xc0>
 8006cea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cee:	4639      	mov	r1, r7
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	47c0      	blx	r8
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d021      	beq.n	8006d3c <_printf_common+0xb4>
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	68e5      	ldr	r5, [r4, #12]
 8006cfc:	f003 0306 	and.w	r3, r3, #6
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	bf18      	it	ne
 8006d04:	2500      	movne	r5, #0
 8006d06:	f8d9 2000 	ldr.w	r2, [r9]
 8006d0a:	f04f 0900 	mov.w	r9, #0
 8006d0e:	bf08      	it	eq
 8006d10:	1aad      	subeq	r5, r5, r2
 8006d12:	68a3      	ldr	r3, [r4, #8]
 8006d14:	6922      	ldr	r2, [r4, #16]
 8006d16:	bf08      	it	eq
 8006d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	bfc4      	itt	gt
 8006d20:	1a9b      	subgt	r3, r3, r2
 8006d22:	18ed      	addgt	r5, r5, r3
 8006d24:	341a      	adds	r4, #26
 8006d26:	454d      	cmp	r5, r9
 8006d28:	d11a      	bne.n	8006d60 <_printf_common+0xd8>
 8006d2a:	2000      	movs	r0, #0
 8006d2c:	e008      	b.n	8006d40 <_printf_common+0xb8>
 8006d2e:	2301      	movs	r3, #1
 8006d30:	4652      	mov	r2, sl
 8006d32:	4639      	mov	r1, r7
 8006d34:	4630      	mov	r0, r6
 8006d36:	47c0      	blx	r8
 8006d38:	3001      	adds	r0, #1
 8006d3a:	d103      	bne.n	8006d44 <_printf_common+0xbc>
 8006d3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d44:	3501      	adds	r5, #1
 8006d46:	e7c2      	b.n	8006cce <_printf_common+0x46>
 8006d48:	2030      	movs	r0, #48	; 0x30
 8006d4a:	18e1      	adds	r1, r4, r3
 8006d4c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d56:	4422      	add	r2, r4
 8006d58:	3302      	adds	r3, #2
 8006d5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d5e:	e7c4      	b.n	8006cea <_printf_common+0x62>
 8006d60:	2301      	movs	r3, #1
 8006d62:	4622      	mov	r2, r4
 8006d64:	4639      	mov	r1, r7
 8006d66:	4630      	mov	r0, r6
 8006d68:	47c0      	blx	r8
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	d0e6      	beq.n	8006d3c <_printf_common+0xb4>
 8006d6e:	f109 0901 	add.w	r9, r9, #1
 8006d72:	e7d8      	b.n	8006d26 <_printf_common+0x9e>

08006d74 <_printf_i>:
 8006d74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d78:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	7e09      	ldrb	r1, [r1, #24]
 8006d80:	b085      	sub	sp, #20
 8006d82:	296e      	cmp	r1, #110	; 0x6e
 8006d84:	4617      	mov	r7, r2
 8006d86:	4606      	mov	r6, r0
 8006d88:	4698      	mov	r8, r3
 8006d8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d8c:	f000 80b3 	beq.w	8006ef6 <_printf_i+0x182>
 8006d90:	d822      	bhi.n	8006dd8 <_printf_i+0x64>
 8006d92:	2963      	cmp	r1, #99	; 0x63
 8006d94:	d036      	beq.n	8006e04 <_printf_i+0x90>
 8006d96:	d80a      	bhi.n	8006dae <_printf_i+0x3a>
 8006d98:	2900      	cmp	r1, #0
 8006d9a:	f000 80b9 	beq.w	8006f10 <_printf_i+0x19c>
 8006d9e:	2958      	cmp	r1, #88	; 0x58
 8006da0:	f000 8083 	beq.w	8006eaa <_printf_i+0x136>
 8006da4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006da8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006dac:	e032      	b.n	8006e14 <_printf_i+0xa0>
 8006dae:	2964      	cmp	r1, #100	; 0x64
 8006db0:	d001      	beq.n	8006db6 <_printf_i+0x42>
 8006db2:	2969      	cmp	r1, #105	; 0x69
 8006db4:	d1f6      	bne.n	8006da4 <_printf_i+0x30>
 8006db6:	6820      	ldr	r0, [r4, #0]
 8006db8:	6813      	ldr	r3, [r2, #0]
 8006dba:	0605      	lsls	r5, r0, #24
 8006dbc:	f103 0104 	add.w	r1, r3, #4
 8006dc0:	d52a      	bpl.n	8006e18 <_printf_i+0xa4>
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6011      	str	r1, [r2, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	da03      	bge.n	8006dd2 <_printf_i+0x5e>
 8006dca:	222d      	movs	r2, #45	; 0x2d
 8006dcc:	425b      	negs	r3, r3
 8006dce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006dd2:	486f      	ldr	r0, [pc, #444]	; (8006f90 <_printf_i+0x21c>)
 8006dd4:	220a      	movs	r2, #10
 8006dd6:	e039      	b.n	8006e4c <_printf_i+0xd8>
 8006dd8:	2973      	cmp	r1, #115	; 0x73
 8006dda:	f000 809d 	beq.w	8006f18 <_printf_i+0x1a4>
 8006dde:	d808      	bhi.n	8006df2 <_printf_i+0x7e>
 8006de0:	296f      	cmp	r1, #111	; 0x6f
 8006de2:	d020      	beq.n	8006e26 <_printf_i+0xb2>
 8006de4:	2970      	cmp	r1, #112	; 0x70
 8006de6:	d1dd      	bne.n	8006da4 <_printf_i+0x30>
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	f043 0320 	orr.w	r3, r3, #32
 8006dee:	6023      	str	r3, [r4, #0]
 8006df0:	e003      	b.n	8006dfa <_printf_i+0x86>
 8006df2:	2975      	cmp	r1, #117	; 0x75
 8006df4:	d017      	beq.n	8006e26 <_printf_i+0xb2>
 8006df6:	2978      	cmp	r1, #120	; 0x78
 8006df8:	d1d4      	bne.n	8006da4 <_printf_i+0x30>
 8006dfa:	2378      	movs	r3, #120	; 0x78
 8006dfc:	4865      	ldr	r0, [pc, #404]	; (8006f94 <_printf_i+0x220>)
 8006dfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e02:	e055      	b.n	8006eb0 <_printf_i+0x13c>
 8006e04:	6813      	ldr	r3, [r2, #0]
 8006e06:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e0a:	1d19      	adds	r1, r3, #4
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	6011      	str	r1, [r2, #0]
 8006e10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e14:	2301      	movs	r3, #1
 8006e16:	e08c      	b.n	8006f32 <_printf_i+0x1be>
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e1e:	6011      	str	r1, [r2, #0]
 8006e20:	bf18      	it	ne
 8006e22:	b21b      	sxthne	r3, r3
 8006e24:	e7cf      	b.n	8006dc6 <_printf_i+0x52>
 8006e26:	6813      	ldr	r3, [r2, #0]
 8006e28:	6825      	ldr	r5, [r4, #0]
 8006e2a:	1d18      	adds	r0, r3, #4
 8006e2c:	6010      	str	r0, [r2, #0]
 8006e2e:	0628      	lsls	r0, r5, #24
 8006e30:	d501      	bpl.n	8006e36 <_printf_i+0xc2>
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	e002      	b.n	8006e3c <_printf_i+0xc8>
 8006e36:	0668      	lsls	r0, r5, #25
 8006e38:	d5fb      	bpl.n	8006e32 <_printf_i+0xbe>
 8006e3a:	881b      	ldrh	r3, [r3, #0]
 8006e3c:	296f      	cmp	r1, #111	; 0x6f
 8006e3e:	bf14      	ite	ne
 8006e40:	220a      	movne	r2, #10
 8006e42:	2208      	moveq	r2, #8
 8006e44:	4852      	ldr	r0, [pc, #328]	; (8006f90 <_printf_i+0x21c>)
 8006e46:	2100      	movs	r1, #0
 8006e48:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e4c:	6865      	ldr	r5, [r4, #4]
 8006e4e:	2d00      	cmp	r5, #0
 8006e50:	60a5      	str	r5, [r4, #8]
 8006e52:	f2c0 8095 	blt.w	8006f80 <_printf_i+0x20c>
 8006e56:	6821      	ldr	r1, [r4, #0]
 8006e58:	f021 0104 	bic.w	r1, r1, #4
 8006e5c:	6021      	str	r1, [r4, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d13d      	bne.n	8006ede <_printf_i+0x16a>
 8006e62:	2d00      	cmp	r5, #0
 8006e64:	f040 808e 	bne.w	8006f84 <_printf_i+0x210>
 8006e68:	4665      	mov	r5, ip
 8006e6a:	2a08      	cmp	r2, #8
 8006e6c:	d10b      	bne.n	8006e86 <_printf_i+0x112>
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	07db      	lsls	r3, r3, #31
 8006e72:	d508      	bpl.n	8006e86 <_printf_i+0x112>
 8006e74:	6923      	ldr	r3, [r4, #16]
 8006e76:	6862      	ldr	r2, [r4, #4]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	bfde      	ittt	le
 8006e7c:	2330      	movle	r3, #48	; 0x30
 8006e7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e82:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006e86:	ebac 0305 	sub.w	r3, ip, r5
 8006e8a:	6123      	str	r3, [r4, #16]
 8006e8c:	f8cd 8000 	str.w	r8, [sp]
 8006e90:	463b      	mov	r3, r7
 8006e92:	aa03      	add	r2, sp, #12
 8006e94:	4621      	mov	r1, r4
 8006e96:	4630      	mov	r0, r6
 8006e98:	f7ff fef6 	bl	8006c88 <_printf_common>
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	d14d      	bne.n	8006f3c <_printf_i+0x1c8>
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ea4:	b005      	add	sp, #20
 8006ea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006eaa:	4839      	ldr	r0, [pc, #228]	; (8006f90 <_printf_i+0x21c>)
 8006eac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006eb0:	6813      	ldr	r3, [r2, #0]
 8006eb2:	6821      	ldr	r1, [r4, #0]
 8006eb4:	1d1d      	adds	r5, r3, #4
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	6015      	str	r5, [r2, #0]
 8006eba:	060a      	lsls	r2, r1, #24
 8006ebc:	d50b      	bpl.n	8006ed6 <_printf_i+0x162>
 8006ebe:	07ca      	lsls	r2, r1, #31
 8006ec0:	bf44      	itt	mi
 8006ec2:	f041 0120 	orrmi.w	r1, r1, #32
 8006ec6:	6021      	strmi	r1, [r4, #0]
 8006ec8:	b91b      	cbnz	r3, 8006ed2 <_printf_i+0x15e>
 8006eca:	6822      	ldr	r2, [r4, #0]
 8006ecc:	f022 0220 	bic.w	r2, r2, #32
 8006ed0:	6022      	str	r2, [r4, #0]
 8006ed2:	2210      	movs	r2, #16
 8006ed4:	e7b7      	b.n	8006e46 <_printf_i+0xd2>
 8006ed6:	064d      	lsls	r5, r1, #25
 8006ed8:	bf48      	it	mi
 8006eda:	b29b      	uxthmi	r3, r3
 8006edc:	e7ef      	b.n	8006ebe <_printf_i+0x14a>
 8006ede:	4665      	mov	r5, ip
 8006ee0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ee4:	fb02 3311 	mls	r3, r2, r1, r3
 8006ee8:	5cc3      	ldrb	r3, [r0, r3]
 8006eea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006eee:	460b      	mov	r3, r1
 8006ef0:	2900      	cmp	r1, #0
 8006ef2:	d1f5      	bne.n	8006ee0 <_printf_i+0x16c>
 8006ef4:	e7b9      	b.n	8006e6a <_printf_i+0xf6>
 8006ef6:	6813      	ldr	r3, [r2, #0]
 8006ef8:	6825      	ldr	r5, [r4, #0]
 8006efa:	1d18      	adds	r0, r3, #4
 8006efc:	6961      	ldr	r1, [r4, #20]
 8006efe:	6010      	str	r0, [r2, #0]
 8006f00:	0628      	lsls	r0, r5, #24
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	d501      	bpl.n	8006f0a <_printf_i+0x196>
 8006f06:	6019      	str	r1, [r3, #0]
 8006f08:	e002      	b.n	8006f10 <_printf_i+0x19c>
 8006f0a:	066a      	lsls	r2, r5, #25
 8006f0c:	d5fb      	bpl.n	8006f06 <_printf_i+0x192>
 8006f0e:	8019      	strh	r1, [r3, #0]
 8006f10:	2300      	movs	r3, #0
 8006f12:	4665      	mov	r5, ip
 8006f14:	6123      	str	r3, [r4, #16]
 8006f16:	e7b9      	b.n	8006e8c <_printf_i+0x118>
 8006f18:	6813      	ldr	r3, [r2, #0]
 8006f1a:	1d19      	adds	r1, r3, #4
 8006f1c:	6011      	str	r1, [r2, #0]
 8006f1e:	681d      	ldr	r5, [r3, #0]
 8006f20:	6862      	ldr	r2, [r4, #4]
 8006f22:	2100      	movs	r1, #0
 8006f24:	4628      	mov	r0, r5
 8006f26:	f000 f837 	bl	8006f98 <memchr>
 8006f2a:	b108      	cbz	r0, 8006f30 <_printf_i+0x1bc>
 8006f2c:	1b40      	subs	r0, r0, r5
 8006f2e:	6060      	str	r0, [r4, #4]
 8006f30:	6863      	ldr	r3, [r4, #4]
 8006f32:	6123      	str	r3, [r4, #16]
 8006f34:	2300      	movs	r3, #0
 8006f36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f3a:	e7a7      	b.n	8006e8c <_printf_i+0x118>
 8006f3c:	6923      	ldr	r3, [r4, #16]
 8006f3e:	462a      	mov	r2, r5
 8006f40:	4639      	mov	r1, r7
 8006f42:	4630      	mov	r0, r6
 8006f44:	47c0      	blx	r8
 8006f46:	3001      	adds	r0, #1
 8006f48:	d0aa      	beq.n	8006ea0 <_printf_i+0x12c>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	079b      	lsls	r3, r3, #30
 8006f4e:	d413      	bmi.n	8006f78 <_printf_i+0x204>
 8006f50:	68e0      	ldr	r0, [r4, #12]
 8006f52:	9b03      	ldr	r3, [sp, #12]
 8006f54:	4298      	cmp	r0, r3
 8006f56:	bfb8      	it	lt
 8006f58:	4618      	movlt	r0, r3
 8006f5a:	e7a3      	b.n	8006ea4 <_printf_i+0x130>
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	464a      	mov	r2, r9
 8006f60:	4639      	mov	r1, r7
 8006f62:	4630      	mov	r0, r6
 8006f64:	47c0      	blx	r8
 8006f66:	3001      	adds	r0, #1
 8006f68:	d09a      	beq.n	8006ea0 <_printf_i+0x12c>
 8006f6a:	3501      	adds	r5, #1
 8006f6c:	68e3      	ldr	r3, [r4, #12]
 8006f6e:	9a03      	ldr	r2, [sp, #12]
 8006f70:	1a9b      	subs	r3, r3, r2
 8006f72:	42ab      	cmp	r3, r5
 8006f74:	dcf2      	bgt.n	8006f5c <_printf_i+0x1e8>
 8006f76:	e7eb      	b.n	8006f50 <_printf_i+0x1dc>
 8006f78:	2500      	movs	r5, #0
 8006f7a:	f104 0919 	add.w	r9, r4, #25
 8006f7e:	e7f5      	b.n	8006f6c <_printf_i+0x1f8>
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1ac      	bne.n	8006ede <_printf_i+0x16a>
 8006f84:	7803      	ldrb	r3, [r0, #0]
 8006f86:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f8a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f8e:	e76c      	b.n	8006e6a <_printf_i+0xf6>
 8006f90:	08007461 	.word	0x08007461
 8006f94:	08007472 	.word	0x08007472

08006f98 <memchr>:
 8006f98:	b510      	push	{r4, lr}
 8006f9a:	b2c9      	uxtb	r1, r1
 8006f9c:	4402      	add	r2, r0
 8006f9e:	4290      	cmp	r0, r2
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	d101      	bne.n	8006fa8 <memchr+0x10>
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	e003      	b.n	8006fb0 <memchr+0x18>
 8006fa8:	781c      	ldrb	r4, [r3, #0]
 8006faa:	3001      	adds	r0, #1
 8006fac:	428c      	cmp	r4, r1
 8006fae:	d1f6      	bne.n	8006f9e <memchr+0x6>
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	bd10      	pop	{r4, pc}

08006fb4 <memcpy>:
 8006fb4:	b510      	push	{r4, lr}
 8006fb6:	1e43      	subs	r3, r0, #1
 8006fb8:	440a      	add	r2, r1
 8006fba:	4291      	cmp	r1, r2
 8006fbc:	d100      	bne.n	8006fc0 <memcpy+0xc>
 8006fbe:	bd10      	pop	{r4, pc}
 8006fc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fc8:	e7f7      	b.n	8006fba <memcpy+0x6>

08006fca <memmove>:
 8006fca:	4288      	cmp	r0, r1
 8006fcc:	b510      	push	{r4, lr}
 8006fce:	eb01 0302 	add.w	r3, r1, r2
 8006fd2:	d807      	bhi.n	8006fe4 <memmove+0x1a>
 8006fd4:	1e42      	subs	r2, r0, #1
 8006fd6:	4299      	cmp	r1, r3
 8006fd8:	d00a      	beq.n	8006ff0 <memmove+0x26>
 8006fda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fde:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006fe2:	e7f8      	b.n	8006fd6 <memmove+0xc>
 8006fe4:	4283      	cmp	r3, r0
 8006fe6:	d9f5      	bls.n	8006fd4 <memmove+0xa>
 8006fe8:	1881      	adds	r1, r0, r2
 8006fea:	1ad2      	subs	r2, r2, r3
 8006fec:	42d3      	cmn	r3, r2
 8006fee:	d100      	bne.n	8006ff2 <memmove+0x28>
 8006ff0:	bd10      	pop	{r4, pc}
 8006ff2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ff6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006ffa:	e7f7      	b.n	8006fec <memmove+0x22>

08006ffc <_free_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	4605      	mov	r5, r0
 8007000:	2900      	cmp	r1, #0
 8007002:	d043      	beq.n	800708c <_free_r+0x90>
 8007004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007008:	1f0c      	subs	r4, r1, #4
 800700a:	2b00      	cmp	r3, #0
 800700c:	bfb8      	it	lt
 800700e:	18e4      	addlt	r4, r4, r3
 8007010:	f000 f8d0 	bl	80071b4 <__malloc_lock>
 8007014:	4a1e      	ldr	r2, [pc, #120]	; (8007090 <_free_r+0x94>)
 8007016:	6813      	ldr	r3, [r2, #0]
 8007018:	4610      	mov	r0, r2
 800701a:	b933      	cbnz	r3, 800702a <_free_r+0x2e>
 800701c:	6063      	str	r3, [r4, #4]
 800701e:	6014      	str	r4, [r2, #0]
 8007020:	4628      	mov	r0, r5
 8007022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007026:	f000 b8c6 	b.w	80071b6 <__malloc_unlock>
 800702a:	42a3      	cmp	r3, r4
 800702c:	d90b      	bls.n	8007046 <_free_r+0x4a>
 800702e:	6821      	ldr	r1, [r4, #0]
 8007030:	1862      	adds	r2, r4, r1
 8007032:	4293      	cmp	r3, r2
 8007034:	bf01      	itttt	eq
 8007036:	681a      	ldreq	r2, [r3, #0]
 8007038:	685b      	ldreq	r3, [r3, #4]
 800703a:	1852      	addeq	r2, r2, r1
 800703c:	6022      	streq	r2, [r4, #0]
 800703e:	6063      	str	r3, [r4, #4]
 8007040:	6004      	str	r4, [r0, #0]
 8007042:	e7ed      	b.n	8007020 <_free_r+0x24>
 8007044:	4613      	mov	r3, r2
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	b10a      	cbz	r2, 800704e <_free_r+0x52>
 800704a:	42a2      	cmp	r2, r4
 800704c:	d9fa      	bls.n	8007044 <_free_r+0x48>
 800704e:	6819      	ldr	r1, [r3, #0]
 8007050:	1858      	adds	r0, r3, r1
 8007052:	42a0      	cmp	r0, r4
 8007054:	d10b      	bne.n	800706e <_free_r+0x72>
 8007056:	6820      	ldr	r0, [r4, #0]
 8007058:	4401      	add	r1, r0
 800705a:	1858      	adds	r0, r3, r1
 800705c:	4282      	cmp	r2, r0
 800705e:	6019      	str	r1, [r3, #0]
 8007060:	d1de      	bne.n	8007020 <_free_r+0x24>
 8007062:	6810      	ldr	r0, [r2, #0]
 8007064:	6852      	ldr	r2, [r2, #4]
 8007066:	4401      	add	r1, r0
 8007068:	6019      	str	r1, [r3, #0]
 800706a:	605a      	str	r2, [r3, #4]
 800706c:	e7d8      	b.n	8007020 <_free_r+0x24>
 800706e:	d902      	bls.n	8007076 <_free_r+0x7a>
 8007070:	230c      	movs	r3, #12
 8007072:	602b      	str	r3, [r5, #0]
 8007074:	e7d4      	b.n	8007020 <_free_r+0x24>
 8007076:	6820      	ldr	r0, [r4, #0]
 8007078:	1821      	adds	r1, r4, r0
 800707a:	428a      	cmp	r2, r1
 800707c:	bf01      	itttt	eq
 800707e:	6811      	ldreq	r1, [r2, #0]
 8007080:	6852      	ldreq	r2, [r2, #4]
 8007082:	1809      	addeq	r1, r1, r0
 8007084:	6021      	streq	r1, [r4, #0]
 8007086:	6062      	str	r2, [r4, #4]
 8007088:	605c      	str	r4, [r3, #4]
 800708a:	e7c9      	b.n	8007020 <_free_r+0x24>
 800708c:	bd38      	pop	{r3, r4, r5, pc}
 800708e:	bf00      	nop
 8007090:	2000014c 	.word	0x2000014c

08007094 <_malloc_r>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	1ccd      	adds	r5, r1, #3
 8007098:	f025 0503 	bic.w	r5, r5, #3
 800709c:	3508      	adds	r5, #8
 800709e:	2d0c      	cmp	r5, #12
 80070a0:	bf38      	it	cc
 80070a2:	250c      	movcc	r5, #12
 80070a4:	2d00      	cmp	r5, #0
 80070a6:	4606      	mov	r6, r0
 80070a8:	db01      	blt.n	80070ae <_malloc_r+0x1a>
 80070aa:	42a9      	cmp	r1, r5
 80070ac:	d903      	bls.n	80070b6 <_malloc_r+0x22>
 80070ae:	230c      	movs	r3, #12
 80070b0:	6033      	str	r3, [r6, #0]
 80070b2:	2000      	movs	r0, #0
 80070b4:	bd70      	pop	{r4, r5, r6, pc}
 80070b6:	f000 f87d 	bl	80071b4 <__malloc_lock>
 80070ba:	4a21      	ldr	r2, [pc, #132]	; (8007140 <_malloc_r+0xac>)
 80070bc:	6814      	ldr	r4, [r2, #0]
 80070be:	4621      	mov	r1, r4
 80070c0:	b991      	cbnz	r1, 80070e8 <_malloc_r+0x54>
 80070c2:	4c20      	ldr	r4, [pc, #128]	; (8007144 <_malloc_r+0xb0>)
 80070c4:	6823      	ldr	r3, [r4, #0]
 80070c6:	b91b      	cbnz	r3, 80070d0 <_malloc_r+0x3c>
 80070c8:	4630      	mov	r0, r6
 80070ca:	f000 f863 	bl	8007194 <_sbrk_r>
 80070ce:	6020      	str	r0, [r4, #0]
 80070d0:	4629      	mov	r1, r5
 80070d2:	4630      	mov	r0, r6
 80070d4:	f000 f85e 	bl	8007194 <_sbrk_r>
 80070d8:	1c43      	adds	r3, r0, #1
 80070da:	d124      	bne.n	8007126 <_malloc_r+0x92>
 80070dc:	230c      	movs	r3, #12
 80070de:	4630      	mov	r0, r6
 80070e0:	6033      	str	r3, [r6, #0]
 80070e2:	f000 f868 	bl	80071b6 <__malloc_unlock>
 80070e6:	e7e4      	b.n	80070b2 <_malloc_r+0x1e>
 80070e8:	680b      	ldr	r3, [r1, #0]
 80070ea:	1b5b      	subs	r3, r3, r5
 80070ec:	d418      	bmi.n	8007120 <_malloc_r+0x8c>
 80070ee:	2b0b      	cmp	r3, #11
 80070f0:	d90f      	bls.n	8007112 <_malloc_r+0x7e>
 80070f2:	600b      	str	r3, [r1, #0]
 80070f4:	18cc      	adds	r4, r1, r3
 80070f6:	50cd      	str	r5, [r1, r3]
 80070f8:	4630      	mov	r0, r6
 80070fa:	f000 f85c 	bl	80071b6 <__malloc_unlock>
 80070fe:	f104 000b 	add.w	r0, r4, #11
 8007102:	1d23      	adds	r3, r4, #4
 8007104:	f020 0007 	bic.w	r0, r0, #7
 8007108:	1ac3      	subs	r3, r0, r3
 800710a:	d0d3      	beq.n	80070b4 <_malloc_r+0x20>
 800710c:	425a      	negs	r2, r3
 800710e:	50e2      	str	r2, [r4, r3]
 8007110:	e7d0      	b.n	80070b4 <_malloc_r+0x20>
 8007112:	684b      	ldr	r3, [r1, #4]
 8007114:	428c      	cmp	r4, r1
 8007116:	bf16      	itet	ne
 8007118:	6063      	strne	r3, [r4, #4]
 800711a:	6013      	streq	r3, [r2, #0]
 800711c:	460c      	movne	r4, r1
 800711e:	e7eb      	b.n	80070f8 <_malloc_r+0x64>
 8007120:	460c      	mov	r4, r1
 8007122:	6849      	ldr	r1, [r1, #4]
 8007124:	e7cc      	b.n	80070c0 <_malloc_r+0x2c>
 8007126:	1cc4      	adds	r4, r0, #3
 8007128:	f024 0403 	bic.w	r4, r4, #3
 800712c:	42a0      	cmp	r0, r4
 800712e:	d005      	beq.n	800713c <_malloc_r+0xa8>
 8007130:	1a21      	subs	r1, r4, r0
 8007132:	4630      	mov	r0, r6
 8007134:	f000 f82e 	bl	8007194 <_sbrk_r>
 8007138:	3001      	adds	r0, #1
 800713a:	d0cf      	beq.n	80070dc <_malloc_r+0x48>
 800713c:	6025      	str	r5, [r4, #0]
 800713e:	e7db      	b.n	80070f8 <_malloc_r+0x64>
 8007140:	2000014c 	.word	0x2000014c
 8007144:	20000150 	.word	0x20000150

08007148 <_realloc_r>:
 8007148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714a:	4607      	mov	r7, r0
 800714c:	4614      	mov	r4, r2
 800714e:	460e      	mov	r6, r1
 8007150:	b921      	cbnz	r1, 800715c <_realloc_r+0x14>
 8007152:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007156:	4611      	mov	r1, r2
 8007158:	f7ff bf9c 	b.w	8007094 <_malloc_r>
 800715c:	b922      	cbnz	r2, 8007168 <_realloc_r+0x20>
 800715e:	f7ff ff4d 	bl	8006ffc <_free_r>
 8007162:	4625      	mov	r5, r4
 8007164:	4628      	mov	r0, r5
 8007166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007168:	f000 f826 	bl	80071b8 <_malloc_usable_size_r>
 800716c:	42a0      	cmp	r0, r4
 800716e:	d20f      	bcs.n	8007190 <_realloc_r+0x48>
 8007170:	4621      	mov	r1, r4
 8007172:	4638      	mov	r0, r7
 8007174:	f7ff ff8e 	bl	8007094 <_malloc_r>
 8007178:	4605      	mov	r5, r0
 800717a:	2800      	cmp	r0, #0
 800717c:	d0f2      	beq.n	8007164 <_realloc_r+0x1c>
 800717e:	4631      	mov	r1, r6
 8007180:	4622      	mov	r2, r4
 8007182:	f7ff ff17 	bl	8006fb4 <memcpy>
 8007186:	4631      	mov	r1, r6
 8007188:	4638      	mov	r0, r7
 800718a:	f7ff ff37 	bl	8006ffc <_free_r>
 800718e:	e7e9      	b.n	8007164 <_realloc_r+0x1c>
 8007190:	4635      	mov	r5, r6
 8007192:	e7e7      	b.n	8007164 <_realloc_r+0x1c>

08007194 <_sbrk_r>:
 8007194:	b538      	push	{r3, r4, r5, lr}
 8007196:	2300      	movs	r3, #0
 8007198:	4c05      	ldr	r4, [pc, #20]	; (80071b0 <_sbrk_r+0x1c>)
 800719a:	4605      	mov	r5, r0
 800719c:	4608      	mov	r0, r1
 800719e:	6023      	str	r3, [r4, #0]
 80071a0:	f7fb fe70 	bl	8002e84 <_sbrk>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d102      	bne.n	80071ae <_sbrk_r+0x1a>
 80071a8:	6823      	ldr	r3, [r4, #0]
 80071aa:	b103      	cbz	r3, 80071ae <_sbrk_r+0x1a>
 80071ac:	602b      	str	r3, [r5, #0]
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
 80071b0:	20000758 	.word	0x20000758

080071b4 <__malloc_lock>:
 80071b4:	4770      	bx	lr

080071b6 <__malloc_unlock>:
 80071b6:	4770      	bx	lr

080071b8 <_malloc_usable_size_r>:
 80071b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071bc:	1f18      	subs	r0, r3, #4
 80071be:	2b00      	cmp	r3, #0
 80071c0:	bfbc      	itt	lt
 80071c2:	580b      	ldrlt	r3, [r1, r0]
 80071c4:	18c0      	addlt	r0, r0, r3
 80071c6:	4770      	bx	lr

080071c8 <_init>:
 80071c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ca:	bf00      	nop
 80071cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ce:	bc08      	pop	{r3}
 80071d0:	469e      	mov	lr, r3
 80071d2:	4770      	bx	lr

080071d4 <_fini>:
 80071d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d6:	bf00      	nop
 80071d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071da:	bc08      	pop	{r3}
 80071dc:	469e      	mov	lr, r3
 80071de:	4770      	bx	lr
