// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LF_valid_to_AXIS_HH_
#define _LF_valid_to_AXIS_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct LF_valid_to_AXIS : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > data_in_V;
    sc_in< sc_logic > frame_valid;
    sc_in< sc_logic > line_valid;
    sc_out< sc_lv<8> > outputStream_V_V_TDATA;
    sc_out< sc_logic > outputStream_V_V_TVALID;
    sc_in< sc_logic > outputStream_V_V_TREADY;


    // Module declarations
    LF_valid_to_AXIS(sc_module_name name);
    SC_HAS_PROCESS(LF_valid_to_AXIS);

    ~LF_valid_to_AXIS();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > outputStream_V_V_1_data_out;
    sc_signal< sc_logic > outputStream_V_V_1_vld_in;
    sc_signal< sc_logic > outputStream_V_V_1_vld_out;
    sc_signal< sc_logic > outputStream_V_V_1_ack_in;
    sc_signal< sc_logic > outputStream_V_V_1_ack_out;
    sc_signal< sc_lv<8> > outputStream_V_V_1_payload_A;
    sc_signal< sc_lv<8> > outputStream_V_V_1_payload_B;
    sc_signal< sc_logic > outputStream_V_V_1_sel_rd;
    sc_signal< sc_logic > outputStream_V_V_1_sel_wr;
    sc_signal< sc_logic > outputStream_V_V_1_sel;
    sc_signal< sc_logic > outputStream_V_V_1_load_A;
    sc_signal< sc_logic > outputStream_V_V_1_load_B;
    sc_signal< sc_lv<2> > outputStream_V_V_1_state;
    sc_signal< sc_logic > outputStream_V_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > res;
    sc_signal< sc_logic > outputStream_V_V_TDATA_blk_n;
    sc_signal< sc_lv<1> > res_load_load_fu_66_p1;
    sc_signal< sc_lv<1> > frame_valid_read_read_fu_40_p2;
    sc_signal< sc_lv<1> > line_valid_read_read_fu_46_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > res_load_reg_76;
    sc_signal< sc_lv<1> > frame_valid_read_reg_80;
    sc_signal< sc_lv<1> > line_valid_read_reg_84;
    sc_signal< bool > ap_predicate_op20_write_state1;
    sc_signal< bool > ap_block_state1_io;
    sc_signal< bool > ap_predicate_op25_write_state2;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_state1_io();
    void thread_ap_block_state2_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_predicate_op20_write_state1();
    void thread_ap_predicate_op25_write_state2();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_frame_valid_read_read_fu_40_p2();
    void thread_line_valid_read_read_fu_46_p2();
    void thread_outputStream_V_V_1_ack_in();
    void thread_outputStream_V_V_1_ack_out();
    void thread_outputStream_V_V_1_data_out();
    void thread_outputStream_V_V_1_load_A();
    void thread_outputStream_V_V_1_load_B();
    void thread_outputStream_V_V_1_sel();
    void thread_outputStream_V_V_1_state_cmp_full();
    void thread_outputStream_V_V_1_vld_in();
    void thread_outputStream_V_V_1_vld_out();
    void thread_outputStream_V_V_TDATA();
    void thread_outputStream_V_V_TDATA_blk_n();
    void thread_outputStream_V_V_TVALID();
    void thread_res_load_load_fu_66_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
