
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 9.2.02 Build EDK_Jm_SP2.3
# Mon Mar 10 21:22:25 2008
# Target Board:  Trenz Electronic USB Spartan-3E 1200E Micromodule Dev Board Rev RevB
# Family:	 Spartan3A DSP
# Device:	 XC3SD1800A, XC3SD3400A
# Package:	 FG676
# Speed Grade:	 -4
# Processor: microblaze_0
# System clock frequency: 50.00 MHz
# On Chip Memory :  16 KB
# Total Off Chip Memory :  128 MB
# - DDR_SDRAM =  128 MB
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_RX_pin = fpga_0_RS232_RX, DIR = I
 PORT fpga_0_RS232_TX_pin = fpga_0_RS232_TX, DIR = O
 PORT fpga_0_LED_GPIO_d_out_pin = fpga_0_LED_GPIO_d_out, DIR = O, VEC = [3:0]
 PORT switch_GPIO_in_pin = switch_GPIO_in, DIR = I, VEC = [19:0]
 PORT fpga_0_SPI_FLASH_MISO_pin = fpga_0_SPI_FLASH_MISO, DIR = IO
 PORT fpga_0_SPI_FLASH_MOSI_pin = fpga_0_SPI_FLASH_MOSI, DIR = IO
 PORT fpga_0_SPI_FLASH_SCK_pin = fpga_0_SPI_FLASH_SCK, DIR = IO
 PORT fpga_0_SPI_FLASH_SS_pin = fpga_0_SPI_FLASH_SS, DIR = IO, VEC = [0:0]
 PORT fpga_0_DDR_SDRAM_DDR_Clk_pin = fpga_0_DDR_SDRAM_DDR_Clk, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR_SDRAM_DDR_Clk_n_pin = fpga_0_DDR_SDRAM_DDR_Clk_n, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR_SDRAM_DDR_DQS_Div_I = fpga_0_DDR_SDRAM_DDR_DQS_Div_I, DIR = I
 PORT fpga_0_DDR_SDRAM_DDR_DQS_Div_O = fpga_0_DDR_SDRAM_DDR_DQS_Div_O, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_Addr_pin = fpga_0_DDR_SDRAM_DDR_Addr, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR_SDRAM_DDR_BankAddr_pin = fpga_0_DDR_SDRAM_DDR_BankAddr, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR_SDRAM_DDR_CAS_n_pin = fpga_0_DDR_SDRAM_DDR_CAS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_CE_pin = fpga_0_DDR_SDRAM_DDR_CE, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_CS_n_pin = fpga_0_DDR_SDRAM_DDR_CS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_RAS_n_pin = fpga_0_DDR_SDRAM_DDR_RAS_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_WE_n_pin = fpga_0_DDR_SDRAM_DDR_WE_n, DIR = O
 PORT fpga_0_DDR_SDRAM_DDR_DM_pin = fpga_0_DDR_SDRAM_DDR_DM, DIR = O, VEC = [3:0]
 PORT fpga_0_DDR_SDRAM_DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT fpga_0_DDR_SDRAM_DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = DCMCLK, CLK_FREQ = 100000000
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
# FX2 external connections
 PORT USB_IFCLK_pin = USB_IFCLK, DIR = I, SIGIS = CLK, CLK_FREQ = 48000000
 PORT USB_SLRD_pin = USB_SLRD, DIR = O
 PORT USB_SLWR_pin = USB_SLWR, DIR = O
 PORT USB_FLAGA_pin = USB_FLAGA, DIR = I
 PORT USB_FLAGB_pin = USB_FLAGB, DIR = I
 PORT USB_FLAGC_pin = USB_FLAGC, DIR = I
 PORT USB_FLAGD_pin = USB_FLAGD, DIR = I
 PORT USB_PKTEND_pin = USB_PKTEND, DIR = O
 PORT USB_SLOE_pin = USB_SLOE, DIR = O
 PORT USB_FIFOADR_pin = USB_FIFOADR, DIR = O, VEC = [1:0]
 PORT USB_FD_pin = USB_FD, DIR = IO, VEC = [7:0]
# I2C external connections
 PORT USB_SCL_pin = USB_SCL, DIR = I
 PORT USB_SDA_pin = USB_SDA, DIR = IO
 PORT USB_INT0_pin = USB_INT0, DIR = O


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
# PARAMETER HW_VER = 7.30.b
 PARAMETER HW_VER = 8.20.a
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 1024
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 1024
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0x10000000
 PARAMETER C_ICACHE_HIGHADDR = 0x17FFFFFF
 PARAMETER C_DCACHE_BASEADDR = 0x10000000
 PARAMETER C_DCACHE_HIGHADDR = 0x17FFFFFF
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_FAMILY = spartan3e
 PARAMETER C_INSTANCE = microblaze_0
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_dbg
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DXCL = microblaze_0_DXCL
 BUS_INTERFACE IXCL = microblaze_0_IXCL
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = sys_clk_s
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_gpio
 PARAMETER INSTANCE = LED
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_TRI_DEFAULT = 0x00000000
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = fpga_0_LED_GPIO_d_out
END

BEGIN xps_gpio
 PARAMETER INSTANCE = switches
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_GPIO_WIDTH = 20
 PARAMETER C_BASEADDR = 0x82000000
 PARAMETER C_HIGHADDR = 0x8200ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = switch_GPIO_in
END

BEGIN xps_spi
 PARAMETER INSTANCE = SPI_FLASH
 PARAMETER HW_VER = 2.02.a
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 32
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_BASEADDR = 0x83400000
 PARAMETER C_HIGHADDR = 0x8340ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT SPISEL = net_vcc
 PORT MISO = fpga_0_SPI_FLASH_MISO
 PORT MOSI = fpga_0_SPI_FLASH_MOSI
 PORT SCK = fpga_0_SPI_FLASH_SCK
 PORT SS = fpga_0_SPI_FLASH_SS
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR_SDRAM
 PARAMETER HW_VER = 6.04.a
 PARAMETER C_NUM_PORTS = 2
 PARAMETER C_PIM0_BASETYPE = 1
 PARAMETER C_PIM1_BASETYPE = 4
 PARAMETER C_PIM1_DATA_WIDTH = 32
 PARAMETER C_MEM_PARTNO = MT46V32M16-6
 PARAMETER C_MEM_DATA_WIDTH = 32
 PARAMETER C_MEM_TYPE = DDR
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_XCL0_WRITEXFER = 0
 PARAMETER C_PIM2_BASETYPE = 0
 PARAMETER C_MPMC_CLK0_PERIOD_PS = 10000
 PARAMETER C_MPMC_BASEADDR = 0x10000000
 PARAMETER C_MPMC_HIGHADDR = 0x17FFFFFF
 PARAMETER C_XCL0_B_IN_USE = 1
 PARAMETER C_XCL0_B_WRITEXFER = 2
 BUS_INTERFACE XCL0_B = microblaze_0_DXCL
 BUS_INTERFACE XCL0 = microblaze_0_IXCL
 BUS_INTERFACE MPMC_PIM1 = xps_npi_dma_0_MPMC_PIM
 PORT DDR_Clk = fpga_0_DDR_SDRAM_DDR_Clk
 PORT DDR_Clk_n = fpga_0_DDR_SDRAM_DDR_Clk_n
 PORT DDR_Addr = fpga_0_DDR_SDRAM_DDR_Addr
 PORT DDR_BankAddr = fpga_0_DDR_SDRAM_DDR_BankAddr
 PORT DDR_CAS_n = fpga_0_DDR_SDRAM_DDR_CAS_n
 PORT DDR_CE = fpga_0_DDR_SDRAM_DDR_CE
 PORT DDR_CS_n = fpga_0_DDR_SDRAM_DDR_CS_n
 PORT DDR_RAS_n = fpga_0_DDR_SDRAM_DDR_RAS_n
 PORT DDR_WE_n = fpga_0_DDR_SDRAM_DDR_WE_n
 PORT DDR_DM = fpga_0_DDR_SDRAM_DDR_DM
 PORT DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS
 PORT DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ
 PORT DDR_DQS_Div_O = fpga_0_DDR_SDRAM_DDR_DQS_Div_O
 PORT DDR_DQS_Div_I = fpga_0_DDR_SDRAM_DDR_DQS_Div_I
 PORT MPMC_Clk0 = DDR_SDRAM_mpmc_clk_s
 PORT MPMC_Clk90 = DDR_SDRAM_mpmc_clk_90_s
 PORT MPMC_Rst = sys_periph_reset
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 50000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT1_FREQ = 100000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = NONE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PORT CLKOUT0 = sys_clk_s
 PORT CLKOUT1 = DDR_SDRAM_mpmc_clk_s
 PORT CLKOUT2 = DDR_SDRAM_mpmc_clk_90_s
 PORT CLKIN = dcm_clk_s
 PORT LOCKED = clock_generator_locked
 PORT RST = net_gnd
END

BEGIN dcm_module
 PARAMETER INSTANCE = usb_dcm
 PARAMETER HW_VER = 1.00.e
 PARAMETER C_CLK_FEEDBACK = 1X
 PARAMETER C_CLK0_BUF = TRUE
 PARAMETER C_CLKIN_PERIOD = 20.8333
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_CLKOUT_PHASE_SHIFT = FIXED
 PARAMETER C_PHASE_SHIFT = 20
 PORT CLKIN = USB_IFCLK
 PORT CLK0 = usb_clk_s
 PORT CLKFB = usb_clk_s
 PORT RST = net_gnd
 PORT LOCKED = usb_clk_lock
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
# PARAMETER HW_VER = 1.00.g
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
# PARAMETER C_UART_WIDTH = 8
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_dbg
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Slowest_sync_clk = sys_clk_s
 PORT Dcm_locked = clock_generator_locked
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Irq = Interrupt
 PORT Intr = RS232_Interrupt&xps_fx2_0_IP2INTC_Irpt&xps_i2c_slave_0_IP2INTC_Irpt&xps_timer_0_Interrupt
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_SPLB_CLK_FREQ_HZ = 50000000
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_ODD_PARITY = 0
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_RX
 PORT TX = fpga_0_RS232_TX
 PORT Interrupt = RS232_Interrupt
END

BEGIN xps_i2c_slave
 PARAMETER INSTANCE = xps_i2c_slave_0
 PARAMETER HW_VER = 1.20.a
 PARAMETER C_BASEADDR = 0xc6e00000
 PARAMETER C_HIGHADDR = 0xc6e0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT USB_IFCLK = USB_IFCLK
 PORT USB_INT = USB_INT0
 PORT USB_SCL = USB_SCL
 PORT USB_SDA = USB_SDA
 PORT IP2INTC_Irpt = xps_i2c_slave_0_IP2INTC_Irpt
END

BEGIN xps_fx2
 PARAMETER INSTANCE = xps_fx2_0
 PARAMETER HW_VER = 1.50.a
 PARAMETER C_USE_ADDR_FIFO = 0
 PARAMETER C_TX_FIFO_KBYTE = 2
 PARAMETER C_RX_FIFO_KBYTE = 2
 PARAMETER C_BASEADDR = 0xc7200000
 PARAMETER C_HIGHADDR = 0xc720ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE FIFO_IN = xps_npi_dma_0_DMA_OUT
 BUS_INTERFACE FIFO_OUT = xps_fx2_0_FIFO_OUT
 PORT IP2INTC_Irpt = xps_fx2_0_IP2INTC_Irpt
# PORT USB_RX_CLK = USB_IFCLK
 PORT USB_RX_CLK = usb_clk_s
# PORT USB_IFCLK = USB_IFCLK
 PORT USB_IFCLK = usb_clk_s
 PORT USB_FD = USB_FD
 PORT USB_FIFOADR = USB_FIFOADR
 PORT USB_PKTEND = USB_PKTEND
 PORT USB_SLOE = USB_SLOE
 PORT USB_FLAGD = USB_FLAGD
 PORT USB_FLAGC = USB_FLAGC
 PORT USB_FLAGB = USB_FLAGB
 PORT USB_FLAGA = USB_FLAGA
 PORT USB_SLWR = USB_SLWR
 PORT USB_SLRD = USB_SLRD
 PORT ChipScope = xps_fx2_0_ChipScope
 PORT TX_FIFO_Clk = DDR_SDRAM_mpmc_clk_s
 PORT RX_FIFO_Clk = DDR_SDRAM_mpmc_clk_s
END

BEGIN xps_npi_dma
 PARAMETER INSTANCE = xps_npi_dma_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_SWAP_INPUT = 1
 PARAMETER C_SWAP_OUTPUT = 1
 PARAMETER C_NPI_DATA_WIDTH = 32
 PARAMETER C_BASEADDR = 0xc1a00000
 PARAMETER C_HIGHADDR = 0xc1a0ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE DMA_OUT = xps_npi_dma_0_DMA_OUT
 BUS_INTERFACE DMA_IN = xps_fx2_0_FIFO_OUT
 BUS_INTERFACE MPMC_PIM = xps_npi_dma_0_MPMC_PIM
 PORT IP2INTC_Irpt = xps_npi_dma_0_IP2INTC_Irpt
 PORT NPI_Clk = DDR_SDRAM_mpmc_clk_s
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 32
 PARAMETER C_NUM_DATA_SAMPLES = 16384
 PARAMETER C_TRIG0_UNIT_MATCH_TYPE = range with edges
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = xps_fx2_0_ChipScope
 PORT CLK = DDR_SDRAM_mpmc_clk_s
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

# BEGIN clock_generator
# PARAMETER INSTANCE = clock_generator_1
# PARAMETER HW_VER = 4.01.a
# PARAMETER C_EXT_RESET_HIGH = 1
# PARAMETER C_DEVICE = 3sd3400a
# PARAMETER C_PACKAGE = fg676
# PARAMETER C_SPEEDGRADE = -4
# PARAMETER C_CLKIN_FREQ = 24000000
# PARAMETER C_CLKOUT0_FREQ = 24000000
# PARAMETER C_CLKFBIN_FREQ = 24000000
# PARAMETER C_CLKFBOUT_FREQ = 24000000
# PARAMETER C_CLKOUT0_PHASE = 0
# PARAMETER C_CLKOUT0_GROUP = NONE
# PARAMETER C_CLKOUT10_GROUP = NONE
# PARAMETER C_CLKOUT0_BUF = TRUE
# PORT CLKIN = USB_IFCLK
# PORT CLKOUT0 = usb_clk0
# PORT CLKFBIN = usb_clk_fb
# PORT CLKFBOUT = usb_clk_fb
# PORT RST = net_gnd
# END
