
---------- Begin Simulation Statistics ----------
final_tick                               973614278805                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158974                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605804                       # Number of bytes of host memory used
host_op_rate                                   193633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12265.20                       # Real time elapsed on the host
host_tick_rate                               79380197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1949843754                       # Number of instructions simulated
sim_ops                                    2374949851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.973614                       # Number of seconds simulated
sim_ticks                                973614278805                       # Number of ticks simulated
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    93.369953                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     73350670                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups     78559181                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect      7714517                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted    232568399                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits       692754                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups       697351                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses         4597                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups    260963013                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS     12031521                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted        23473                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts     1949843754                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps       2374949851                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  1.398682                       # CPI: cycles per instruction
system.cpu_cluster.cpus.discardedOps         21481383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.fetch2.amo_instructions          328                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions    994498591                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions    425488278                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions    121382849                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions       620016                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.idleCycles          125076067                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.714959                       # IPC: instructions per cycle
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.numCycles          2727210865                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass       114445      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu   1452658409     61.17%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult        49639      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv           43      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd         8640      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           12      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt         8641      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv         8643      0.00%     61.17% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc        34269      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd        32228      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu        32255      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp        34286      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            2      0.00%     61.18% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc       440174      0.02%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            2      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     61.20% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead    583058548     24.55%     85.75% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite    338469615     14.25%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total   2374949851                       # Class of committed instruction
system.cpu_cluster.cpus.tickCycles         2602134798                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls        17366                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       290297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        581617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             270405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29445                       # Transaction distribution
system.membus.trans_dist::CleanEvict           260851                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20901                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20901                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         238660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31746                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port       715466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::total       715466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port       157457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::total       157457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 872923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.mem_ctrls.port     15274176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::total     15274176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.mem_ctrls.port      5253888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::total      5253888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20528064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            291321                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002620                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  291319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              291321                       # Request fanout histogram
system.membus.reqLayer0.occupancy           938413292                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.membus.respLayer1.occupancy         1196406420                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          267090100                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu_cluster.clk_domain.clock               357                       # Clock period in ticks
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    358622606                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    358622606                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    358622606                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    358622606                       # number of overall hits
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst       238660                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total       238660                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst       238660                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total       238660                       # number of overall misses
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst  16380576576                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total  16380576576                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst  16380576576                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total  16380576576                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    358861266                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    358861266                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    358861266                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    358861266                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.000665                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.000665                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 68635.617933                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 68635.617933                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 68635.617933                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 68635.617933                       # average overall miss latency
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst       238660                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total       238660                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst       238660                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total       238660                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst  16167296846                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total  16167296846                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst  16167296846                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total  16167296846                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.000665                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67741.962817                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 67741.962817                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67741.962817                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 67741.962817                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.replacements       238147                       # number of replacements
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    358622606                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    358622606                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst       238660                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total       238660                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst  16380576576                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total  16380576576                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    358861266                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    358861266                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 68635.617933                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 68635.617933                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst       238660                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total       238660                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst  16167296846                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total  16167296846                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 67741.962817                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 67741.962817                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.tagsinuse   509.980346                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    358861265                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.sampled_refs       238659                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.avg_refs  1503.656954                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        92000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   509.980346                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.996055                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.996055                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.tag_accesses    717961191                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.data_accesses    717961191                       # Number of data accesses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    926910376                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    926910376                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    926910376                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    926910376                       # number of overall hits
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data        63084                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total        63084                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data        63084                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total        63084                       # number of overall misses
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data   4609629727                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total   4609629727                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data   4609629727                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total   4609629727                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    926973460                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    926973460                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    926973460                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    926973460                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000068                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000068                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 73071.297429                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 73071.297429                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 73071.297429                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 73071.297429                       # average overall miss latency
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.writebacks::.writebacks        29445                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total        29445                       # number of writebacks
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data        10426                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total        10426                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data        10426                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total        10426                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data        52658                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total        52658                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data        52658                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total        52658                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data   3949600902                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total   3949600902                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data   3949600902                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total   3949600902                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000057                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000057                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 75004.764746                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 75004.764746                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 75004.764746                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 75004.764746                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.replacements        52149                       # number of replacements
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    588471658                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    588471658                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data        32526                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total        32526                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data   2456409205                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total   2456409205                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    588504184                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    588504184                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000055                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 75521.404569                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 75521.404569                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data          236                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data        32290                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total        32290                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data   2418904132                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total   2418904132                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 74911.865345                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 74911.865345                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data    338438717                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total    338438717                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data        30544                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total        30544                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data   2153071653                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total   2153071653                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data    338469261                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total    338469261                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.000090                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 70490.821536                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 70490.821536                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data        10190                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total        10190                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data        20354                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total        20354                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data   1530560252                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total   1530560252                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 75197.025253                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 75197.025253                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total           14                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data       148869                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total       148869                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.933333                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 10633.500000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 10633.500000                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total           14                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data       136518                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total       136518                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9751.285714                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total  9751.285714                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data       182070                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total       182070                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data       182070                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total       182070                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data       181330                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total       181330                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data       181330                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total       181330                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_hits::.cpu_cluster.cpus.data          320                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_hits::total          320                       # number of SwapReq hits
system.cpu_cluster.cpus.dcache.SwapReq_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::.cpu_cluster.cpus.data       185997                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_miss_latency::total       185997                       # number of SwapReq miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_accesses::.cpu_cluster.cpus.data          322                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_accesses::total          322                       # number of SwapReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::.cpu_cluster.cpus.data     0.006211                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_miss_rate::total     0.006211                       # miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::.cpu_cluster.cpus.data 92998.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_miss_latency::total 92998.500000                       # average SwapReq miss latency
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::.cpu_cluster.cpus.data            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::.cpu_cluster.cpus.data       184028                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_latency::total       184028                       # number of SwapReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.006211                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_mshr_miss_rate::total     0.006211                       # mshr miss rate for SwapReq accesses
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        92014                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.SwapReq_avg_mshr_miss_latency::total        92014                       # average SwapReq mshr miss latency
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.tagsinuse   511.967116                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    926963404                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.sampled_refs        52661                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.avg_refs 17602.464898                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       170000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   511.967116                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.999936                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.tag_accesses   3707947981                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.data_accesses   3707947981                       # Number of data accesses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 973614278805                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst     15274176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data      3369408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18643584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst     15274176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15274176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1884480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1884480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst       238659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data        52647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              291306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29445                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29445                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst     15688118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data      3460722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19148840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst     15688118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15688118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1935551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1935551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1935551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst     15688118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data      3460722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             21084391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     55601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples    477320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples    100023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.090463199992                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1142322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      291307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29445                       # Number of write requests accepted
system.mem_ctrls.readBursts                    582614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3289                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            145310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8981843916                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2886715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20528703916                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15557.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35557.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   471294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                582614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                58890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  276637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  279041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       117179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.834245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.412809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   128.941083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          1477      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        45404     38.75%     40.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        22121     18.88%     58.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        16703     14.25%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         9077      7.75%     80.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383        10443      8.91%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2859      2.44%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         3406      2.91%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         5689      4.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       117179                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     173.190663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.774882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.681180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2497     75.21%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           49      1.48%     76.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          106      3.19%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          183      5.51%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          186      5.60%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          118      3.55%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           79      2.38%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           46      1.39%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           34      1.02%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           15      0.45%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.738253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.700366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.159155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2248     67.71%     67.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      1.66%     69.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              800     24.10%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               86      2.59%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              123      3.70%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18474976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  168672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1778272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18643648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1884480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        18.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  973614276306                       # Total gap between requests
system.mem_ctrls.avgGap                    3035411.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst     15274240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data      3200736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1778272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 15688184.050409963354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 3287478.490895323455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1826464.585320816375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst       477320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data       105294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        58890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst  16179473804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data   4349230112                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23521858978166                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     33896.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     41305.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 399420257.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            209173440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         110242003.199991                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           678954192                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           52014456                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       6064392360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2942446885.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     29615674010.285110                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       39672897346.976051                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         40.748064                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 902372490184                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32604260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38637528621                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
