/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x60)
#define image_0_initialization_task        (0x60)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xd00)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xd00)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x23b0)
#define image_0_ghost_reporting_1st_wakeup_request        (0x23b0)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7b8)
#define image_0_us_tx_task_1st_wakeup_request        (0x7b8)
#define image_0_us_tx_task_wakeup_request        (0x7b8)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0xf88)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0xf88)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x2778)
#define image_0_epon_tx_task_wakeup_request        (0x2778)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0xfd8)
#define image_0_budget_allocator_us_1st_wakeup_request        (0xfd8)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_debug_routine        (0x88)
#define image_0_start_task_gpon_control_wakeup_request        (0x5f8)
#define image_0_gpon_control_wakeup_request        (0x5f8)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x17f8)
#define image_0_ds_tx_task_wakeup_request        (0x17f8)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1eb0)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x1eb0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2228)
#define image_0_flush_task_1st_wakeup_request        (0x2228)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1570)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1570)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x1a28)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x1a28)
#define image_0_start_task_timer_common_task_wakeup_request        (0x2870)
#define image_0_timer_common_task_wakeup_request        (0x2870)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x29d0)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x29d0)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2a50)
#define image_0_service_queues_tx_task_wakeup_request        (0x2a50)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2c78)
#define image_0_budget_allocator_1st_wakeup_request        (0x2c78)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xb30)
#define image_0_scheduling_action_not_valid        (0xc10)
#define image_0_basic_scheduler_update_dwrr        (0x1548)
#define image_0_ds_tx_scheduling_update_status        (0x1970)
#define image_0_ds_tx_scheduling_action_not_valid        (0x19d0)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x1e68)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x1e78)
#define image_0_complex_scheduler_update_dwrr_queues        (0x1e88)
#define image_0_basic_rate_limiter_complex_scheduler        (0x1f68)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x1f98)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x1fc8)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2020)
#define image_0_ovl_rate_limiter        (0x2058)
#define image_0_complex_rate_limiter_queue_sir        (0x2070)
#define image_0_complex_rate_limiter_queue_pir        (0x20b0)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x20f0)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x2130)
#define image_0_scheduling_service_queues_update_status        (0x2b78)
#define image_0_scheduling_service_queues_action_not_valid        (0x2c50)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xdd0)
#define image_1_processing_wakeup_request        (0xdd0)
#define image_1_start_task_debug_routine        (0x4e38)
#define image_1_debug_routine        (0x4e38)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5c90)
#define image_1_cpu_rx_wakeup_request        (0x5c90)
#define image_1_tmp8        (0x6340)
#define image_1_info_string0        (0x6340)
#define image_1_info_string1        (0x6340)
#define image_1_info_string2        (0x6340)
#define image_1_info_string3        (0x6340)
#define image_1_info_string4        (0x6340)
#define image_1_info_string5        (0x6340)
#define image_1_info_string6        (0x6340)
#define image_1_section_abbrev        (0x6340)
#define image_1_section_info        (0x6340)
#define image_1_cu_begin0        (0x6340)
#define image_1_debug_range        (0x6340)
#define image_1_debug_ranges0        (0x6340)
#define image_1_debug_macinfo        (0x6340)
#define image_1_cu_macro_begin0        (0x6340)
#define image_1_line_table_start0        (0x6340)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x6340)
#define image_1_cpu_recycle_wakeup_request        (0x6340)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6e90)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6e90)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6490)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6490)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4fb8)
#define image_1_cpu_rx_copy_wakeup_request        (0x4fb8)
#define image_1_start_task_dhd_tx_complete_wakeup_request        (0x6540)
#define image_1_dhd_tx_complete_wakeup_request        (0x6540)
#define image_1_start_task_dhd_rx_complete_wakeup_request        (0x6858)
#define image_1_dhd_rx_complete_wakeup_request        (0x6858)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6f40)
#define image_1_spdsvc_gen_wakeup_request        (0x6f40)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7c88)
#define image_1_common_reprocessing_wakeup_request        (0x7c88)
#define image_1_c_cpu_rx_task        (0x5f98)
#define image_1_func_begin0        (0x5f98)
#define image_1_start_task_c_cpu_rx_wakeup_request        (0x5f98)
#define image_1_c_cpu_rx_wakeup_request        (0x5f98)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x40)
#define image_1_processing_header_update_length_calc        (0x2a14)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ad8)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2ae0)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2ae8)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2b00)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2b0c)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2b18)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2b38)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2b44)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2b68)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2b78)
#define image_1_tcam_cmd_ic_submit        (0x3b60)
#define image_1_tcam_cmd_outer_tpid        (0x3ba8)
#define image_1_tcam_cmd_inner_tpid        (0x3bc0)
#define image_1_tcam_cmd_ethertype        (0x3bd8)
#define image_1_tcam_cmd_outer_vid        (0x3bf0)
#define image_1_tcam_cmd_inner_vid        (0x3c08)
#define image_1_tcam_cmd_outer_pbit        (0x3c20)
#define image_1_tcam_cmd_inner_pbit        (0x3c38)
#define image_1_tcam_cmd_vlan_num        (0x3c50)
#define image_1_tcam_cmd_ip_protocol        (0x3c68)
#define image_1_tcam_cmd_l3_protocol        (0x3c80)
#define image_1_tcam_cmd_tos        (0x3c98)
#define image_1_tcam_cmd_network_layer        (0x3cb0)
#define image_1_tcam_cmd_ingress_port        (0x3cd0)
#define image_1_tcam_cmd_gem_flow        (0x3ce8)
#define image_1_tcam_cmd_ipv6_label        (0x3d00)
#define image_1_tcam_cmd_src_ip        (0x3d30)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3d80)
#define image_1_tcam_cmd_dst_ip        (0x3db8)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3e08)
#define image_1_tcam_cmd_src_port        (0x3e40)
#define image_1_tcam_cmd_dst_port        (0x3e58)
#define image_1_tcam_cmd_src_mac        (0x3e70)
#define image_1_tcam_cmd_dst_mac        (0x3ea0)
#define image_1_tcam_cmd_generic_l2        (0x3ed0)
#define image_1_tcam_cmd_generic_l3        (0x3f08)
#define image_1_tcam_cmd_generic_l4        (0x3f40)
#define image_1_gpe_cmd_replace_16        (0x44c0)
#define image_1_gpe_cmd_replace_32        (0x44c8)
#define image_1_gpe_cmd_replace_bits_16        (0x44e0)
#define image_1_gpe_cmd_copy_bits_16        (0x4500)
#define image_1_gpe_cmd_skip_if        (0x4530)
#define image_1_gpe_vlan_action_cmd_drop        (0x4550)
#define image_1_gpe_vlan_action_cmd_dscp        (0x4558)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x45a8)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf50)
#define image_2_processing_wakeup_request        (0xf50)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4fb8)
#define image_2_cpu_tx_wakeup_request        (0x4fb8)
#define image_2_cpu_tx_read_ring_indices        (0x4fb8)
#define image_2_start_task_debug_routine        (0x40)
#define image_2_debug_routine        (0x40)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x5528)
#define image_2_cpu_recycle_wakeup_request        (0x5528)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5970)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5970)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x5e30)
#define image_2_dhd_tx_post_wakeup_request        (0x5e30)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5de0)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x5de0)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x59d8)
#define image_2_dhd_timer_1st_wakeup_request        (0x59d8)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x6a10)
#define image_2_dhd_mcast_wakeup_request        (0x6a10)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x1c0)
#define image_2_processing_header_update_length_calc        (0x2b94)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2c58)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2c60)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2c68)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2c80)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2c8c)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2c98)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2cb8)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2cc4)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2ce8)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2cf8)
#define image_2_tcam_cmd_ic_submit        (0x3ce0)
#define image_2_tcam_cmd_outer_tpid        (0x3d28)
#define image_2_tcam_cmd_inner_tpid        (0x3d40)
#define image_2_tcam_cmd_ethertype        (0x3d58)
#define image_2_tcam_cmd_outer_vid        (0x3d70)
#define image_2_tcam_cmd_inner_vid        (0x3d88)
#define image_2_tcam_cmd_outer_pbit        (0x3da0)
#define image_2_tcam_cmd_inner_pbit        (0x3db8)
#define image_2_tcam_cmd_vlan_num        (0x3dd0)
#define image_2_tcam_cmd_ip_protocol        (0x3de8)
#define image_2_tcam_cmd_l3_protocol        (0x3e00)
#define image_2_tcam_cmd_tos        (0x3e18)
#define image_2_tcam_cmd_network_layer        (0x3e30)
#define image_2_tcam_cmd_ingress_port        (0x3e50)
#define image_2_tcam_cmd_gem_flow        (0x3e68)
#define image_2_tcam_cmd_ipv6_label        (0x3e80)
#define image_2_tcam_cmd_src_ip        (0x3eb0)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3f00)
#define image_2_tcam_cmd_dst_ip        (0x3f38)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3f88)
#define image_2_tcam_cmd_src_port        (0x3fc0)
#define image_2_tcam_cmd_dst_port        (0x3fd8)
#define image_2_tcam_cmd_src_mac        (0x3ff0)
#define image_2_tcam_cmd_dst_mac        (0x4020)
#define image_2_tcam_cmd_generic_l2        (0x4050)
#define image_2_tcam_cmd_generic_l3        (0x4088)
#define image_2_tcam_cmd_generic_l4        (0x40c0)
#define image_2_gpe_cmd_replace_16        (0x4640)
#define image_2_gpe_cmd_replace_32        (0x4648)
#define image_2_gpe_cmd_replace_bits_16        (0x4660)
#define image_2_gpe_cmd_copy_bits_16        (0x4680)
#define image_2_gpe_cmd_skip_if        (0x46b0)
#define image_2_gpe_vlan_action_cmd_drop        (0x46d0)
#define image_2_gpe_vlan_action_cmd_dscp        (0x46d8)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4728)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3db8, 0x3f38}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e08, 0x3f88}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ea0, 0x4020}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e58, 0x3fd8}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bd8, 0x3d58}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ce8, 0x3e68}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed0, 0x4050}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f08, 0x4088}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f40, 0x40c0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b60, 0x3ce0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cd0, 0x3e50}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c38, 0x3db8}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bc0, 0x3d40}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c08, 0x3d88}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c68, 0x3de8}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d00, 0x3e80}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c80, 0x3e00}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cb0, 0x3e30}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c20, 0x3da0}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ba8, 0x3d28}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bf0, 0x3d70}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d30, 0x3eb0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d80, 0x3f00}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e70, 0x3ff0}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e40, 0x3fc0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c98, 0x3e18}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c50, 0x3dd0}

#endif

