# ğŸ‘‹ Hi, I'm Neeraja Taddi

ğŸ“ B.Tech in ECE | VLSI Physical Design Engineer  
ğŸ” Trained at ChipEdge | RTL to GDSII | 14nm & 28nm | STA | Synopsys EDA Tools

---

## ğŸ›  Tools & Technologies
- **EDA Tools**: Synopsys DC, ICC2, StarRC, PrimeTime, Fusion Compiler
- **Concepts**: Floorplanning, Placement, CTS, Routing, Timing Closure, IR Drop, DRC/LVS
- **Scripting**: TCL, Python (Basics)
- **Tech Nodes**: 14nm, 28nm | Verilog (Basics)

---

## ğŸ“‚ Featured Projects

### ğŸ”§ CHIPTOP - 14nm Physical Design
> Performed RTL to GDSII using Synopsys tools. Resolved DRC/LVS and improved timing with ECOs.

ğŸ“ [View Project Repo](#) â€“ *(Create this project repo and link it here)*

---

## ğŸ“œ Certifications
- Physical Design using Synopsys Tools â€“ ChipEdge Technologies, 2024
- VLSI Design Flow â€“ NPTEL (Ongoing)

---

## ğŸ“« Contact Me
ğŸ“§ neerajataddi@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/naga-sai-neeraja-taddi-15a5a8253)

