@ARTICLE{IEEE1364,
  author={},
  journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
  title={{IEEE Standard for Verilog Hardware Description Language}},
  year={2006},
  pages={1-590},
  doi={10.1109/IEEESTD.2006.99495}
}

@ARTICLE{IEEE1076,
  author={},
  journal={IEEE Std 1076-2019},
  title={{IEEE Standard for VHDL Language Reference Manual}},
  year={2019},
  pages={1-673},
  doi={10.1109/IEEESTD.2019.8938196}
}


@INPROCEEDINGS{Bachrach2012,
  author={Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avižienis, Rimas and Wawrzynek, John and Asanović, Krste},
  booktitle={DAC Design Automation Conference 2012},
  title={Chisel: Constructing hardware in a Scala embedded language},
  year={2012},
  pages={1212-1221},
  doi={10.1145/2228360.2228584}
}

@MISC{SpinalHDLDocs,
  author       = {{The SpinalHDL Contributors}},
  title        = {{SpinalHDL Documentation}},
  howpublished = {\url{https://spinalhdl.github.io/SpinalDoc-RTD/master/index.html}},
  year         = {2025},
  note         = {Accessed: June 4, 2025}
}

@INPROCEEDINGS{1459818,
  author={Nikhil, R.},
  booktitle={Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04.}, 
  title={Bluespec System Verilog: efficient, correct RTL from high level specifications}, 
  year={2004},
  volume={},
  number={},
  pages={69-70},
  keywords={Hardware;Productivity;High level synthesis;Atomic measurements;Application specific integrated circuits;Field programmable gate arrays;Flow graphs;Scheduling;Logic design;Predictive models},
  doi={10.1109/MEMCOD.2004.1459818}}

@ARTICLE{10458102,
  author={},
  journal={IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)}, 
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}, 
  year={2024},
  volume={},
  number={},
  pages={1-1354},
  keywords={IEEE Standards;Design automation;Hardware design languages;Formal verification;Computer languages;System analysis and design;assertions;design automation;design verification;hardware description language;HDL;HDVL;IEEE Std 1800™;PLI;programming language interface;SystemVerilog;Verilog®;VPI},
  doi={10.1109/IEEESTD.2024.10458102}}


@ARTICLE{10246125,
  author={},
  journal={IEEE Std 1666-2023 (Revision of IEEE Std 1666-2011)}, 
  title={IEEE Standard for Standard SystemC® Language Reference Manual}, 
  year={2023},
  volume={},
  number={},
  pages={1-618},
  keywords={IEEE Standards;Terminology;Systems engineering and theory;C++;computer languages;digital systems;discrete event simulation;electronic design automation;electronic system level;electronic systems;embedded software;fixed-point;hardware description language;hardware design;hardware verification;IEEE 1666™;SystemC;system modeling;system-on-chip;transaction level},
  doi={10.1109/IEEESTD.2023.10246125}}

@MISC{AmaranthStdLib,
  author       = {{The Amaranth Developers}},
  title        = {{Amaranth Standard Library (\texttt{amaranth.lib}) Documentation v0.4.3}},
  howpublished = {\url{https://amaranth-lang.org/docs/amaranth/v0.4.3/stdlib.html}},
  year         = {2025},
  note         = {Accessed: June 4, 2025}
}


@INPROCEEDINGS{MyHDL,
  author={Ferrão, Rafael Corsi and Santos Montagner, Igor Dos and Trevisoli, Renan},
  booktitle={2023 IEEE Frontiers in Education Conference (FIE)}, 
  title={Moving Beyond VHDL in Introductory Computer Architecture Courses: An Exploration of MyHDL as a Modern Alternative}, 
  year={2023},
  volume={},
  number={},
  pages={1-9},
  keywords={VHDL;Codes;Face recognition;Education;Computer architecture;Debugging;Writing;VHDL;MyHDL;HDL},
  doi={10.1109/FIE58773.2023.10342910}}


@INPROCEEDINGS{HLSForFFT,
  author={Almorin, Hugues and Le Gal, Bertrand and Crenne, Jeremie and Jego, Christophe and Kissel, Vincent},
  booktitle={2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS)}, 
  title={High-throughput FFT architectures using HLS tools}, 
  year={2022},
  volume={},
  number={},
  pages={1-4},
  keywords={Fast Fourier transforms;Signal processing algorithms;Digital signal processing;Licenses;Throughput;Behavioral sciences;Space exploration;FFT;digital architecture;FPGA;HLS;model},
  doi={10.1109/ICECS202256217.2022.9970886}}

@ARTICLE{ThereYet,
  author={Lahti, Sakari and Sjövall, Panu and Vanne, Jarno and Hämäläinen, Timo D.},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Are We There Yet? A Study on the State of High-Level Synthesis}, 
  year={2019},
  volume={38},
  number={5},
  pages={898-911},
  keywords={Tools;Field programmable gate arrays;Measurement;Hardware;Productivity;Matlab;Hardware design languages;Electronic design automation and methodology;field-programmable gate array (FPGA);hardware description languages (HDLs);high-level synthesis (HLS);reconfigurable logic},
  doi={10.1109/TCAD.2018.2834439}}
