

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Wed Jan 28 23:49:21 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  39661|  39661|  39661|  39661|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  39660|  39660|      1322|          -|          -|    30|    no    |
        | + Loop 1.1          |   1320|   1320|        44|          -|          -|    30|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    233|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     98|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     216|    331|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_304_p2      |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_158_p2        |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_200_p2        |     +    |      0|  0|  15|           5|           1|
    |ki_1_fu_216_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_270_p2       |     +    |      0|  0|  10|           2|           1|
    |sum_2_fu_308_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_294_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_222_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_250_p2      |     +    |      0|  0|  13|          11|          11|
    |tmp_8_fu_276_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_5_fu_188_p2      |     -    |      0|  0|  13|          11|          11|
    |tmp_s_fu_240_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_210_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_194_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond3_fu_152_p2  |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_264_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 233|         134|         120|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |i_reg_81       |   9|          2|    5|         10|
    |j_reg_93       |   9|          2|    5|         10|
    |ki_reg_118     |   9|          2|    2|          4|
    |kj_reg_141     |   9|          2|    2|          4|
    |sum_1_reg_129  |   9|          2|   32|         64|
    |sum_reg_105    |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  98|         21|   79|        165|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   8|   0|    8|          0|
    |i_1_reg_316          |   5|   0|    5|          0|
    |i_reg_81             |   5|   0|    5|          0|
    |in_load_reg_370      |  32|   0|   32|          0|
    |j_1_reg_329          |   5|   0|    5|          0|
    |j_reg_93             |   5|   0|    5|          0|
    |kernel_load_reg_375  |  32|   0|   32|          0|
    |ki_1_reg_337         |   2|   0|    2|          0|
    |ki_reg_118           |   2|   0|    2|          0|
    |kj_1_reg_355         |   2|   0|    2|          0|
    |kj_reg_141           |   2|   0|    2|          0|
    |sum_1_reg_129        |  32|   0|   32|          0|
    |sum_reg_105          |  32|   0|   32|          0|
    |tmp_1_reg_380        |  32|   0|   32|          0|
    |tmp_4_reg_342        |   5|   0|    5|          0|
    |tmp_5_reg_321        |  10|   0|   11|          1|
    |tmp_s_reg_347        |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 216|   0|  217|          1|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|in_r_address0    | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0         | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0          |  in |   32|  ap_memory |     in_r     |     array    |
|kernel_address0  | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0       | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0        |  in |   32|  ap_memory |    kernel    |     array    |
|out_r_address0   | out |   10|  ap_memory |     out_r    |     array    |
|out_r_ce0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0         | out |   32|  ap_memory |     out_r    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %in_r) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([900 x i32]* %out_r) nounwind, !map !19"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [conv2d.cpp:2]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %i, -2" [conv2d.cpp:2]   --->   Operation 15 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 1" [conv2d.cpp:2]   --->   Operation 17 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %3, label %.preheader5.preheader" [conv2d.cpp:2]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [conv2d.cpp:2]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [conv2d.cpp:2]   --->   Operation 20 'zext' 'p_shl_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)" [conv2d.cpp:2]   --->   Operation 21 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_3 to i11" [conv2d.cpp:10]   --->   Operation 22 'zext' 'p_shl1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%tmp_5 = sub i11 %p_shl_cast, %p_shl1_cast" [conv2d.cpp:10]   --->   Operation 23 'sub' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader5" [conv2d.cpp:3]   --->   Operation 24 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:13]   --->   Operation 25 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_1, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %j, -2" [conv2d.cpp:3]   --->   Operation 27 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j, 1" [conv2d.cpp:3]   --->   Operation 29 'add' 'j_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader" [conv2d.cpp:3]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader4" [conv2d.cpp:5]   --->   Operation 31 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.89>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]" [conv2d.cpp:7]   --->   Operation 33 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ki = phi i2 [ %ki_1, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 34 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ki_cast4 = zext i2 %ki to i5" [conv2d.cpp:5]   --->   Operation 35 'zext' 'ki_cast4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %ki, -1" [conv2d.cpp:5]   --->   Operation 36 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.56ns)   --->   "%ki_1 = add i2 %ki, 1" [conv2d.cpp:5]   --->   Operation 38 'add' 'ki_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [conv2d.cpp:5]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %ki_cast4, %i" [conv2d.cpp:7]   --->   Operation 40 'add' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ki, i2 0)" [conv2d.cpp:5]   --->   Operation 41 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_9 to i5" [conv2d.cpp:7]   --->   Operation 42 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.73ns)   --->   "%tmp_s = sub i5 %p_shl2_cast, %ki_cast4" [conv2d.cpp:7]   --->   Operation 43 'sub' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader" [conv2d.cpp:6]   --->   Operation 44 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i5 %j to i11" [conv2d.cpp:10]   --->   Operation 45 'zext' 'tmp_2_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.63ns)   --->   "%tmp_7 = add i11 %tmp_5, %tmp_2_cast" [conv2d.cpp:10]   --->   Operation 46 'add' 'tmp_7' <Predicate = (exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i11 %tmp_7 to i64" [conv2d.cpp:10]   --->   Operation 47 'sext' 'tmp_7_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [900 x i32]* %out_r, i64 0, i64 %tmp_7_cast" [conv2d.cpp:10]   --->   Operation 48 'getelementptr' 'out_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %out_addr, align 4" [conv2d.cpp:10]   --->   Operation 49 'store' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader5" [conv2d.cpp:3]   --->   Operation 50 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.03>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 [ %sum_2, %1 ], [ %sum, %.preheader.preheader ]"   --->   Operation 51 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%kj = phi i2 [ %kj_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'kj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%kj_cast2 = zext i2 %kj to i5" [conv2d.cpp:6]   --->   Operation 53 'zext' 'kj_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %kj, -1" [conv2d.cpp:6]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.56ns)   --->   "%kj_1 = add i2 %kj, 1" [conv2d.cpp:6]   --->   Operation 56 'add' 'kj_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [conv2d.cpp:6]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %kj_cast2, %j" [conv2d.cpp:7]   --->   Operation 58 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_4, i5 %tmp_8)" [conv2d.cpp:7]   --->   Operation 59 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %tmp_2 to i64" [conv2d.cpp:7]   --->   Operation 60 'zext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1024 x i32]* %in_r, i64 0, i64 %tmp_6" [conv2d.cpp:7]   --->   Operation 61 'getelementptr' 'in_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%in_load = load i32* %in_addr, align 4" [conv2d.cpp:7]   --->   Operation 62 'load' 'in_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 63 [1/1] (1.78ns)   --->   "%tmp_10 = add i5 %tmp_s, %kj_cast2" [conv2d.cpp:7]   --->   Operation 63 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i5 %tmp_10 to i64" [conv2d.cpp:7]   --->   Operation 64 'sext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_13_cast" [conv2d.cpp:7]   --->   Operation 65 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2d.cpp:7]   --->   Operation 66 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 67 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%in_load = load i32* %in_addr, align 4" [conv2d.cpp:7]   --->   Operation 68 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 69 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2d.cpp:7]   --->   Operation 69 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 70 [1/1] (8.51ns)   --->   "%tmp_1 = mul nsw i32 %kernel_load, %in_load" [conv2d.cpp:7]   --->   Operation 70 'mul' 'tmp_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 71 [1/1] (2.55ns)   --->   "%sum_2 = add nsw i32 %sum_1, %tmp_1" [conv2d.cpp:7]   --->   Operation 71 'add' 'sum_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [conv2d.cpp:6]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9  (specbitsmap      ) [ 000000000]
StgValue_10 (specbitsmap      ) [ 000000000]
StgValue_11 (specbitsmap      ) [ 000000000]
StgValue_12 (spectopmodule    ) [ 000000000]
StgValue_13 (br               ) [ 011111111]
i           (phi              ) [ 001011111]
exitcond3   (icmp             ) [ 001111111]
empty       (speclooptripcount) [ 000000000]
i_1         (add              ) [ 011111111]
StgValue_18 (br               ) [ 000000000]
tmp         (bitconcatenate   ) [ 000000000]
p_shl_cast  (zext             ) [ 000000000]
tmp_3       (bitconcatenate   ) [ 000000000]
p_shl1_cast (zext             ) [ 000000000]
tmp_5       (sub              ) [ 000111111]
StgValue_24 (br               ) [ 001111111]
StgValue_25 (ret              ) [ 000000000]
j           (phi              ) [ 000111111]
exitcond2   (icmp             ) [ 001111111]
empty_2     (speclooptripcount) [ 000000000]
j_1         (add              ) [ 001111111]
StgValue_30 (br               ) [ 000000000]
StgValue_31 (br               ) [ 001111111]
StgValue_32 (br               ) [ 011111111]
sum         (phi              ) [ 000011111]
ki          (phi              ) [ 000010000]
ki_cast4    (zext             ) [ 000000000]
exitcond1   (icmp             ) [ 001111111]
empty_3     (speclooptripcount) [ 000000000]
ki_1        (add              ) [ 001111111]
StgValue_39 (br               ) [ 000000000]
tmp_4       (add              ) [ 000001111]
tmp_9       (bitconcatenate   ) [ 000000000]
p_shl2_cast (zext             ) [ 000000000]
tmp_s       (sub              ) [ 000001111]
StgValue_44 (br               ) [ 001111111]
tmp_2_cast  (zext             ) [ 000000000]
tmp_7       (add              ) [ 000000000]
tmp_7_cast  (sext             ) [ 000000000]
out_addr    (getelementptr    ) [ 000000000]
StgValue_49 (store            ) [ 000000000]
StgValue_50 (br               ) [ 001111111]
sum_1       (phi              ) [ 001111111]
kj          (phi              ) [ 000001000]
kj_cast2    (zext             ) [ 000000000]
exitcond    (icmp             ) [ 001111111]
empty_4     (speclooptripcount) [ 000000000]
kj_1        (add              ) [ 001111111]
StgValue_57 (br               ) [ 000000000]
tmp_8       (add              ) [ 000000000]
tmp_2       (bitconcatenate   ) [ 000000000]
tmp_6       (zext             ) [ 000000000]
in_addr     (getelementptr    ) [ 000000100]
tmp_10      (add              ) [ 000000000]
tmp_13_cast (sext             ) [ 000000000]
kernel_addr (getelementptr    ) [ 000000100]
StgValue_67 (br               ) [ 001111111]
in_load     (load             ) [ 000000010]
kernel_load (load             ) [ 000000010]
tmp_1       (mul              ) [ 000000001]
sum_2       (add              ) [ 001111111]
StgValue_72 (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="out_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="11" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="StgValue_49_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="in_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/5 "/>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/5 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="1"/>
<pin id="83" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="1"/>
<pin id="95" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="sum_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="sum_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="ki_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="1"/>
<pin id="120" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="ki_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="sum_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="sum_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="141" class="1005" name="kj_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="1"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kj (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="kj_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kj/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="exitcond3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_shl_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl1_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="ki_cast4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ki_cast4/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ki_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ki_1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="2"/>
<pin id="225" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl2_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_2_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_7_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="2"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_7_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="11" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="kj_cast2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kj_cast2/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exitcond_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="2" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="kj_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kj_1/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="2"/>
<pin id="279" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="1"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_10_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_13_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="3"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_5_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="2"/>
<pin id="323" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="ki_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_s_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="355" class="1005" name="kj_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kj_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="in_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="1"/>
<pin id="362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="kernel_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="in_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="kernel_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="sum_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="40" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="49" pin=1"/></net>

<net id="117"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="139"><net_src comp="105" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="85" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="85" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="85" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="85" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="172" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="97" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="97" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="122" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="122" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="122" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="81" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="122" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="206" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="93" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="263"><net_src comp="145" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="145" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="145" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="93" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="276" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="298"><net_src comp="260" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="312"><net_src comp="129" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="158" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="324"><net_src comp="188" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="332"><net_src comp="200" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="340"><net_src comp="216" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="345"><net_src comp="222" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="350"><net_src comp="240" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="358"><net_src comp="270" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="363"><net_src comp="55" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="368"><net_src comp="68" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="373"><net_src comp="62" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="378"><net_src comp="75" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="383"><net_src comp="304" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="388"><net_src comp="308" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: conv2d : in_r | {5 6 }
	Port: conv2d : kernel | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_18 : 2
		tmp : 1
		p_shl_cast : 2
		tmp_3 : 1
		p_shl1_cast : 2
		tmp_5 : 3
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_30 : 2
	State 4
		ki_cast4 : 1
		exitcond1 : 1
		ki_1 : 1
		StgValue_39 : 2
		tmp_4 : 2
		tmp_9 : 1
		p_shl2_cast : 2
		tmp_s : 3
		tmp_7 : 1
		tmp_7_cast : 2
		out_addr : 3
		StgValue_49 : 4
	State 5
		kj_cast2 : 1
		exitcond : 1
		kj_1 : 1
		StgValue_57 : 2
		tmp_8 : 2
		tmp_2 : 3
		tmp_6 : 4
		in_addr : 5
		in_load : 6
		tmp_10 : 2
		tmp_13_cast : 3
		kernel_addr : 4
		kernel_load : 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_158     |    0    |    0    |    15   |
|          |     j_1_fu_200     |    0    |    0    |    15   |
|          |     ki_1_fu_216    |    0    |    0    |    10   |
|          |    tmp_4_fu_222    |    0    |    0    |    15   |
|    add   |    tmp_7_fu_250    |    0    |    0    |    13   |
|          |     kj_1_fu_270    |    0    |    0    |    10   |
|          |    tmp_8_fu_276    |    0    |    0    |    15   |
|          |    tmp_10_fu_294   |    0    |    0    |    15   |
|          |    sum_2_fu_308    |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond3_fu_152  |    0    |    0    |    11   |
|   icmp   |  exitcond2_fu_194  |    0    |    0    |    11   |
|          |  exitcond1_fu_210  |    0    |    0    |    8    |
|          |   exitcond_fu_264  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_5_fu_188    |    0    |    0    |    14   |
|          |    tmp_s_fu_240    |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_1_fu_304    |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_164     |    0    |    0    |    0    |
|bitconcatenate|    tmp_3_fu_176    |    0    |    0    |    0    |
|          |    tmp_9_fu_228    |    0    |    0    |    0    |
|          |    tmp_2_fu_282    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  p_shl_cast_fu_172 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_184 |    0    |    0    |    0    |
|          |   ki_cast4_fu_206  |    0    |    0    |    0    |
|   zext   | p_shl2_cast_fu_236 |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_246 |    0    |    0    |    0    |
|          |   kj_cast2_fu_260  |    0    |    0    |    0    |
|          |    tmp_6_fu_289    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  tmp_7_cast_fu_255 |    0    |    0    |    0    |
|          | tmp_13_cast_fu_299 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   232   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_1_reg_316    |    5   |
|      i_reg_81     |    5   |
|  in_addr_reg_360  |   10   |
|  in_load_reg_370  |   32   |
|    j_1_reg_329    |    5   |
|      j_reg_93     |    5   |
|kernel_addr_reg_365|    4   |
|kernel_load_reg_375|   32   |
|    ki_1_reg_337   |    2   |
|     ki_reg_118    |    2   |
|    kj_1_reg_355   |    2   |
|     kj_reg_141    |    2   |
|   sum_1_reg_129   |   32   |
|   sum_2_reg_385   |   32   |
|    sum_reg_105    |   32   |
|   tmp_1_reg_380   |   32   |
|   tmp_4_reg_342   |    5   |
|   tmp_5_reg_321   |   11   |
|   tmp_s_reg_347   |    5   |
+-------------------+--------+
|       Total       |   255  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_75 |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_81     |  p0  |   2  |   5  |   10   ||    9    |
|     j_reg_93     |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_105   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   232  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   255  |   277  |
+-----------+--------+--------+--------+--------+
