/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_DPRSR_INPUT_NON_PP_ING_AND_EGR_G_H__
#define __REGISTER_INCLUDES_DPRSR_INPUT_NON_PP_ING_AND_EGR_G_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>









#include "dprsr_input_non_pp_ing_and_egr_g_clot_fifo_wmk.h"
#include "fd_chunk_info_r.h"
#include "fd_word_clot_sel_info_r.h"

namespace jbayB0 {
  namespace register_classes {

class DprsrInputNonPpIngAndEgrG : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum DprsrIcRegsEnum {
    kEgr,
    kIngr
  };
public:
  DprsrInputNonPpIngAndEgrG(
      int chipNumber, int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, selector_dprsr_ic_regs), 4096, false, write_callback, read_callback, std::string("DprsrInputNonPpIngAndEgrG")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(selector_dprsr_ic_regs))
    {
    }
  DprsrInputNonPpIngAndEgrG(
      
  )
    : RegisterBlock(0, 0, 0, false, 0, 0, "DprsrInputNonPpIngAndEgrG")
    {
    }
public:









  FdChunkInfoR &ingr_chunk_info(int j0) { return ingr_chunk_info_[j0]; }








  FdWordClotSelInfoR &ingr_fd_tags(int j0) { return ingr_fd_tags_[j0]; }






  DprsrInputNonPpIngAndEgrGClotFifoWmk &ingr_clot_fifo_wmk() { return ingr_clot_fifo_wmk_; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset < 0x200) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      if (read_callback_) read_callback_();
      ingr_chunk_info_[ i0 ].read( offset, data );
    }
    else if (offset >= 0x200 && offset < 0x240) {
      offset -= 0x200;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      if (read_callback_) read_callback_();
      ingr_fd_tags_[ i0 ].read( offset, data );
    }
    else if (offset >= 0x240 && offset < 0x244) {
      offset -= 0x240;
      if (read_callback_) read_callback_();
      ingr_clot_fifo_wmk_.read( offset, data );
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset < 0x200) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      ingr_chunk_info_[ i0 ].write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x200 && offset < 0x240) {
      offset -= 0x200;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      ingr_fd_tags_[ i0 ].write( offset, data );
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x240 && offset < 0x244) {
      offset -= 0x240;
      ingr_clot_fifo_wmk_.write( offset, data );
      if (write_callback_) write_callback_();
    }
    return true;
  }

  void reset(
      
      ) {
    for (auto &f0 : ingr_chunk_info_) {
      f0.reset();
    }
    for (auto &f0 : ingr_fd_tags_) {
      f0.reset();
    }
    ingr_clot_fifo_wmk_.reset();
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    if (offset < 0x200) {
      offset -= 0x0;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      r += ingr_chunk_info_[ i0 ].to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x200 && offset < 0x240) {
      offset -= 0x200;
      int i0 = offset / 0x4;
      offset  -= i0 * 0x4;
      r += ingr_fd_tags_[ i0 ].to_string(offset,print_zeros,indent_string) ;
    }
    else if (offset >= 0x240 && offset < 0x244) {
      offset -= 0x240;
      r += ingr_clot_fifo_wmk_.to_string(offset,print_zeros,indent_string) ;
    }
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    all_zeros=false;
    for (uint32_t a0=0;a0<128;++a0) {
      r += ingr_chunk_info_[a0].to_string(print_zeros,indent_string) ;
    }
    for (uint32_t a0=0;a0<16;++a0) {
      r += ingr_fd_tags_[a0].to_string(print_zeros,indent_string) ;
    }
    r += ingr_clot_fifo_wmk_.to_string(print_zeros,indent_string) ;
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  std::array< FdChunkInfoR, 128 > ingr_chunk_info_;
  std::array< FdWordClotSelInfoR, 16 > ingr_fd_tags_;
  DprsrInputNonPpIngAndEgrGClotFifoWmk ingr_clot_fifo_wmk_;
private:
  static int StartOffset(
      int index_pipe_addrmap, DprsrIcRegsEnum selector_dprsr_ic_regs
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    offset += 0x100000; // to get to dprsrreg
    offset += 0x28000; // to get to icr
    switch (selector_dprsr_ic_regs) {
      case kEgr:
        break;
      case kIngr:
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

};










  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_DPRSR_INPUT_NON_PP_ING_AND_EGR_G_H__
