--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/raid/opt.x86_64/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml
system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-03-26, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ppc405_0_DCURDDACK = MAXDELAY FROM TIMEGRP 
"ppc405_0_DCURDDACK_REG" TO         TIMEGRP "CPUS" 5 ns PRIORITY 1;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.132ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RST_ppc405_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X" 
TS_sys_clk_pin *         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"      
   TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31343 paths analyzed, 12433 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.962ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK90 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLK90"     
    TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X PHASE 1.25 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 296 paths analyzed, 296 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.074ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_DCM0_CLKDV"     
    TS_clock_generator_0_clock_generator_0_SIG_DCM1_CLK2X / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 811208 paths analyzed, 46429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.748ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.800ns|      9.924ns|            0|            0|            3|       842850|
| TS_clock_generator_0_clock_gen|      5.000ns|      3.600ns|      4.962ns|            0|            0|            3|       842847|
| erator_0_SIG_DCM1_CLK2X       |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      5.000ns|      4.962ns|          N/A|            0|            0|        31343|            0|
|  nerator_0_SIG_DCM0_CLK0      |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|      5.000ns|      4.074ns|          N/A|            0|            0|          296|            0|
|  nerator_0_SIG_DCM0_CLK90     |             |             |             |             |             |             |             |
|  TS_clock_generator_0_clock_ge|     10.000ns|      9.748ns|          N/A|            0|            0|       811208|            0|
|  nerator_0_SIG_DCM0_CLKDV     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|    9.748|    2.543|    3.056|    2.980|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 842857 paths, 0 nets, and 98372 connections

Design statistics:
   Minimum period:   9.748ns   (Maximum frequency: 102.585MHz)
   Maximum path delay from/to any node:   3.132ns


Analysis completed Mon Mar 23 11:55:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 957 MB



