________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.0226 bb_cost: 89.2724 td_cost: 1.63887e-07 delay_cost: 4.64033e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.11463 0.98097    87.6340 1.5216e-07 4.6047e-07 2.8948e-10  7.7560  0.9966  0.0132 13.0000  1.000      2061  0.500
[vpr] 0.05732 0.99603    87.2459 1.4834e-07 4.5801e-07 2.8841e-10  7.7560  0.9918  0.0125 13.0000  1.000      4122  0.500
[vpr] 0.02866 0.99039    86.8279 1.5855e-07 4.5502e-07 2.8257e-10  7.1980  0.9777  0.0114 13.0000  1.000      6183  0.500
[vpr] 0.01433 0.99007    86.2324 1.5894e-07 4.5476e-07 2.8935e-10  7.2090  0.9656  0.0160 13.0000  1.000      8244  0.500
[vpr] 0.00716 0.97960    84.4729 1.5318e-07 4.485e-07  2.8381e-10  7.4141  0.9156  0.0164 13.0000  1.000     10305  0.900
[vpr] 0.00645 0.99003    84.0904 1.5654e-07 4.4887e-07 2.8035e-10  7.0723  0.9127  0.0154 13.0000  1.000     12366  0.900
[vpr] 0.00580 0.99148    83.5958 1.6251e-07 4.4765e-07 2.8368e-10  6.8672  0.8986  0.0162 13.0000  1.000     14427  0.900
[vpr] 0.00522 0.99284    83.1220 1.5575e-07 4.4627e-07 2.7873e-10  7.0723  0.8889  0.0110 13.0000  1.000     16488  0.900
[vpr] 0.00470 1.00575    83.1162 1.5429e-07 4.4485e-07 2.7668e-10  7.0039  0.8763  0.0113 13.0000  1.000     18549  0.900
[vpr] 0.00423 0.98569    82.5749 1.5394e-07 4.45e-07   2.798e-10   7.2090  0.8632  0.0152 13.0000  1.000     20610  0.900
[vpr] 0.00381 1.00130    80.7521 1.5136e-07 4.4018e-07 2.7387e-10  7.0723  0.8491  0.0138 13.0000  1.000     22671  0.900
[vpr] 0.00343 1.01051    80.9985 1.4042e-07 4.374e-07  2.7344e-10  7.6876  0.8239  0.0115 13.0000  1.000     24732  0.900
[vpr] 0.00308 0.99019    82.0002 1.4992e-07 4.3979e-07 2.757e-10   7.2090  0.8278  0.0147 13.0000  1.000     26793  0.900
[vpr] 0.00278 0.98694    80.6361 1.5258e-07 4.3905e-07 2.7566e-10  6.9355  0.7977  0.0157 13.0000  1.000     28854  0.950
[vpr] 0.00264 0.97807    77.9603 1.4008e-07 4.2857e-07 2.6875e-10  7.4141  0.7424  0.0109 13.0000  1.000     30915  0.950
[vpr] 0.00251 1.00513    78.0796 1.5149e-07 4.2953e-07 2.6666e-10  6.7304  0.7686  0.0158 13.0000  1.000     32976  0.950
[vpr] 0.00238 0.98867    78.2477 1.4882e-07 4.2886e-07 2.693e-10   6.9356  0.7535  0.0101 13.0000  1.000     35037  0.950
[vpr] 0.00226 0.99016    78.0693 1.414e-07  4.2799e-07 2.6815e-10  7.3458  0.7394  0.0119 13.0000  1.000     37098  0.950
[vpr] 0.00215 0.99011    75.7944 1.4676e-07 4.259e-07  2.6559e-10  6.9356  0.7322  0.0072 13.0000  1.000     39159  0.950
[vpr] 0.00204 1.00726    76.0945 1.4851e-07 4.2538e-07 2.6291e-10  6.7194  0.7142  0.0155 13.0000  1.000     41220  0.950
[vpr] 0.00194 0.98415    76.7247 1.4207e-07 4.2649e-07 2.6879e-10  7.2090  0.7220  0.0106 13.0000  1.000     43281  0.950
[vpr] 0.00184 0.98986    74.9663 1.4629e-07 4.1929e-07 2.6065e-10  6.7194  0.6885  0.0098 13.0000  1.000     45342  0.950
[vpr] 0.00175 0.98205    72.2947 1.4154e-07 4.145e-07  2.5975e-10  6.8672  0.6511  0.0159 13.0000  1.000     47403  0.950
[vpr] 0.00166 0.98595    71.5830 1.3785e-07 4.1007e-07 2.5647e-10  6.9356  0.6570  0.0128 13.0000  1.000     49464  0.950
[vpr] 0.00158 0.97401    71.3407 1.4308e-07 4.103e-07  2.589e-10   6.6621  0.6502  0.0082 13.0000  1.000     51525  0.950
[vpr] 0.00150 0.99488    69.9513 1.3713e-07 4.092e-07  2.5514e-10  6.9356  0.6361  0.0076 13.0000  1.000     53586  0.950
[vpr] 0.00142 0.99504    70.3849 1.3611e-07 4.0956e-07 2.5591e-10  6.9356  0.6084  0.0119 13.0000  1.000     55647  0.950
[vpr] 0.00135 0.97023    68.4863 1.3709e-07 4.0378e-07 2.5425e-10  6.7304  0.6016  0.0167 13.0000  1.000     57708  0.950
[vpr] 0.00129 0.99343    69.2251 1.3874e-07 4.0687e-07 2.5549e-10  6.6621  0.5871  0.0063 13.0000  1.000     59769  0.950
[vpr] 0.00122 0.98245    66.7683 1.3824e-07 3.9987e-07 2.5097e-10  6.5253  0.5818  0.0104 13.0000  1.000     61830  0.950
[vpr] 0.00116 0.99199    64.8607 1.3783e-07 3.9572e-07 2.4909e-10  6.4570  0.5459  0.0054 13.0000  1.000     63891  0.950
[vpr] 0.00110 1.01819    65.9209 1.3554e-07 3.9611e-07 2.4674e-10  6.5937  0.5148  0.0087 13.0000  1.000     65952  0.950
[vpr] 0.00105 1.00012    66.3041 1.3913e-07 4.0287e-07 2.5135e-10  6.6621  0.5468  0.0083 13.0000  1.000     68013  0.950
[vpr] 0.00100 0.98741    65.7606 1.3207e-07 3.9884e-07 2.5058e-10  7.0039  0.5148  0.0045 13.0000  1.000     70074  0.950
[vpr] 0.00095 0.99732    65.8162 1.3109e-07 3.9462e-07 2.4555e-10  6.7988  0.5357  0.0091 13.0000  1.000     72135  0.950
[vpr] 0.00090 0.98381    64.2703 1.3097e-07 3.9051e-07 2.4435e-10  6.7988  0.5022  0.0074 13.0000  1.000     74196  0.950
[vpr] 0.00085 0.99516    64.4273 1.3154e-07 3.8927e-07 2.4307e-10  6.6621  0.4901  0.0097 13.0000  1.000     76257  0.950
[vpr] 0.00081 0.99623    62.7872 1.3263e-07 3.8784e-07 2.4201e-10  6.5253  0.4619  0.0068 13.0000  1.000     78318  0.950
[vpr] 0.00077 0.99482    61.4433 1.354e-07  3.8707e-07 2.4209e-10  6.3886  0.4221  0.0062 13.0000  1.000     80379  0.950
[vpr] 0.00073 0.98721    61.3025 1.184e-07  3.8793e-07 2.4179e-10  6.5253  0.4527  0.0092 12.7676  1.136     82440  0.950
[vpr] 0.00069 1.00315    60.3292 1.2972e-07 3.8601e-07 2.4073e-10  6.3886  0.4275  0.0053 12.9297  1.041     84501  0.950
[vpr] 0.00066 0.99587    60.2461 1.1697e-07 3.8588e-07 2.4022e-10  6.5827  0.4255  0.0049 12.7676  1.136     86562  0.950
[vpr] 0.00063 0.98010    59.0795 1.061e-07  3.8144e-07 2.409e-10   6.5827  0.4328  0.0077 12.5827  1.243     88623  0.950
[vpr] 0.00060 0.99836    58.1280 1.0119e-07 3.7819e-07 2.3651e-10  6.5253  0.3979  0.0052 12.4921  1.296     90684  0.950
[vpr] 0.00057 0.99365    57.1422 7.8908e-08 3.7639e-07 2.342e-10   6.5143  0.3940  0.0025 11.9658  1.603     92745  0.950
[vpr] 0.00054 0.99898    57.7715 6.7353e-08 3.7723e-07 2.3454e-10  6.3202  0.3877  0.0044 11.4151  1.924     94806  0.950
[vpr] 0.00051 0.98898    57.2160 5.5062e-08 3.7669e-07 2.3676e-10  6.4570  0.4241  0.0043 10.8179  2.273     96867  0.950
[vpr] 0.00049 0.99098    56.9247 5.1744e-08 3.7762e-07 2.351e-10   6.4570  0.3974  0.0057 10.6455  2.373     98928  0.950
[vpr] 0.00046 0.98464    55.7784 4.5876e-08 3.7749e-07 2.3753e-10  6.4570  0.3838  0.0064 10.1918  2.638    100989  0.950
[vpr] 0.00044 0.99992    55.2085 4.1649e-08 3.7565e-07 2.3399e-10  6.3886  0.3697  0.0018  9.6189  2.972    103050  0.950
[vpr] 0.00042 0.99540    55.7225 3.5594e-08 3.7514e-07 2.3463e-10  6.4570  0.4076  0.0028  8.9430  3.367    105111  0.950
[vpr] 0.00040 0.98855    54.1792 3.4839e-08 3.7411e-07 2.3284e-10  6.3886  0.3721  0.0052  8.6529  3.536    107172  0.950
[vpr] 0.00038 0.99596    53.9366 3.1904e-08 3.7464e-07 2.3284e-10  6.3886  0.3590  0.0039  8.0658  3.878    109233  0.950
[vpr] 0.00036 0.99914    53.0299 2.921e-08  3.766e-07  2.3442e-10  6.3886  0.3697  0.0019  7.4129  4.259    111294  0.950
[vpr] 0.00034 1.00054    53.1155 2.7671e-08 3.7403e-07 2.3211e-10  6.3886  0.4095  0.0026  6.8919  4.563    113355  0.950
[vpr] 0.00032 0.99519    52.2486 2.7111e-08 3.7007e-07 2.3199e-10  6.3886  0.3828  0.0019  6.6818  4.686    115416  0.950
[vpr] 0.00031 0.99224    51.1711 2.5744e-08 3.6976e-07 2.3288e-10  6.3886  0.3474  0.0028  6.2998  4.908    117477  0.950
[vpr] 0.00029 1.00103    51.1545 2.4193e-08 3.7168e-07 2.2951e-10  6.3886  0.3935  0.0021  5.7164  5.249    119538  0.950
[vpr] 0.00028 0.99844    50.6872 2.363e-08  3.7203e-07 2.3339e-10  6.3886  0.3862  0.0019  5.4506  5.404    121599  0.950
[vpr] 0.00026 0.99315    49.9446 2.3116e-08 3.7165e-07 2.3395e-10  6.3886  0.3571  0.0025  5.1575  5.575    123660  0.950
[vpr] 0.00025 0.99757    49.4074 2.2397e-08 3.6987e-07 2.3088e-10  6.3886  0.3838  0.0027  4.7300  5.824    125721  0.950
[vpr] 0.00024 0.99811    49.5067 2.2421e-08 3.6891e-07 2.3036e-10  6.3202  0.3945  0.0018  4.4641  5.979    127782  0.950
[vpr] 0.00022 0.99741    48.9015 2.2244e-08 3.6892e-07 2.3019e-10  6.3202  0.3770  0.0027  4.2609  6.098    129843  0.950
[vpr] 0.00021 0.99731    49.0223 2.1782e-08 3.6884e-07 2.3015e-10  6.3202  0.3964  0.0017  3.9924  6.254    131904  0.950
[vpr] 0.00020 0.99719    48.8504 2.133e-08  3.6739e-07 2.2853e-10  6.3202  0.4391  0.0027  3.8184  6.356    133965  0.950
[vpr] 0.00019 0.99754    48.1818 2.1358e-08 3.6567e-07 2.3028e-10  6.3202  0.3891  0.0018  3.8150  6.358    136026  0.950
[vpr] 0.00018 1.00007    47.9969 2.0773e-08 3.633e-07  2.2691e-10  6.3202  0.3726  0.0007  3.6209  6.471    138087  0.950
[vpr] 0.00017 0.99585    47.7077 2.0337e-08 3.6068e-07 2.2482e-10  6.3202  0.3678  0.0026  3.3770  6.613    140148  0.950
[vpr] 0.00017 0.99795    47.4640 2.1251e-08 3.6408e-07 2.27e-10    6.2519  0.3590  0.0016  3.1331  6.756    142209  0.950
[vpr] 0.00016 0.99656    47.4698 2.0388e-08 3.6316e-07 2.2597e-10  6.3202  0.3950  0.0021  2.8795  6.904    144270  0.950
[vpr] 0.00015 0.99802    47.2821 1.9954e-08 3.6618e-07 2.2636e-10  6.3202  0.3916  0.0016  2.7498  6.979    146331  0.950
[vpr] 0.00014 0.99792    46.7543 2.0091e-08 3.5899e-07 2.2529e-10  6.3202  0.3624  0.0015  2.6166  7.057    148392  0.950
[vpr] 0.00013 0.99932    46.7928 1.9777e-08 3.6156e-07 2.2388e-10  6.3202  0.3328  0.0008  2.4136  7.175    150453  0.950
[vpr] 0.00013 0.99635    46.4413 1.9357e-08 3.6193e-07 2.2746e-10  6.3202  0.3552  0.0013  2.1550  7.326    152514  0.950
[vpr] 0.00012 0.99964    46.3840 1.909e-08  3.6345e-07 2.2584e-10  6.3202  0.4221  0.0014  1.9722  7.433    154575  0.950
[vpr] 0.00012 0.99673    45.9963 1.8858e-08 3.6278e-07 2.261e-10   6.3202  0.3688  0.0016  1.9370  7.453    156636  0.950
[vpr] 0.00011 0.99932    46.0556 1.8636e-08 3.5798e-07 2.2546e-10  6.3202  0.3654  0.0007  1.7989  7.534    158697  0.950
[vpr] 0.00010 0.99877    45.8177 1.8534e-08 3.5708e-07 2.2243e-10  6.3202  0.3717  0.0009  1.6647  7.612    160758  0.950
[vpr] 0.00010 0.99906    45.7243 1.8542e-08 3.5697e-07 2.2311e-10  6.3202  0.3474  0.0007  1.5509  7.679    162819  0.950
[vpr] 0.00009 0.99853    45.6146 1.8385e-08 3.5733e-07 2.2264e-10  6.3202  0.3396  0.0008  1.4073  7.762    164880  0.950
[vpr] 0.00009 0.99939    45.4119 1.8246e-08 3.6e-07    2.2414e-10  6.3202  0.3353  0.0004  1.2661  7.845    166941  0.950
[vpr] 0.00008 0.99872    45.2971 1.7932e-08 3.5725e-07 2.2341e-10  6.3202  0.3086  0.0012  1.1335  7.922    169002  0.950
[vpr] 0.00008 0.99872    45.1181 1.7773e-08 3.5508e-07 2.2247e-10  6.3202  0.2780  0.0007  1.0000  8.000    171063  0.950
[vpr] 0.00008 0.99993    45.0470 1.7992e-08 3.5565e-07 2.2094e-10  6.3202  0.2834  0.0005  1.0000  8.000    173124  0.950
[vpr] 0.00007 0.99876    44.9378 1.7814e-08 3.561e-07  2.2183e-10  6.3202  0.2572  0.0012  1.0000  8.000    175185  0.950
[vpr] 0.00007 0.99906    44.7459 1.7815e-08 3.5646e-07 2.2247e-10  6.3202  0.2314  0.0004  1.0000  8.000    177246  0.950
[vpr] 0.00007 1.00022    44.8635 1.7934e-08 3.5755e-07 2.2196e-10  6.3202  0.2310  0.0003  1.0000  8.000    179307  0.950
[vpr] 0.00006 0.99764    44.5395 1.7974e-08 3.5976e-07 2.2392e-10  6.3202  0.2169  0.0009  1.0000  8.000    181368  0.950
[vpr] 0.00006 1.00019    44.4766 1.7832e-08 3.5962e-07 2.2456e-10  6.3202  0.1839  0.0003  1.0000  8.000    183429  0.950
[vpr] 0.00006 0.99876    44.3148 1.7925e-08 3.5933e-07 2.2469e-10  6.3202  0.1844  0.0004  1.0000  8.000    185490  0.950
[vpr] 0.00005 0.99915    44.2403 1.791e-08  3.5902e-07 2.229e-10   6.3202  0.1756  0.0006  1.0000  8.000    187551  0.950
[vpr] 0.00005 0.99924    44.2022 1.7916e-08 3.5929e-07 2.2473e-10  6.3202  0.1548  0.0004  1.0000  8.000    189612  0.950
[vpr] 0.00005 0.99941    44.1282 1.7915e-08 3.5936e-07 2.2444e-10  6.3202  0.1354  0.0005  1.0000  8.000    191673  0.800
[vpr] 0.00004 0.99927    44.0480 1.791e-08  3.5789e-07 2.2328e-10  6.3202  0.1349  0.0006  1.0000  8.000    193734  0.800
[vpr] 0.00003 0.99925    43.8960 1.7906e-08 3.5835e-07 2.2333e-10  6.3202  0.0854  0.0004  1.0000  8.000    195795  0.800
[vpr] 0.00002 0.99941    43.8005 1.7906e-08 3.5899e-07 2.2316e-10  6.3202  0.0543  0.0003  1.0000  8.000    197856  0.800
[vpr] 0.00002 0.99975    43.7505 1.7906e-08 3.5912e-07 2.2324e-10  6.3202  0.0475  0.0002  1.0000  8.000    199917  0.800
[vpr] 0.00002 0.99979    43.7092 1.7908e-08 3.555e-07  2.2435e-10  6.3202  0.0349  0.0000  1.0000  8.000    201978  0.800
[vpr] 0.00001 1.00006    43.7084 1.7906e-08 3.5429e-07 2.2111e-10  6.3202  0.0252  0.0000  1.0000  8.000    204039  0.800
[vpr] 0.00001 0.99999    43.7121 1.7906e-08 3.5517e-07 2.2124e-10  6.3202  0.0330  0.0000  1.0000  8.000    206100  0.800
[vpr] 0.00000 0.99989    43.7026 1.7906e-08 3.5482e-07 2.2196e-10          0.0189  0.0000  1.0000  8.000    208161
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4360
[vpr] bb_cost recomputed from scratch: 43.7026
[vpr] timing_cost recomputed from scratch: 1.7906e-08
[vpr] delay_cost recomputed from scratch: 3.54165e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 208467
[vpr] 
[vpr] Placement estimated critical path delay: 6.32022 ns
[vpr] Placement cost: 0.999885, bb_cost: 43.7026, td_cost: 1.7906e-08, delay_cost: 3.54165e-07
[vpr] Placement total # of swap attempts: 208467
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8188, total available wire length 8736, ratio 0.937271
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7615, total available wire length 17472, ratio 0.43584
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.45696 ns
[vpr] Successfully routed after 18 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7846, total available wire length 13104, ratio 0.598748
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 37 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 42, current: 36
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7599, total available wire length 11232, ratio 0.676549
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 36, high: 42, current: 40
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7714, total available wire length 12480, ratio 0.618109
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -654648246
[vpr] Best routing used a channel width factor of 42.
[vpr] 
[vpr] Average number of bends per net: 3.24587  Maximum # of bends: 76
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10031, average net length: 16.5528
[vpr] 	Maximum net length: 311
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2860, average wire segments per net: 4.71947
[vpr] 	Maximum segments used by a net: 91
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      40 31.5833       42
[vpr]                        1      39 28.1667       42
[vpr]                        2      41 32.5000       42
[vpr]                        3      40 33.4167       42
[vpr]                        4      42 34.9167       42
[vpr]                        5      40 35.7500       42
[vpr]                        6      41 33.7500       42
[vpr]                        7      39 31.5000       42
[vpr]                        8      38 31.6667       42
[vpr]                        9      41 33.2500       42
[vpr]                       10      37 29.7500       42
[vpr]                       11      38 28.4167       42
[vpr]                       12      36 29.7500       42
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      41 31.6667       42
[vpr]                        1      37 27.2500       42
[vpr]                        2      37 28.4167       42
[vpr]                        3      42 33.9167       42
[vpr]                        4      40 33.1667       42
[vpr]                        5      39 33.5000       42
[vpr]                        6      41 35.5833       42
[vpr]                        7      41 34.9167       42
[vpr]                        8      39 34.1667       42
[vpr]                        9      41 34.0000       42
[vpr]                       10      42 31.6667       42
[vpr]                       11      37 30.5000       42
[vpr]                       12      41 32.7500       42
[vpr] 
[vpr] Total tracks in x-direction: 546, in y-direction: 546
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 648480., per logic tile: 4503.33
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.699
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.699
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 2.02373e-09 (s)
[vpr] Final critical path: 6.52533 ns, f_max: 153.249 MHz
[vpr] 
[vpr] Least slack in design: -6.52533 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng.toro.snoitpo'...
Writing xml file 'vpr_tseng.toro.xml'...
Writing blif file 'vpr_tseng.toro.blif'...
Writing architecture file 'vpr_tseng.toro.arch'...
Writing fabric file 'vpr_tseng.toro.fabric'...
Writing circuit file 'vpr_tseng.toro.circuit'...
Writing laff file 'vpr_tseng.toro.laff'...
Exiting...
